
IRBE_5_COM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800b340  0800b340  0001b340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b804  0800b804  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800b804  0800b804  0001b804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b80c  0800b80c  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b80c  0800b80c  0001b80c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b810  0800b810  0001b810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800b814  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000658  20000204  0800ba18  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000085c  0800ba18  0002085c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a296  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e3  00000000  00000000  0003a4ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  0003d6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  0003ea78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a217  00000000  00000000  0003fd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000163ee  00000000  00000000  00059f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e3e1  00000000  00000000  00070335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010e716  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065ec  00000000  00000000  0010e76c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b328 	.word	0x0800b328

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	0800b328 	.word	0x0800b328

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96e 	b.w	8000f6c <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468c      	mov	ip, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f040 8083 	bne.w	8000dbe <__udivmoddi4+0x116>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d947      	bls.n	8000d4e <__udivmoddi4+0xa6>
 8000cbe:	fab2 f282 	clz	r2, r2
 8000cc2:	b142      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	f1c2 0020 	rsb	r0, r2, #32
 8000cc8:	fa24 f000 	lsr.w	r0, r4, r0
 8000ccc:	4091      	lsls	r1, r2
 8000cce:	4097      	lsls	r7, r2
 8000cd0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbbc f6f8 	udiv	r6, ip, r8
 8000ce0:	fa1f fe87 	uxth.w	lr, r7
 8000ce4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ce8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cec:	fb06 f10e 	mul.w	r1, r6, lr
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfa:	f080 8119 	bcs.w	8000f30 <__udivmoddi4+0x288>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8116 	bls.w	8000f30 <__udivmoddi4+0x288>
 8000d04:	3e02      	subs	r6, #2
 8000d06:	443b      	add	r3, r7
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d10:	fb08 3310 	mls	r3, r8, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	193c      	adds	r4, r7, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8105 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f240 8102 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d38:	eba4 040e 	sub.w	r4, r4, lr
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	b11d      	cbz	r5, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c5 4300 	strd	r4, r3, [r5]
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	b902      	cbnz	r2, 8000d52 <__udivmoddi4+0xaa>
 8000d50:	deff      	udf	#255	; 0xff
 8000d52:	fab2 f282 	clz	r2, r2
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	d150      	bne.n	8000dfc <__udivmoddi4+0x154>
 8000d5a:	1bcb      	subs	r3, r1, r7
 8000d5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d60:	fa1f f887 	uxth.w	r8, r7
 8000d64:	2601      	movs	r6, #1
 8000d66:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d6a:	0c21      	lsrs	r1, r4, #16
 8000d6c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d74:	fb08 f30c 	mul.w	r3, r8, ip
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000d7c:	1879      	adds	r1, r7, r1
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0xe2>
 8000d84:	428b      	cmp	r3, r1
 8000d86:	f200 80e9 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1ac9      	subs	r1, r1, r3
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d98:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x10c>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x10a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80d9 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e7bf      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x12e>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	f000 80b1 	beq.w	8000f2a <__udivmoddi4+0x282>
 8000dc8:	2600      	movs	r6, #0
 8000dca:	e9c5 0100 	strd	r0, r1, [r5]
 8000dce:	4630      	mov	r0, r6
 8000dd0:	4631      	mov	r1, r6
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	fab3 f683 	clz	r6, r3
 8000dda:	2e00      	cmp	r6, #0
 8000ddc:	d14a      	bne.n	8000e74 <__udivmoddi4+0x1cc>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0x140>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f200 80b8 	bhi.w	8000f58 <__udivmoddi4+0x2b0>
 8000de8:	1a84      	subs	r4, r0, r2
 8000dea:	eb61 0103 	sbc.w	r1, r1, r3
 8000dee:	2001      	movs	r0, #1
 8000df0:	468c      	mov	ip, r1
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d0a8      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000df6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dfa:	e7a5      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f603 	lsr.w	r6, r0, r3
 8000e04:	4097      	lsls	r7, r2
 8000e06:	fa01 f002 	lsl.w	r0, r1, r2
 8000e0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0e:	40d9      	lsrs	r1, r3
 8000e10:	4330      	orrs	r0, r6
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e18:	fa1f f887 	uxth.w	r8, r7
 8000e1c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e24:	fb06 f108 	mul.w	r1, r6, r8
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2e:	d909      	bls.n	8000e44 <__udivmoddi4+0x19c>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e36:	f080 808d 	bcs.w	8000f54 <__udivmoddi4+0x2ac>
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	f240 808a 	bls.w	8000f54 <__udivmoddi4+0x2ac>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	443b      	add	r3, r7
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b281      	uxth	r1, r0
 8000e48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e54:	fb00 f308 	mul.w	r3, r0, r8
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	d907      	bls.n	8000e6c <__udivmoddi4+0x1c4>
 8000e5c:	1879      	adds	r1, r7, r1
 8000e5e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e62:	d273      	bcs.n	8000f4c <__udivmoddi4+0x2a4>
 8000e64:	428b      	cmp	r3, r1
 8000e66:	d971      	bls.n	8000f4c <__udivmoddi4+0x2a4>
 8000e68:	3802      	subs	r0, #2
 8000e6a:	4439      	add	r1, r7
 8000e6c:	1acb      	subs	r3, r1, r3
 8000e6e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e72:	e778      	b.n	8000d66 <__udivmoddi4+0xbe>
 8000e74:	f1c6 0c20 	rsb	ip, r6, #32
 8000e78:	fa03 f406 	lsl.w	r4, r3, r6
 8000e7c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e80:	431c      	orrs	r4, r3
 8000e82:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e86:	fa01 f306 	lsl.w	r3, r1, r6
 8000e8a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e8e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e92:	431f      	orrs	r7, r3
 8000e94:	0c3b      	lsrs	r3, r7, #16
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fa1f f884 	uxth.w	r8, r4
 8000e9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ea2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ea6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eaa:	458a      	cmp	sl, r1
 8000eac:	fa02 f206 	lsl.w	r2, r2, r6
 8000eb0:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x220>
 8000eb6:	1861      	adds	r1, r4, r1
 8000eb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ebc:	d248      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000ebe:	458a      	cmp	sl, r1
 8000ec0:	d946      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000ec2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec6:	4421      	add	r1, r4
 8000ec8:	eba1 010a 	sub.w	r1, r1, sl
 8000ecc:	b2bf      	uxth	r7, r7
 8000ece:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eda:	fb00 f808 	mul.w	r8, r0, r8
 8000ede:	45b8      	cmp	r8, r7
 8000ee0:	d907      	bls.n	8000ef2 <__udivmoddi4+0x24a>
 8000ee2:	19e7      	adds	r7, r4, r7
 8000ee4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee8:	d22e      	bcs.n	8000f48 <__udivmoddi4+0x2a0>
 8000eea:	45b8      	cmp	r8, r7
 8000eec:	d92c      	bls.n	8000f48 <__udivmoddi4+0x2a0>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	4427      	add	r7, r4
 8000ef2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef6:	eba7 0708 	sub.w	r7, r7, r8
 8000efa:	fba0 8902 	umull	r8, r9, r0, r2
 8000efe:	454f      	cmp	r7, r9
 8000f00:	46c6      	mov	lr, r8
 8000f02:	4649      	mov	r1, r9
 8000f04:	d31a      	bcc.n	8000f3c <__udivmoddi4+0x294>
 8000f06:	d017      	beq.n	8000f38 <__udivmoddi4+0x290>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x27a>
 8000f0a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f0e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f16:	40f2      	lsrs	r2, r6
 8000f18:	ea4c 0202 	orr.w	r2, ip, r2
 8000f1c:	40f7      	lsrs	r7, r6
 8000f1e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f22:	2600      	movs	r6, #0
 8000f24:	4631      	mov	r1, r6
 8000f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e70b      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6fd      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f38:	4543      	cmp	r3, r8
 8000f3a:	d2e5      	bcs.n	8000f08 <__udivmoddi4+0x260>
 8000f3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f40:	eb69 0104 	sbc.w	r1, r9, r4
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7df      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e7d2      	b.n	8000ef2 <__udivmoddi4+0x24a>
 8000f4c:	4660      	mov	r0, ip
 8000f4e:	e78d      	b.n	8000e6c <__udivmoddi4+0x1c4>
 8000f50:	4681      	mov	r9, r0
 8000f52:	e7b9      	b.n	8000ec8 <__udivmoddi4+0x220>
 8000f54:	4666      	mov	r6, ip
 8000f56:	e775      	b.n	8000e44 <__udivmoddi4+0x19c>
 8000f58:	4630      	mov	r0, r6
 8000f5a:	e74a      	b.n	8000df2 <__udivmoddi4+0x14a>
 8000f5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f60:	4439      	add	r1, r7
 8000f62:	e713      	b.n	8000d8c <__udivmoddi4+0xe4>
 8000f64:	3802      	subs	r0, #2
 8000f66:	443c      	add	r4, r7
 8000f68:	e724      	b.n	8000db4 <__udivmoddi4+0x10c>
 8000f6a:	bf00      	nop

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <SX1278_hw_init>:

//////////////////////////////////
// logic
//////////////////////////////////

void SX1278_hw_init(SX1278_hw_t * hw) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000f78:	2101      	movs	r1, #1
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f000 f80d 	bl	8000f9a <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6858      	ldr	r0, [r3, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f004 fcbf 	bl	8005910 <HAL_GPIO_WritePin>
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <SX1278_hw_SetNSS>:

void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
 8000fa2:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6958      	ldr	r0, [r3, #20]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	691b      	ldr	r3, [r3, #16]
 8000fac:	b299      	uxth	r1, r3
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	bf0c      	ite	eq
 8000fb4:	2301      	moveq	r3, #1
 8000fb6:	2300      	movne	r3, #0
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	f004 fca8 	bl	8005910 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <SX1278_hw_Reset>:

void SX1278_hw_Reset(SX1278_hw_t * hw) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f7ff ffe1 	bl	8000f9a <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6858      	ldr	r0, [r3, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f004 fc93 	bl	8005910 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8000fea:	2001      	movs	r0, #1
 8000fec:	f000 f856 	bl	800109c <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6858      	ldr	r0, [r3, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f004 fc87 	bl	8005910 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001002:	2064      	movs	r0, #100	; 0x64
 8001004:	f000 f84a 	bl	800109c <SX1278_hw_DelayMs>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <SX1278_hw_SPICommand>:

void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	460b      	mov	r3, r1
 800101a:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 800101c:	2100      	movs	r1, #0
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ffbb 	bl	8000f9a <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6998      	ldr	r0, [r3, #24]
 8001028:	1cf9      	adds	r1, r7, #3
 800102a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102e:	2201      	movs	r2, #1
 8001030:	f005 f99d 	bl	800636e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001034:	bf00      	nop
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fc75 	bl	800692a <HAL_SPI_GetState>
 8001040:	4603      	mov	r3, r0
 8001042:	2b01      	cmp	r3, #1
 8001044:	d1f7      	bne.n	8001036 <SX1278_hw_SPICommand+0x26>
		;
}
 8001046:	bf00      	nop
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <SX1278_hw_SPIReadByte>:

uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af02      	add	r7, sp, #8
 8001056:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800105c:	2300      	movs	r3, #0
 800105e:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001060:	2100      	movs	r1, #0
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff99 	bl	8000f9a <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6998      	ldr	r0, [r3, #24]
 800106c:	f107 020e 	add.w	r2, r7, #14
 8001070:	f107 010f 	add.w	r1, r7, #15
 8001074:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	f005 fab3 	bl	80065e6 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001080:	bf00      	nop
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4618      	mov	r0, r3
 8001088:	f005 fc4f 	bl	800692a <HAL_SPI_GetState>
 800108c:	4603      	mov	r3, r0
 800108e:	2b01      	cmp	r3, #1
 8001090:	d1f7      	bne.n	8001082 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8001092:	7bbb      	ldrb	r3, [r7, #14]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <SX1278_hw_DelayMs>:

void SX1278_hw_DelayMs(uint32_t msec) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f003 f8a5 	bl	80041f4 <HAL_Delay>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <SX1278_SPIRead>:

//////////////////////////////////
// logic
//////////////////////////////////

uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	460b      	mov	r3, r1
 80010bc:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	78fa      	ldrb	r2, [r7, #3]
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff ffa2 	bl	8001010 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ffbd 	bl	8001050 <SX1278_hw_SPIReadByte>
 80010d6:	4603      	mov	r3, r0
 80010d8:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2101      	movs	r1, #1
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff5a 	bl	8000f9a <SX1278_hw_SetNSS>
	return tmp;
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	70fb      	strb	r3, [r7, #3]
 80010fc:	4613      	mov	r3, r2
 80010fe:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff47 	bl	8000f9a <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	78fb      	ldrb	r3, [r7, #3]
 8001112:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001116:	b2db      	uxtb	r3, r3
 8001118:	4619      	mov	r1, r3
 800111a:	4610      	mov	r0, r2
 800111c:	f7ff ff78 	bl	8001010 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	78ba      	ldrb	r2, [r7, #2]
 8001126:	4611      	mov	r1, r2
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff ff71 	bl	8001010 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2101      	movs	r1, #1
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff30 	bl	8000f9a <SX1278_hw_SetNSS>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <SX1278_SPIBurstWrite>:
		SX1278_hw_SetNSS(module->hw, 1);
	}
}

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
		uint8_t length) {
 8001142:	b580      	push	{r7, lr}
 8001144:	b086      	sub	sp, #24
 8001146:	af00      	add	r7, sp, #0
 8001148:	60f8      	str	r0, [r7, #12]
 800114a:	607a      	str	r2, [r7, #4]
 800114c:	461a      	mov	r2, r3
 800114e:	460b      	mov	r3, r1
 8001150:	72fb      	strb	r3, [r7, #11]
 8001152:	4613      	mov	r3, r2
 8001154:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8001156:	7abb      	ldrb	r3, [r7, #10]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d929      	bls.n	80011b0 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff19 	bl	8000f9a <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	7afb      	ldrb	r3, [r7, #11]
 800116e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001172:	b2db      	uxtb	r3, r3
 8001174:	4619      	mov	r1, r3
 8001176:	4610      	mov	r0, r2
 8001178:	f7ff ff4a 	bl	8001010 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800117c:	2300      	movs	r3, #0
 800117e:	75fb      	strb	r3, [r7, #23]
 8001180:	e00b      	b.n	800119a <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	6818      	ldr	r0, [r3, #0]
 8001186:	7dfb      	ldrb	r3, [r7, #23]
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	4413      	add	r3, r2
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	f7ff ff3e 	bl	8001010 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	3301      	adds	r3, #1
 8001198:	75fb      	strb	r3, [r7, #23]
 800119a:	7dfa      	ldrb	r2, [r7, #23]
 800119c:	7abb      	ldrb	r3, [r7, #10]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d3ef      	bcc.n	8001182 <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2101      	movs	r1, #1
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fef6 	bl	8000f9a <SX1278_hw_SetNSS>
 80011ae:	e000      	b.n	80011b2 <SX1278_SPIBurstWrite+0x70>
		return;
 80011b0:	bf00      	nop
	}
}
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <SX1278_defaultConfig>:

void SX1278_defaultConfig(SX1278_t * module) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af02      	add	r7, sp, #8
 80011be:	6078      	str	r0, [r7, #4]
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7919      	ldrb	r1, [r3, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	795a      	ldrb	r2, [r3, #5]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	7998      	ldrb	r0, [r3, #6]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	79db      	ldrb	r3, [r3, #7]
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	4603      	mov	r3, r0
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 f805 	bl	80011e4 <SX1278_config>
			module->LoRa_BW);
}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <SX1278_config>:

void SX1278_config(SX1278_t * module, uint8_t frequency, uint8_t power,
	uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	4608      	mov	r0, r1
 80011ee:	4611      	mov	r1, r2
 80011f0:	461a      	mov	r2, r3
 80011f2:	4603      	mov	r3, r0
 80011f4:	70fb      	strb	r3, [r7, #3]
 80011f6:	460b      	mov	r3, r1
 80011f8:	70bb      	strb	r3, [r7, #2]
 80011fa:	4613      	mov	r3, r2
 80011fc:	707b      	strb	r3, [r7, #1]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f000 f976 	bl	80014f0 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8001204:	200f      	movs	r0, #15
 8001206:	f7ff ff49 	bl	800109c <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f980 	bl	8001510 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
	(uint8_t*) SX1278_Frequency[frequency], 3); //setting  frequency parameter
 8001210:	78fa      	ldrb	r2, [r7, #3]
 8001212:	4613      	mov	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	4413      	add	r3, r2
 8001218:	4a41      	ldr	r2, [pc, #260]	; (8001320 <SX1278_config+0x13c>)
 800121a:	441a      	add	r2, r3
	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 800121c:	2303      	movs	r3, #3
 800121e:	2106      	movs	r1, #6
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff ff8e 	bl	8001142 <SX1278_SPIBurstWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, 0b10000000); //Setting output power parameter
 8001226:	2280      	movs	r2, #128	; 0x80
 8001228:	2109      	movs	r1, #9
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff60 	bl	80010f0 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8001230:	220b      	movs	r2, #11
 8001232:	210b      	movs	r1, #11
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff ff5b 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 800123a:	2223      	movs	r2, #35	; 0x23
 800123c:	210c      	movs	r1, #12
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f7ff ff56 	bl	80010f0 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	4a37      	ldr	r2, [pc, #220]	; (8001324 <SX1278_config+0x140>)
 8001248:	5cd3      	ldrb	r3, [r2, r3]
 800124a:	2b06      	cmp	r3, #6
 800124c:	d131      	bne.n	80012b2 <SX1278_config+0xce>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 800124e:	7e3b      	ldrb	r3, [r7, #24]
 8001250:	4a35      	ldr	r2, [pc, #212]	; (8001328 <SX1278_config+0x144>)
 8001252:	5cd3      	ldrb	r3, [r2, r3]
 8001254:	011b      	lsls	r3, r3, #4
 8001256:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001258:	3303      	adds	r3, #3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	461a      	mov	r2, r3
 800125e:	211d      	movs	r1, #29
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff45 	bl	80010f0 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8001266:	787b      	ldrb	r3, [r7, #1]
 8001268:	4a2e      	ldr	r2, [pc, #184]	; (8001324 <SX1278_config+0x140>)
 800126a:	5cd3      	ldrb	r3, [r2, r3]
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001270:	3307      	adds	r3, #7
 8001272:	b2db      	uxtb	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	211e      	movs	r1, #30
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ff39 	bl	80010f0 <SX1278_SPIWrite>
						+ 0x03));

		tmp = SX1278_SPIRead(module, 0x31);
 800127e:	2131      	movs	r1, #49	; 0x31
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff16 	bl	80010b2 <SX1278_SPIRead>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	f023 0307 	bic.w	r3, r3, #7
 8001290:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	f043 0305 	orr.w	r3, r3, #5
 8001298:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	461a      	mov	r2, r3
 800129e:	2131      	movs	r1, #49	; 0x31
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff25 	bl	80010f0 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 80012a6:	220c      	movs	r2, #12
 80012a8:	2137      	movs	r1, #55	; 0x37
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff20 	bl	80010f0 <SX1278_SPIWrite>
 80012b0:	e017      	b.n	80012e2 <SX1278_config+0xfe>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80012b2:	7e3b      	ldrb	r3, [r7, #24]
 80012b4:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <SX1278_config+0x144>)
 80012b6:	5cd3      	ldrb	r3, [r2, r3]
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80012bc:	3302      	adds	r3, #2
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	461a      	mov	r2, r3
 80012c2:	211d      	movs	r1, #29
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff ff13 	bl	80010f0 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 80012ca:	787b      	ldrb	r3, [r7, #1]
 80012cc:	4a15      	ldr	r2, [pc, #84]	; (8001324 <SX1278_config+0x140>)
 80012ce:	5cd3      	ldrb	r3, [r2, r3]
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80012d4:	3307      	adds	r3, #7
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	461a      	mov	r2, r3
 80012da:	211e      	movs	r1, #30
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff ff07 	bl	80010f0 <SX1278_SPIWrite>
						+ 0x03)); //SFactor &  LNA gain set by the internal AGC loop
	}

	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 80012e2:	22ff      	movs	r2, #255	; 0xff
 80012e4:	211f      	movs	r1, #31
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ff02 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 80012ec:	2200      	movs	r2, #0
 80012ee:	2120      	movs	r1, #32
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff fefd 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 80012f6:	220c      	movs	r2, #12
 80012f8:	2121      	movs	r1, #33	; 0x21
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff fef8 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8001300:	2201      	movs	r2, #1
 8001302:	2141      	movs	r1, #65	; 0x41
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fef3 	bl	80010f0 <SX1278_SPIWrite>
	module->readBytes = 0;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f000 f8dc 	bl	80014d0 <SX1278_standby>
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	0800b3ec 	.word	0x0800b3ec
 8001324:	0800b3f0 	.word	0x0800b3f0
 8001328:	0800b3f8 	.word	0x0800b3f8

0800132c <SX1278_RTTY_Config>:

void SX1278_RTTY_Config(SX1278_t * module){
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	SX1278_FSK_Config(module); // set base parameters
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f000 f895 	bl	8001464 <SX1278_FSK_Config>
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f000 f8d8 	bl	80014f0 <SX1278_sleep>

	SX1278_SPIWrite(module, LR_RegPaConfig, 0b11110000);//0x87);	//Normal and RX
 8001340:	22f0      	movs	r2, #240	; 0xf0
 8001342:	2109      	movs	r1, #9
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff fed3 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);
 800134a:	2284      	movs	r2, #132	; 0x84
 800134c:	214d      	movs	r1, #77	; 0x4d
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff fece 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41);
 8001354:	2241      	movs	r2, #65	; 0x41
 8001356:	2140      	movs	r1, #64	; 0x40
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff fec9 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegPayloadLength, 8); //Payload Length 8 bytes
 800135e:	2208      	movs	r2, #8
 8001360:	2132      	movs	r1, #50	; 0x32
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff fec4 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegFifoThresh, 8 - 1);     //Fixed length, packetformat = 0
 8001368:	2207      	movs	r2, #7
 800136a:	2135      	movs	r1, #53	; 0x35
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff febf 	bl	80010f0 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, RegFdevLsb, 0);
 8001372:	2200      	movs	r2, #0
 8001374:	2105      	movs	r1, #5
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff feba 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_standby(module); //Entry standby mode
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f000 f8a7 	bl	80014d0 <SX1278_standby>
	SX1278_hw_DelayMs(1);
 8001382:	2001      	movs	r0, #1
 8001384:	f7ff fe8a 	bl	800109c <SX1278_hw_DelayMs>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <SX1278_RTTY_Stop>:

void SX1278_RTTY_Stop(SX1278_t * module){
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	//SX1278_SPIWrite(module, LR_RegOpMode, 0b1);
	SX1278_standby(module);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f000 f899 	bl	80014d0 <SX1278_standby>
	uint8_t ret = 1;
 800139e:	2301      	movs	r3, #1
 80013a0:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 80013a2:	213e      	movs	r1, #62	; 0x3e
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff fe84 	bl	80010b2 <SX1278_SPIRead>
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 80013ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	db00      	blt.n	80013b8 <SX1278_RTTY_Stop+0x28>
		ret = SX1278_SPIRead(module, 0x3e);
 80013b6:	e7f4      	b.n	80013a2 <SX1278_RTTY_Stop+0x12>
			break;
 80013b8:	bf00      	nop
		}
	}
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <SX1278_RTTY_WriteLow>:

void SX1278_RTTY_WriteLow(SX1278_t * module){
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b084      	sub	sp, #16
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	SX1278_RTTY_Stop(module);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff ffe0 	bl	8001390 <SX1278_RTTY_Stop>
	SX1278_SPIWrite(module, RegFreqLsb, 0); //  LSB
 80013d0:	2200      	movs	r2, #0
 80013d2:	2108      	movs	r1, #8
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f7ff fe8b 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1010);
 80013da:	220a      	movs	r2, #10
 80013dc:	2101      	movs	r1, #1
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7ff fe86 	bl	80010f0 <SX1278_SPIWrite>

	uint8_t ret = 1;
 80013e4:	2301      	movs	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 80013e8:	213e      	movs	r1, #62	; 0x3e
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff fe61 	bl	80010b2 <SX1278_SPIRead>
 80013f0:	4603      	mov	r3, r0
 80013f2:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 80013f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	db00      	blt.n	80013fe <SX1278_RTTY_WriteLow+0x3c>
		ret = SX1278_SPIRead(module, 0x3e);
 80013fc:	e7f4      	b.n	80013e8 <SX1278_RTTY_WriteLow+0x26>
			break;
 80013fe:	bf00      	nop
		}
	}


	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);
 8001400:	220b      	movs	r2, #11
 8001402:	2101      	movs	r1, #1
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff fe73 	bl	80010f0 <SX1278_SPIWrite>

}
 800140a:	bf00      	nop
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <SX1278_RTTY_WriteHigh>:

void SX1278_RTTY_WriteHigh(SX1278_t * module){
 8001412:	b580      	push	{r7, lr}
 8001414:	b084      	sub	sp, #16
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
	SX1278_RTTY_Stop(module);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff ffb8 	bl	8001390 <SX1278_RTTY_Stop>
	SX1278_SPIWrite(module, RegFreqLsb, 10); //  HSB
 8001420:	220a      	movs	r2, #10
 8001422:	2108      	movs	r1, #8
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fe63 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1010);
 800142a:	220a      	movs	r2, #10
 800142c:	2101      	movs	r1, #1
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff fe5e 	bl	80010f0 <SX1278_SPIWrite>

	uint8_t ret = 1;
 8001434:	2301      	movs	r3, #1
 8001436:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 8001438:	213e      	movs	r1, #62	; 0x3e
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff fe39 	bl	80010b2 <SX1278_SPIRead>
 8001440:	4603      	mov	r3, r0
 8001442:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 8001444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001448:	2b00      	cmp	r3, #0
 800144a:	db00      	blt.n	800144e <SX1278_RTTY_WriteHigh+0x3c>
		ret = SX1278_SPIRead(module, 0x3e);
 800144c:	e7f4      	b.n	8001438 <SX1278_RTTY_WriteHigh+0x26>
			break;
 800144e:	bf00      	nop
		}
	}
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);
 8001450:	220b      	movs	r2, #11
 8001452:	2101      	movs	r1, #1
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fe4b 	bl	80010f0 <SX1278_SPIWrite>
}
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <SX1278_FSK_Config>:

void SX1278_FSK_Config(SX1278_t * module) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f000 f83f 	bl	80014f0 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8001472:	200f      	movs	r0, #15
 8001474:	f7ff fe12 	bl	800109c <SX1278_hw_DelayMs>

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8001478:	2303      	movs	r3, #3
 800147a:	4a14      	ldr	r2, [pc, #80]	; (80014cc <SX1278_FSK_Config+0x68>)
 800147c:	2106      	movs	r1, #6
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff fe5f 	bl	8001142 <SX1278_SPIBurstWrite>
	(uint8_t*) SX1278_Frequency[SX1278_433MHZ], 3); //setting  frequency parameter 434 MHz

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, 0b10000000); //Setting output power parameter
 8001484:	2280      	movs	r2, #128	; 0x80
 8001486:	2109      	movs	r1, #9
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff fe31 	bl	80010f0 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 800148e:	220b      	movs	r2, #11
 8001490:	210b      	movs	r1, #11
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fe2c 	bl	80010f0 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8001498:	2223      	movs	r2, #35	; 0x23
 800149a:	210c      	movs	r1, #12
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff fe27 	bl	80010f0 <SX1278_SPIWrite>

	//SX1278_SPIWrite(module, 0x1f, 0x00);		//disable preamble detect
	//SX1278_SPIWrite(module, 0x27, 0b10000000);		//disable sync word

	SX1278_SPIWrite(module, 0x30, 0b1000);     //Fixed length, packetformat = 0
 80014a2:	2208      	movs	r2, #8
 80014a4:	2130      	movs	r1, #48	; 0x30
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fe22 	bl	80010f0 <SX1278_SPIWrite>
	// set datarate
	//datarate 9c40 = 800bps

	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 80014ac:	2201      	movs	r2, #1
 80014ae:	2141      	movs	r1, #65	; 0x41
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff fe1d 	bl	80010f0 <SX1278_SPIWrite>
	module->readBytes = 0;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 f806 	bl	80014d0 <SX1278_standby>
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	0800b3ec 	.word	0x0800b3ec

080014d0 <SX1278_standby>:

void SX1278_standby(SX1278_t * module) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 80014d8:	2209      	movs	r2, #9
 80014da:	2101      	movs	r1, #1
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f7ff fe07 	bl	80010f0 <SX1278_SPIWrite>
	module->status = STANDBY;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2201      	movs	r2, #1
 80014e6:	725a      	strb	r2, [r3, #9]
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 80014f8:	2208      	movs	r2, #8
 80014fa:	2101      	movs	r1, #1
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff fdf7 	bl	80010f0 <SX1278_SPIWrite>
	module->status = SLEEP;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	725a      	strb	r2, [r3, #9]
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001518:	2288      	movs	r2, #136	; 0x88
 800151a:	2101      	movs	r1, #1
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff fde7 	bl	80010f0 <SX1278_SPIWrite>
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t * module) {
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8001532:	22ff      	movs	r2, #255	; 0xff
 8001534:	2112      	movs	r1, #18
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff fdda 	bl	80010f0 <SX1278_SPIWrite>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <SX1278_FSK_EntryRx>:

int SX1278_FSK_EntryRx(SX1278_t * module, uint8_t length) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	70fb      	strb	r3, [r7, #3]
	module->packetLength = length;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	78fa      	ldrb	r2, [r7, #3]
 8001554:	721a      	strb	r2, [r3, #8]

	SX1278_FSK_Config(module); // set base parameters
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ff84 	bl	8001464 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 800155c:	2284      	movs	r2, #132	; 0x84
 800155e:	214d      	movs	r1, #77	; 0x4d
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff fdc5 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8001566:	2201      	movs	r2, #1
 8001568:	2140      	movs	r1, #64	; 0x40
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff fdc0 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x05, 0x52); // 5kHz freq deviation
 8001570:	2252      	movs	r2, #82	; 0x52
 8001572:	2105      	movs	r1, #5
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff fdbb 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x32, length); //Payload Length 8 bytes
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	461a      	mov	r2, r3
 800157e:	2132      	movs	r1, #50	; 0x32
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff fdb5 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1101);	//Mode//Low Frequency Mode
 8001586:	220d      	movs	r2, #13
 8001588:	2101      	movs	r1, #1
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff fdb0 	bl	80010f0 <SX1278_SPIWrite>
	module->readBytes = 0;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	return 1;
 8001598:	2301      	movs	r3, #1
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <SX1278_FSK_EntryTx>:

int SX1278_FSK_EntryTx(SX1278_t * module, uint8_t length) {
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	460b      	mov	r3, r1
 80015ac:	70fb      	strb	r3, [r7, #3]
	module->packetLength = length;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	78fa      	ldrb	r2, [r7, #3]
 80015b2:	721a      	strb	r2, [r3, #8]

	SX1278_FSK_Config(module); // set base parameters
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff ff55 	bl	8001464 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);//0x87);	//Normal and RX
 80015ba:	2284      	movs	r2, #132	; 0x84
 80015bc:	214d      	movs	r1, #77	; 0x4d
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fd96 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41);
 80015c4:	2241      	movs	r2, #65	; 0x41
 80015c6:	2140      	movs	r1, #64	; 0x40
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff fd91 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegFdevLsb, 0x52); // 5kHz freq deviation
 80015ce:	2252      	movs	r2, #82	; 0x52
 80015d0:	2105      	movs	r1, #5
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff fd8c 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegPayloadLength, length); //Payload Length 8 bytes
 80015d8:	78fb      	ldrb	r3, [r7, #3]
 80015da:	461a      	mov	r2, r3
 80015dc:	2132      	movs	r1, #50	; 0x32
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fd86 	bl	80010f0 <SX1278_SPIWrite>
	//	SX1278_SPIWrite(module, RegBitRateLsb, 0x2B);	// 1200 bps
	//	SX1278_SPIWrite(module, RegBitRateMsb, 0x68);
	SX1278_SPIWrite(module, RegFifoThresh, length - 1);     //Fixed length, packetformat = 0
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	461a      	mov	r2, r3
 80015ec:	2135      	movs	r1, #53	; 0x35
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fd7e 	bl	80010f0 <SX1278_SPIWrite>


	module->readBytes = 0;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	SX1278_hw_DelayMs(1);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f7ff fd4d 	bl	800109c <SX1278_hw_DelayMs>
	return 1;
 8001602:	2301      	movs	r3, #1
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	460b      	mov	r3, r1
 8001616:	607a      	str	r2, [r7, #4]
 8001618:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	7afa      	ldrb	r2, [r7, #11]
 800161e:	721a      	strb	r2, [r3, #8]

	SX1278_defaultConfig(module);		//Setting base parameter
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f7ff fdc9 	bl	80011b8 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8001626:	2284      	movs	r2, #132	; 0x84
 8001628:	214d      	movs	r1, #77	; 0x4d
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f7ff fd60 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8001630:	22ff      	movs	r2, #255	; 0xff
 8001632:	2124      	movs	r1, #36	; 0x24
 8001634:	68f8      	ldr	r0, [r7, #12]
 8001636:	f7ff fd5b 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 800163a:	2201      	movs	r2, #1
 800163c:	2140      	movs	r1, #64	; 0x40
 800163e:	68f8      	ldr	r0, [r7, #12]
 8001640:	f7ff fd56 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8001644:	223f      	movs	r2, #63	; 0x3f
 8001646:	2111      	movs	r1, #17
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f7ff fd51 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800164e:	68f8      	ldr	r0, [r7, #12]
 8001650:	f7ff ff6b 	bl	800152a <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8001654:	7afb      	ldrb	r3, [r7, #11]
 8001656:	461a      	mov	r2, r3
 8001658:	2122      	movs	r1, #34	; 0x22
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff fd48 	bl	80010f0 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8001660:	210f      	movs	r1, #15
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff fd25 	bl	80010b2 <SX1278_SPIRead>
 8001668:	4603      	mov	r3, r0
 800166a:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 800166c:	7dfb      	ldrb	r3, [r7, #23]
 800166e:	461a      	mov	r2, r3
 8001670:	210d      	movs	r1, #13
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f7ff fd3c 	bl	80010f0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8001678:	228d      	movs	r2, #141	; 0x8d
 800167a:	2101      	movs	r1, #1
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f7ff fd37 	bl	80010f0 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 800168a:	2118      	movs	r1, #24
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f7ff fd10 	bl	80010b2 <SX1278_SPIRead>
 8001692:	4603      	mov	r3, r0
 8001694:	f003 0304 	and.w	r3, r3, #4
 8001698:	2b04      	cmp	r3, #4
 800169a:	d104      	bne.n	80016a6 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2203      	movs	r2, #3
 80016a0:	725a      	strb	r2, [r3, #9]
			return 1;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e013      	b.n	80016ce <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d109      	bne.n	80016c6 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fc86 	bl	8000fc8 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f7ff fd7b 	bl	80011b8 <SX1278_defaultConfig>
			return 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	e003      	b.n	80016ce <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80016c6:	2001      	movs	r0, #1
 80016c8:	f7ff fce8 	bl	800109c <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80016cc:	e7dd      	b.n	800168a <SX1278_LoRaEntryRx+0x7e>
	}
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <SX1278_FSK_TxPacket>:
			return 0;
		}
	}
}

int SX1278_FSK_TxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length, uint32_t timeout) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	4613      	mov	r3, r2
 80016e6:	71fb      	strb	r3, [r7, #7]
    uint8_t gotResponse = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	77fb      	strb	r3, [r7, #31]
	uint32_t tickstart = HAL_GetTick();
 80016ec:	f002 fd76 	bl	80041dc <HAL_GetTick>
 80016f0:	6178      	str	r0, [r7, #20]
	uint32_t wait = timeout;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	61bb      	str	r3, [r7, #24]
	uint8_t temp = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	74fb      	strb	r3, [r7, #19]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY){
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001700:	d005      	beq.n	800170e <SX1278_FSK_TxPacket+0x36>
		wait += (uint32_t)(uwTickFreq);
 8001702:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <SX1278_FSK_TxPacket+0x9c>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	461a      	mov	r2, r3
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	4413      	add	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
	}

	SX1278_FSK_EntryTx(module, length);
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	4619      	mov	r1, r3
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f7ff ff45 	bl	80015a2 <SX1278_FSK_EntryTx>

	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	2100      	movs	r1, #0
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f7ff fd0f 	bl	8001142 <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);	//Mode//Low Frequency Mode
 8001724:	220b      	movs	r2, #11
 8001726:	2101      	movs	r1, #1
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f7ff fce1 	bl	80010f0 <SX1278_SPIWrite>

	while(!gotResponse){
 800172e:	e014      	b.n	800175a <SX1278_FSK_TxPacket+0x82>
	    temp = SX1278_SPIRead(module, RegIrqFlags2); // check if fifo sent is set
 8001730:	213f      	movs	r1, #63	; 0x3f
 8001732:	68f8      	ldr	r0, [r7, #12]
 8001734:	f7ff fcbd 	bl	80010b2 <SX1278_SPIRead>
 8001738:	4603      	mov	r3, r0
 800173a:	74fb      	strb	r3, [r7, #19]
	    if(temp & 0b1000){
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	f003 0308 	and.w	r3, r3, #8
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <SX1278_FSK_TxPacket+0x72>
	    	gotResponse =  1;
 8001746:	2301      	movs	r3, #1
 8001748:	77fb      	strb	r3, [r7, #31]
	    }
		if((HAL_GetTick() - tickstart) >= wait){
 800174a:	f002 fd47 	bl	80041dc <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	429a      	cmp	r2, r3
 8001758:	d903      	bls.n	8001762 <SX1278_FSK_TxPacket+0x8a>
	while(!gotResponse){
 800175a:	7ffb      	ldrb	r3, [r7, #31]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0e7      	beq.n	8001730 <SX1278_FSK_TxPacket+0x58>
 8001760:	e000      	b.n	8001764 <SX1278_FSK_TxPacket+0x8c>
			break;								// timeout happened
 8001762:	bf00      	nop
		}
	}
	SX1278_standby(module);
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f7ff feb3 	bl	80014d0 <SX1278_standby>
	return gotResponse;
 800176a:	7ffb      	ldrb	r3, [r7, #31]
}
 800176c:	4618      	mov	r0, r3
 800176e:	3720      	adds	r7, #32
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000030 	.word	0x20000030

08001778 <SX1278_FSK_RxPacket>:

int SX1278_FSK_RxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length, uint32_t timeout) {
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b08b      	sub	sp, #44	; 0x2c
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	4613      	mov	r3, r2
 8001786:	71fb      	strb	r3, [r7, #7]
    uint8_t gotResponse = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t tickstart = HAL_GetTick();
 800178e:	f002 fd25 	bl	80041dc <HAL_GetTick>
 8001792:	61b8      	str	r0, [r7, #24]
	uint32_t wait = timeout;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	623b      	str	r3, [r7, #32]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY){
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800179e:	d005      	beq.n	80017ac <SX1278_FSK_RxPacket+0x34>
		wait += (uint32_t)(uwTickFreq);
 80017a0:	4b23      	ldr	r3, [pc, #140]	; (8001830 <SX1278_FSK_RxPacket+0xb8>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	461a      	mov	r2, r3
 80017a6:	6a3b      	ldr	r3, [r7, #32]
 80017a8:	4413      	add	r3, r2
 80017aa:	623b      	str	r3, [r7, #32]
	}

	uint8_t temp = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	75fb      	strb	r3, [r7, #23]

	while(!gotResponse){
 80017b0:	e031      	b.n	8001816 <SX1278_FSK_RxPacket+0x9e>
		temp = SX1278_SPIRead(module, 0x3f);
 80017b2:	213f      	movs	r1, #63	; 0x3f
 80017b4:	68f8      	ldr	r0, [r7, #12]
 80017b6:	f7ff fc7c 	bl	80010b2 <SX1278_SPIRead>
 80017ba:	4603      	mov	r3, r0
 80017bc:	75fb      	strb	r3, [r7, #23]

	    if((temp & 0b100) && temp != 255){
 80017be:	7dfb      	ldrb	r3, [r7, #23]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d01e      	beq.n	8001806 <SX1278_FSK_RxPacket+0x8e>
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	2bff      	cmp	r3, #255	; 0xff
 80017cc:	d01b      	beq.n	8001806 <SX1278_FSK_RxPacket+0x8e>
	    	gotResponse = 1;
 80017ce:	2301      	movs	r3, #1
 80017d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    	for(uint8_t i = 0; i < length; i++){
 80017d4:	2300      	movs	r3, #0
 80017d6:	77fb      	strb	r3, [r7, #31]
 80017d8:	e00b      	b.n	80017f2 <SX1278_FSK_RxPacket+0x7a>
	    		txBuffer[i] = SX1278_SPIRead(module, RegFIFO);
 80017da:	7ffb      	ldrb	r3, [r7, #31]
 80017dc:	68ba      	ldr	r2, [r7, #8]
 80017de:	18d4      	adds	r4, r2, r3
 80017e0:	2100      	movs	r1, #0
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fc65 	bl	80010b2 <SX1278_SPIRead>
 80017e8:	4603      	mov	r3, r0
 80017ea:	7023      	strb	r3, [r4, #0]
	    	for(uint8_t i = 0; i < length; i++){
 80017ec:	7ffb      	ldrb	r3, [r7, #31]
 80017ee:	3301      	adds	r3, #1
 80017f0:	77fb      	strb	r3, [r7, #31]
 80017f2:	7ffa      	ldrb	r2, [r7, #31]
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d3ef      	bcc.n	80017da <SX1278_FSK_RxPacket+0x62>
	    	}
	    	temp = SX1278_SPIRead(module, RegIrqFlags2);
 80017fa:	213f      	movs	r1, #63	; 0x3f
 80017fc:	68f8      	ldr	r0, [r7, #12]
 80017fe:	f7ff fc58 	bl	80010b2 <SX1278_SPIRead>
 8001802:	4603      	mov	r3, r0
 8001804:	75fb      	strb	r3, [r7, #23]

	    }

		if((HAL_GetTick() - tickstart) >= wait){
 8001806:	f002 fce9 	bl	80041dc <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	6a3a      	ldr	r2, [r7, #32]
 8001812:	429a      	cmp	r2, r3
 8001814:	d904      	bls.n	8001820 <SX1278_FSK_RxPacket+0xa8>
	while(!gotResponse){
 8001816:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0c9      	beq.n	80017b2 <SX1278_FSK_RxPacket+0x3a>
 800181e:	e000      	b.n	8001822 <SX1278_FSK_RxPacket+0xaa>
			break;								// timeout happened
 8001820:	bf00      	nop
		}
	}

	return gotResponse;
 8001822:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001826:	4618      	mov	r0, r3
 8001828:	372c      	adds	r7, #44	; 0x2c
 800182a:	46bd      	mov	sp, r7
 800182c:	bd90      	pop	{r4, r7, pc}
 800182e:	bf00      	nop
 8001830:	20000030 	.word	0x20000030

08001834 <SX1278_begin>:
		SX1278_hw_DelayMs(1);
	}
}

void SX1278_begin(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	4608      	mov	r0, r1
 800183e:	4611      	mov	r1, r2
 8001840:	461a      	mov	r2, r3
 8001842:	4603      	mov	r3, r0
 8001844:	70fb      	strb	r3, [r7, #3]
 8001846:	460b      	mov	r3, r1
 8001848:	70bb      	strb	r3, [r7, #2]
 800184a:	4613      	mov	r3, r2
 800184c:	707b      	strb	r3, [r7, #1]
	SX1278_hw_init(module->hw);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fb8c 	bl	8000f70 <SX1278_hw_init>
	module->frequency = frequency;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	78fa      	ldrb	r2, [r7, #3]
 800185c:	711a      	strb	r2, [r3, #4]
	module->power = power;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	78ba      	ldrb	r2, [r7, #2]
 8001862:	715a      	strb	r2, [r3, #5]
	module->LoRa_Rate = LoRa_Rate;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	787a      	ldrb	r2, [r7, #1]
 8001868:	719a      	strb	r2, [r3, #6]
	module->LoRa_BW = LoRa_BW;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	7c3a      	ldrb	r2, [r7, #16]
 800186e:	71da      	strb	r2, [r3, #7]
	module->packetLength = packetLength;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	7d3a      	ldrb	r2, [r7, #20]
 8001874:	721a      	strb	r2, [r3, #8]
	SX1278_defaultConfig(module);
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff fc9e 	bl	80011b8 <SX1278_defaultConfig>
}
 800187c:	bf00      	nop
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <GPS_Receive>:
// "00.358"



/* Pass uint8_t of received data */
void GPS_Receive(uint8_t data){
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	if(data == '$'){
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	2b24      	cmp	r3, #36	; 0x24
 8001892:	d103      	bne.n	800189c <GPS_Receive+0x18>
		gpsTempLen = 0;
 8001894:	4b15      	ldr	r3, [pc, #84]	; (80018ec <GPS_Receive+0x68>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
		gpsTempLen = 255;
	}else if(gpsTempLen != 255){
		gpsTemp[gpsTempLen] = data;
		gpsTempLen++;
	}
}
 800189a:	e023      	b.n	80018e4 <GPS_Receive+0x60>
	}else if((data == 13 || data == 10) && gpsTempLen != 255){ // looks for new_line or vertical tab
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	2b0d      	cmp	r3, #13
 80018a0:	d002      	beq.n	80018a8 <GPS_Receive+0x24>
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b0a      	cmp	r3, #10
 80018a6:	d10d      	bne.n	80018c4 <GPS_Receive+0x40>
 80018a8:	4b10      	ldr	r3, [pc, #64]	; (80018ec <GPS_Receive+0x68>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2bff      	cmp	r3, #255	; 0xff
 80018ae:	d009      	beq.n	80018c4 <GPS_Receive+0x40>
		GPS_Parse(gpsTemp, gpsTempLen);
 80018b0:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <GPS_Receive+0x68>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	4619      	mov	r1, r3
 80018b6:	480e      	ldr	r0, [pc, #56]	; (80018f0 <GPS_Receive+0x6c>)
 80018b8:	f000 f81c 	bl	80018f4 <GPS_Parse>
		gpsTempLen = 255;
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <GPS_Receive+0x68>)
 80018be:	22ff      	movs	r2, #255	; 0xff
 80018c0:	701a      	strb	r2, [r3, #0]
}
 80018c2:	e00f      	b.n	80018e4 <GPS_Receive+0x60>
	}else if(gpsTempLen != 255){
 80018c4:	4b09      	ldr	r3, [pc, #36]	; (80018ec <GPS_Receive+0x68>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2bff      	cmp	r3, #255	; 0xff
 80018ca:	d00b      	beq.n	80018e4 <GPS_Receive+0x60>
		gpsTemp[gpsTempLen] = data;
 80018cc:	4b07      	ldr	r3, [pc, #28]	; (80018ec <GPS_Receive+0x68>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	4619      	mov	r1, r3
 80018d2:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <GPS_Receive+0x6c>)
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	5453      	strb	r3, [r2, r1]
		gpsTempLen++;
 80018d8:	4b04      	ldr	r3, [pc, #16]	; (80018ec <GPS_Receive+0x68>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	3301      	adds	r3, #1
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	4b02      	ldr	r3, [pc, #8]	; (80018ec <GPS_Receive+0x68>)
 80018e2:	701a      	strb	r2, [r3, #0]
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000000 	.word	0x20000000
 80018f0:	2000030c 	.word	0x2000030c

080018f4 <GPS_Parse>:

/* parses received frame */
uint8_t GPS_Parse(uint8_t *buf, uint8_t len){
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b098      	sub	sp, #96	; 0x60
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
	if(strncmp("GPGGA", (char *)buf, 5) == 0){ // get coordinates and height
 8001900:	2205      	movs	r2, #5
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	48c7      	ldr	r0, [pc, #796]	; (8001c24 <GPS_Parse+0x330>)
 8001906:	f007 faff 	bl	8008f08 <strncmp>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	f040 8152 	bne.w	8001bb6 <GPS_Parse+0x2c2>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 8001912:	78fb      	ldrb	r3, [r7, #3]
 8001914:	4619      	mov	r1, r3
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 fba6 	bl	8002068 <GPS_CheckSum>
 800191c:	4603      	mov	r3, r0
 800191e:	2b01      	cmp	r3, #1
 8001920:	f040 8147 	bne.w	8001bb2 <GPS_Parse+0x2be>
			uint8_t step = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			uint8_t i = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			while(step < 8){
 8001930:	e132      	b.n	8001b98 <GPS_Parse+0x2a4>
				if(buf[i] == ','){
 8001932:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b2c      	cmp	r3, #44	; 0x2c
 800193e:	f040 8126 	bne.w	8001b8e <GPS_Parse+0x29a>
					i++;
 8001942:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001946:	3301      	adds	r3, #1
 8001948:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
					step++;
 800194c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001950:	3301      	adds	r3, #1
 8001952:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if(step == 1){
 8001956:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800195a:	2b01      	cmp	r3, #1
 800195c:	d13f      	bne.n	80019de <GPS_Parse+0xea>
						uint8_t tempData[6] = {0};
 800195e:	2300      	movs	r3, #0
 8001960:	64bb      	str	r3, [r7, #72]	; 0x48
 8001962:	2300      	movs	r3, #0
 8001964:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
						uint8_t leng = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
						while(buf[i] != '.'){
 800196e:	e015      	b.n	800199c <GPS_Parse+0xa8>
							tempData[leng] = buf[i];
 8001970:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	441a      	add	r2, r3
 8001978:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800197c:	7812      	ldrb	r2, [r2, #0]
 800197e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001982:	440b      	add	r3, r1
 8001984:	f803 2c18 	strb.w	r2, [r3, #-24]
							leng++;
 8001988:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800198c:	3301      	adds	r3, #1
 800198e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
							i++;
 8001992:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001996:	3301      	adds	r3, #1
 8001998:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						while(buf[i] != '.'){
 800199c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2b2e      	cmp	r3, #46	; 0x2e
 80019a8:	d1e2      	bne.n	8001970 <GPS_Parse+0x7c>
						}
						if(leng == 0){
 80019aa:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <GPS_Parse+0xc2>
							return GPS_NOK;
 80019b2:	2300      	movs	r3, #0
 80019b4:	e351      	b.n	800205a <GPS_Parse+0x766>
						}
						memset(gpsTime, '0', 6);
 80019b6:	2206      	movs	r2, #6
 80019b8:	2130      	movs	r1, #48	; 0x30
 80019ba:	489b      	ldr	r0, [pc, #620]	; (8001c28 <GPS_Parse+0x334>)
 80019bc:	f006 fdde 	bl	800857c <memset>
						memcpy(gpsTime + (6-leng), tempData, leng);
 80019c0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80019c4:	f1c3 0306 	rsb	r3, r3, #6
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b97      	ldr	r3, [pc, #604]	; (8001c28 <GPS_Parse+0x334>)
 80019cc:	4413      	add	r3, r2
 80019ce:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80019d2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80019d6:	4618      	mov	r0, r3
 80019d8:	f006 fdc2 	bl	8008560 <memcpy>
 80019dc:	e0d7      	b.n	8001b8e <GPS_Parse+0x29a>
					}else if(step == 2 || step == 3){
 80019de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d004      	beq.n	80019f0 <GPS_Parse+0xfc>
 80019e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	f040 8085 	bne.w	8001afa <GPS_Parse+0x206>
						uint8_t tempData[12] = {0};
 80019f0:	2300      	movs	r3, #0
 80019f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
						while(buf[i] != ','){
 8001a04:	e015      	b.n	8001a32 <GPS_Parse+0x13e>
							tempData[leng] = buf[i];
 8001a06:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	441a      	add	r2, r3
 8001a0e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001a12:	7812      	ldrb	r2, [r2, #0]
 8001a14:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001a18:	440b      	add	r3, r1
 8001a1a:	f803 2c24 	strb.w	r2, [r3, #-36]
							leng++;
 8001a1e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001a22:	3301      	adds	r3, #1
 8001a24:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
							i++;
 8001a28:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						while(buf[i] != ','){
 8001a32:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b2c      	cmp	r3, #44	; 0x2c
 8001a3e:	d1e2      	bne.n	8001a06 <GPS_Parse+0x112>
						}
						if(leng == 0){
 8001a40:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d101      	bne.n	8001a4c <GPS_Parse+0x158>
							return GPS_NOK;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	e306      	b.n	800205a <GPS_Parse+0x766>
						}
						i++;
 8001a4c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a50:	3301      	adds	r3, #1
 8001a52:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						if(buf[i] == 'N' || buf[i] == 'S' || buf[i] == 'E' || buf[i] == 'W'){
 8001a56:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b4e      	cmp	r3, #78	; 0x4e
 8001a62:	d014      	beq.n	8001a8e <GPS_Parse+0x19a>
 8001a64:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b53      	cmp	r3, #83	; 0x53
 8001a70:	d00d      	beq.n	8001a8e <GPS_Parse+0x19a>
 8001a72:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b45      	cmp	r3, #69	; 0x45
 8001a7e:	d006      	beq.n	8001a8e <GPS_Parse+0x19a>
 8001a80:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	4413      	add	r3, r2
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b57      	cmp	r3, #87	; 0x57
 8001a8c:	d133      	bne.n	8001af6 <GPS_Parse+0x202>
							memset((gpsData + (step - 2) * 12), '0', 12);
 8001a8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001a92:	1e9a      	subs	r2, r3, #2
 8001a94:	4613      	mov	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	4413      	add	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4b63      	ldr	r3, [pc, #396]	; (8001c2c <GPS_Parse+0x338>)
 8001aa0:	4413      	add	r3, r2
 8001aa2:	220c      	movs	r2, #12
 8001aa4:	2130      	movs	r1, #48	; 0x30
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f006 fd68 	bl	800857c <memset>
							gpsData[(step - 2) * 12 + 11] = buf[i];
 8001aac:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	18d1      	adds	r1, r2, r3
 8001ab4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001ab8:	1e9a      	subs	r2, r3, #2
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	330b      	adds	r3, #11
 8001ac4:	7809      	ldrb	r1, [r1, #0]
 8001ac6:	4a59      	ldr	r2, [pc, #356]	; (8001c2c <GPS_Parse+0x338>)
 8001ac8:	54d1      	strb	r1, [r2, r3]
						}else{
							return GPS_NOK;
						}
						memcpy(gpsData + (step - 2) * 12 + (11 - leng), tempData, leng);
 8001aca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001ace:	1e9a      	subs	r2, r3, #2
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	461a      	mov	r2, r3
 8001ada:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	330b      	adds	r3, #11
 8001ae2:	4a52      	ldr	r2, [pc, #328]	; (8001c2c <GPS_Parse+0x338>)
 8001ae4:	4413      	add	r3, r2
 8001ae6:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8001aea:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001aee:	4618      	mov	r0, r3
 8001af0:	f006 fd36 	bl	8008560 <memcpy>
					}else if(step == 2 || step == 3){
 8001af4:	e04b      	b.n	8001b8e <GPS_Parse+0x29a>
							return GPS_NOK;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e2af      	b.n	800205a <GPS_Parse+0x766>
					}else if(step == 7){
 8001afa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001afe:	2b07      	cmp	r3, #7
 8001b00:	d145      	bne.n	8001b8e <GPS_Parse+0x29a>
						i++;
 8001b02:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b06:	3301      	adds	r3, #1
 8001b08:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						uint8_t tempData[12] = {0};
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
 8001b10:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
						while(buf[i] != ','){
 8001b20:	e015      	b.n	8001b4e <GPS_Parse+0x25a>
							tempData[leng] = buf[i];
 8001b22:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	441a      	add	r2, r3
 8001b2a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001b2e:	7812      	ldrb	r2, [r2, #0]
 8001b30:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001b34:	440b      	add	r3, r1
 8001b36:	f803 2c30 	strb.w	r2, [r3, #-48]
							leng++;
 8001b3a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001b3e:	3301      	adds	r3, #1
 8001b40:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
							i++;
 8001b44:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						while(buf[i] != ','){
 8001b4e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b2c      	cmp	r3, #44	; 0x2c
 8001b5a:	d1e2      	bne.n	8001b22 <GPS_Parse+0x22e>
						}
						if(leng == 0){
 8001b5c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <GPS_Parse+0x274>
							return GPS_NOK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	e278      	b.n	800205a <GPS_Parse+0x766>
						}
						memset(gpsHeight, '0', 8);
 8001b68:	2208      	movs	r2, #8
 8001b6a:	2130      	movs	r1, #48	; 0x30
 8001b6c:	4830      	ldr	r0, [pc, #192]	; (8001c30 <GPS_Parse+0x33c>)
 8001b6e:	f006 fd05 	bl	800857c <memset>
						memcpy(gpsHeight + (8-leng), tempData, leng);
 8001b72:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001b76:	f1c3 0308 	rsb	r3, r3, #8
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <GPS_Parse+0x33c>)
 8001b7e:	4413      	add	r3, r2
 8001b80:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8001b84:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f006 fce9 	bl	8008560 <memcpy>
					}
				}
				i++;
 8001b8e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b92:	3301      	adds	r3, #1
 8001b94:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			while(step < 8){
 8001b98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b9c:	2b07      	cmp	r3, #7
 8001b9e:	f67f aec8 	bls.w	8001932 <GPS_Parse+0x3e>
			}
			isNewData = 1;
 8001ba2:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <GPS_Parse+0x340>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	701a      	strb	r2, [r3, #0]
			isData = 1;
 8001ba8:	4b23      	ldr	r3, [pc, #140]	; (8001c38 <GPS_Parse+0x344>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
			return GPS_OK;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e253      	b.n	800205a <GPS_Parse+0x766>
		}else{
			return GPS_NOK;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	e251      	b.n	800205a <GPS_Parse+0x766>
		}


	}else if(strncmp("GPVTG", (char *)buf, 5) == 0){ // get speed in km/h
 8001bb6:	2205      	movs	r2, #5
 8001bb8:	6879      	ldr	r1, [r7, #4]
 8001bba:	4820      	ldr	r0, [pc, #128]	; (8001c3c <GPS_Parse+0x348>)
 8001bbc:	f007 f9a4 	bl	8008f08 <strncmp>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d17f      	bne.n	8001cc6 <GPS_Parse+0x3d2>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 8001bc6:	78fb      	ldrb	r3, [r7, #3]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 fa4c 	bl	8002068 <GPS_CheckSum>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d175      	bne.n	8001cc2 <GPS_Parse+0x3ce>
			uint8_t step = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
			uint8_t i = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			while(step < 8){
 8001be2:	e068      	b.n	8001cb6 <GPS_Parse+0x3c2>
				if(buf[i] == ','){
 8001be4:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	4413      	add	r3, r2
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b2c      	cmp	r3, #44	; 0x2c
 8001bf0:	d15c      	bne.n	8001cac <GPS_Parse+0x3b8>
					step++;
 8001bf2:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
					if(step == 7){
 8001bfc:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001c00:	2b07      	cmp	r3, #7
 8001c02:	d153      	bne.n	8001cac <GPS_Parse+0x3b8>
						i++;
 8001c04:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001c08:	3301      	adds	r3, #1
 8001c0a:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
						uint8_t tempData[12] = {0};
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
 8001c12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
						while(buf[i] != ','){
 8001c22:	e023      	b.n	8001c6c <GPS_Parse+0x378>
 8001c24:	0800b340 	.word	0x0800b340
 8001c28:	20000248 	.word	0x20000248
 8001c2c:	20000220 	.word	0x20000220
 8001c30:	20000238 	.word	0x20000238
 8001c34:	20000274 	.word	0x20000274
 8001c38:	20000273 	.word	0x20000273
 8001c3c:	0800b348 	.word	0x0800b348
							tempData[leng] = buf[i];
 8001c40:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001c4c:	7812      	ldrb	r2, [r2, #0]
 8001c4e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001c52:	440b      	add	r3, r1
 8001c54:	f803 2c3c 	strb.w	r2, [r3, #-60]
							leng++;
 8001c58:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
							i++;
 8001c62:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001c66:	3301      	adds	r3, #1
 8001c68:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
						while(buf[i] != ','){
 8001c6c:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	4413      	add	r3, r2
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b2c      	cmp	r3, #44	; 0x2c
 8001c78:	d1e2      	bne.n	8001c40 <GPS_Parse+0x34c>
						}
						if(leng == 0){
 8001c7a:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <GPS_Parse+0x392>
							return GPS_NOK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e1e9      	b.n	800205a <GPS_Parse+0x766>
						}
						memset(gpsSpeed, '0', 6);
 8001c86:	2206      	movs	r2, #6
 8001c88:	2130      	movs	r1, #48	; 0x30
 8001c8a:	48ca      	ldr	r0, [pc, #808]	; (8001fb4 <GPS_Parse+0x6c0>)
 8001c8c:	f006 fc76 	bl	800857c <memset>
						memcpy(gpsSpeed + (6-leng), tempData, leng);
 8001c90:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001c94:	f1c3 0306 	rsb	r3, r3, #6
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4bc6      	ldr	r3, [pc, #792]	; (8001fb4 <GPS_Parse+0x6c0>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8001ca2:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f006 fc5a 	bl	8008560 <memcpy>
					}
				}
				i++;
 8001cac:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			while(step < 8){
 8001cb6:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001cba:	2b07      	cmp	r3, #7
 8001cbc:	d992      	bls.n	8001be4 <GPS_Parse+0x2f0>
			}
			return GPS_OK;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e1cb      	b.n	800205a <GPS_Parse+0x766>
		}else{
			return GPS_NOK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e1c9      	b.n	800205a <GPS_Parse+0x766>
		}
	}else if(strncmp("GPZDA", (char *)buf, 5) == 0){ // get precise time
 8001cc6:	2205      	movs	r2, #5
 8001cc8:	6879      	ldr	r1, [r7, #4]
 8001cca:	48bb      	ldr	r0, [pc, #748]	; (8001fb8 <GPS_Parse+0x6c4>)
 8001ccc:	f007 f91c 	bl	8008f08 <strncmp>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f040 81c0 	bne.w	8002058 <GPS_Parse+0x764>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 8001cd8:	78fb      	ldrb	r3, [r7, #3]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 f9c3 	bl	8002068 <GPS_CheckSum>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	f040 81b5 	bne.w	8002054 <GPS_Parse+0x760>
				uint8_t step = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				uint8_t i = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				while(step < 6){
 8001cf6:	e1a6      	b.n	8002046 <GPS_Parse+0x752>
					if(buf[i] == ','){
 8001cf8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	4413      	add	r3, r2
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b2c      	cmp	r3, #44	; 0x2c
 8001d04:	f040 819a 	bne.w	800203c <GPS_Parse+0x748>
						step++;
 8001d08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						if(step == 1){
 8001d12:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d13e      	bne.n	8001d98 <GPS_Parse+0x4a4>
							uint8_t tempData[8] = {0};
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
 8001d1e:	2300      	movs	r3, #0
 8001d20:	623b      	str	r3, [r7, #32]
							uint8_t leng = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
							while(buf[i] != ','){
 8001d28:	e015      	b.n	8001d56 <GPS_Parse+0x462>
								tempData[leng] = buf[i];
 8001d2a:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	441a      	add	r2, r3
 8001d32:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001d36:	7812      	ldrb	r2, [r2, #0]
 8001d38:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001d3c:	440b      	add	r3, r1
 8001d3e:	f803 2c44 	strb.w	r2, [r3, #-68]
								leng++;
 8001d42:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001d46:	3301      	adds	r3, #1
 8001d48:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
								i++;
 8001d4c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001d56:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b2c      	cmp	r3, #44	; 0x2c
 8001d62:	d1e2      	bne.n	8001d2a <GPS_Parse+0x436>
							}
							if(leng == 0){
 8001d64:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <GPS_Parse+0x47c>
								return GPS_NOK;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	e174      	b.n	800205a <GPS_Parse+0x766>
							}
							memset(gpsTime_UTC, '0', 9);
 8001d70:	2209      	movs	r2, #9
 8001d72:	2130      	movs	r1, #48	; 0x30
 8001d74:	4891      	ldr	r0, [pc, #580]	; (8001fbc <GPS_Parse+0x6c8>)
 8001d76:	f006 fc01 	bl	800857c <memset>
							memcpy(gpsTime_UTC + (8-leng), tempData, leng);
 8001d7a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001d7e:	f1c3 0308 	rsb	r3, r3, #8
 8001d82:	461a      	mov	r2, r3
 8001d84:	4b8d      	ldr	r3, [pc, #564]	; (8001fbc <GPS_Parse+0x6c8>)
 8001d86:	4413      	add	r3, r2
 8001d88:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8001d8c:	f107 011c 	add.w	r1, r7, #28
 8001d90:	4618      	mov	r0, r3
 8001d92:	f006 fbe5 	bl	8008560 <memcpy>
 8001d96:	e151      	b.n	800203c <GPS_Parse+0x748>
						}else if(step == 2){
 8001d98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d13c      	bne.n	8001e1a <GPS_Parse+0x526>
							uint8_t tempData[2] = {0};
 8001da0:	2300      	movs	r3, #0
 8001da2:	833b      	strh	r3, [r7, #24]
							uint8_t leng = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
							while(buf[i] != ','){
 8001daa:	e015      	b.n	8001dd8 <GPS_Parse+0x4e4>
								tempData[leng] = buf[i];
 8001dac:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	441a      	add	r2, r3
 8001db4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001db8:	7812      	ldrb	r2, [r2, #0]
 8001dba:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f803 2c48 	strb.w	r2, [r3, #-72]
								leng++;
 8001dc4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001dc8:	3301      	adds	r3, #1
 8001dca:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
								i++;
 8001dce:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001dd8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b2c      	cmp	r3, #44	; 0x2c
 8001de4:	d1e2      	bne.n	8001dac <GPS_Parse+0x4b8>
							}
							if(leng == 0){
 8001de6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <GPS_Parse+0x4fe>
								return GPS_NOK;
 8001dee:	2300      	movs	r3, #0
 8001df0:	e133      	b.n	800205a <GPS_Parse+0x766>
							}
							memset(gps_date, '0', 3);
 8001df2:	2203      	movs	r2, #3
 8001df4:	2130      	movs	r1, #48	; 0x30
 8001df6:	4872      	ldr	r0, [pc, #456]	; (8001fc0 <GPS_Parse+0x6cc>)
 8001df8:	f006 fbc0 	bl	800857c <memset>
							memcpy(gps_date + (2-leng), tempData, leng);
 8001dfc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001e00:	f1c3 0302 	rsb	r3, r3, #2
 8001e04:	461a      	mov	r2, r3
 8001e06:	4b6e      	ldr	r3, [pc, #440]	; (8001fc0 <GPS_Parse+0x6cc>)
 8001e08:	4413      	add	r3, r2
 8001e0a:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8001e0e:	f107 0118 	add.w	r1, r7, #24
 8001e12:	4618      	mov	r0, r3
 8001e14:	f006 fba4 	bl	8008560 <memcpy>
 8001e18:	e110      	b.n	800203c <GPS_Parse+0x748>
						}else if(step == 3){
 8001e1a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d13c      	bne.n	8001e9c <GPS_Parse+0x5a8>
							uint8_t tempData[2] = {0};
 8001e22:	2300      	movs	r3, #0
 8001e24:	82bb      	strh	r3, [r7, #20]
							uint8_t leng = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
							while(buf[i] != ','){
 8001e2c:	e015      	b.n	8001e5a <GPS_Parse+0x566>
								tempData[leng] = buf[i];
 8001e2e:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	441a      	add	r2, r3
 8001e36:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001e3a:	7812      	ldrb	r2, [r2, #0]
 8001e3c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001e40:	440b      	add	r3, r1
 8001e42:	f803 2c4c 	strb.w	r2, [r3, #-76]
								leng++;
 8001e46:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
								i++;
 8001e50:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e54:	3301      	adds	r3, #1
 8001e56:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001e5a:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b2c      	cmp	r3, #44	; 0x2c
 8001e66:	d1e2      	bne.n	8001e2e <GPS_Parse+0x53a>
							}
							if(leng == 0){
 8001e68:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <GPS_Parse+0x580>
								return GPS_NOK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	e0f2      	b.n	800205a <GPS_Parse+0x766>
							}
							memset(gps_month, '0', 3);
 8001e74:	2203      	movs	r2, #3
 8001e76:	2130      	movs	r1, #48	; 0x30
 8001e78:	4852      	ldr	r0, [pc, #328]	; (8001fc4 <GPS_Parse+0x6d0>)
 8001e7a:	f006 fb7f 	bl	800857c <memset>
							memcpy(gps_month + (2-leng), tempData, leng);
 8001e7e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001e82:	f1c3 0302 	rsb	r3, r3, #2
 8001e86:	461a      	mov	r2, r3
 8001e88:	4b4e      	ldr	r3, [pc, #312]	; (8001fc4 <GPS_Parse+0x6d0>)
 8001e8a:	4413      	add	r3, r2
 8001e8c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8001e90:	f107 0114 	add.w	r1, r7, #20
 8001e94:	4618      	mov	r0, r3
 8001e96:	f006 fb63 	bl	8008560 <memcpy>
 8001e9a:	e0cf      	b.n	800203c <GPS_Parse+0x748>
						}else if(step == 4){
 8001e9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001ea0:	2b04      	cmp	r3, #4
 8001ea2:	d13c      	bne.n	8001f1e <GPS_Parse+0x62a>
							uint8_t tempData[4] = {0};
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	613b      	str	r3, [r7, #16]
							uint8_t leng = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
							while(buf[i] != ','){
 8001eae:	e015      	b.n	8001edc <GPS_Parse+0x5e8>
								tempData[leng] = buf[i];
 8001eb0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	441a      	add	r2, r3
 8001eb8:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001ebc:	7812      	ldrb	r2, [r2, #0]
 8001ebe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001ec2:	440b      	add	r3, r1
 8001ec4:	f803 2c50 	strb.w	r2, [r3, #-80]
								leng++;
 8001ec8:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001ecc:	3301      	adds	r3, #1
 8001ece:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
								i++;
 8001ed2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001edc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2b2c      	cmp	r3, #44	; 0x2c
 8001ee8:	d1e2      	bne.n	8001eb0 <GPS_Parse+0x5bc>
							}
							if(leng == 0){
 8001eea:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <GPS_Parse+0x602>
								return GPS_NOK;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	e0b1      	b.n	800205a <GPS_Parse+0x766>
							}
							memset(gps_year, '0', 5);
 8001ef6:	2205      	movs	r2, #5
 8001ef8:	2130      	movs	r1, #48	; 0x30
 8001efa:	4833      	ldr	r0, [pc, #204]	; (8001fc8 <GPS_Parse+0x6d4>)
 8001efc:	f006 fb3e 	bl	800857c <memset>
							memcpy(gps_year + (4-leng), tempData, leng);
 8001f00:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001f04:	f1c3 0304 	rsb	r3, r3, #4
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b2f      	ldr	r3, [pc, #188]	; (8001fc8 <GPS_Parse+0x6d4>)
 8001f0c:	4413      	add	r3, r2
 8001f0e:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8001f12:	f107 0110 	add.w	r1, r7, #16
 8001f16:	4618      	mov	r0, r3
 8001f18:	f006 fb22 	bl	8008560 <memcpy>
 8001f1c:	e08e      	b.n	800203c <GPS_Parse+0x748>
						}else if(step == 5){
 8001f1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001f22:	2b05      	cmp	r3, #5
 8001f24:	d13c      	bne.n	8001fa0 <GPS_Parse+0x6ac>
							uint8_t tempData[2] = {0};
 8001f26:	2300      	movs	r3, #0
 8001f28:	81bb      	strh	r3, [r7, #12]
							uint8_t leng = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
							while(buf[i] != ','){
 8001f30:	e015      	b.n	8001f5e <GPS_Parse+0x66a>
								tempData[leng] = buf[i];
 8001f32:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	441a      	add	r2, r3
 8001f3a:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001f3e:	7812      	ldrb	r2, [r2, #0]
 8001f40:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001f44:	440b      	add	r3, r1
 8001f46:	f803 2c54 	strb.w	r2, [r3, #-84]
								leng++;
 8001f4a:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001f4e:	3301      	adds	r3, #1
 8001f50:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
								i++;
 8001f54:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f58:	3301      	adds	r3, #1
 8001f5a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001f5e:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b2c      	cmp	r3, #44	; 0x2c
 8001f6a:	d1e2      	bne.n	8001f32 <GPS_Parse+0x63e>
							}
							if(leng == 0){
 8001f6c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <GPS_Parse+0x684>
								return GPS_NOK;
 8001f74:	2300      	movs	r3, #0
 8001f76:	e070      	b.n	800205a <GPS_Parse+0x766>
							}
							memset(local_zone_desc, '0', 3);
 8001f78:	2203      	movs	r2, #3
 8001f7a:	2130      	movs	r1, #48	; 0x30
 8001f7c:	4813      	ldr	r0, [pc, #76]	; (8001fcc <GPS_Parse+0x6d8>)
 8001f7e:	f006 fafd 	bl	800857c <memset>
							memcpy(local_zone_desc + (2-leng), tempData, leng);
 8001f82:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001f86:	f1c3 0302 	rsb	r3, r3, #2
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	4b0f      	ldr	r3, [pc, #60]	; (8001fcc <GPS_Parse+0x6d8>)
 8001f8e:	4413      	add	r3, r2
 8001f90:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 8001f94:	f107 010c 	add.w	r1, r7, #12
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f006 fae1 	bl	8008560 <memcpy>
 8001f9e:	e04d      	b.n	800203c <GPS_Parse+0x748>
						}
						else if(step == 5){
 8001fa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001fa4:	2b05      	cmp	r3, #5
 8001fa6:	d149      	bne.n	800203c <GPS_Parse+0x748>
							uint8_t tempData[2] = {0};
 8001fa8:	2300      	movs	r3, #0
 8001faa:	813b      	strh	r3, [r7, #8]
							uint8_t leng = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
							while(buf[i] != ','){
 8001fb2:	e023      	b.n	8001ffc <GPS_Parse+0x708>
 8001fb4:	20000240 	.word	0x20000240
 8001fb8:	0800b350 	.word	0x0800b350
 8001fbc:	20000250 	.word	0x20000250
 8001fc0:	2000025c 	.word	0x2000025c
 8001fc4:	20000260 	.word	0x20000260
 8001fc8:	20000264 	.word	0x20000264
 8001fcc:	2000026c 	.word	0x2000026c
								tempData[leng] = buf[i];
 8001fd0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	441a      	add	r2, r3
 8001fd8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001fe2:	440b      	add	r3, r1
 8001fe4:	f803 2c58 	strb.w	r2, [r3, #-88]
								leng++;
 8001fe8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001fec:	3301      	adds	r3, #1
 8001fee:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
								i++;
 8001ff2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001ffc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	4413      	add	r3, r2
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b2c      	cmp	r3, #44	; 0x2c
 8002008:	d1e2      	bne.n	8001fd0 <GPS_Parse+0x6dc>
							}
							if(leng == 0){
 800200a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <GPS_Parse+0x722>
								return GPS_NOK;
 8002012:	2300      	movs	r3, #0
 8002014:	e021      	b.n	800205a <GPS_Parse+0x766>
							}
							memset(local_zone_min_desc, '0', 3);
 8002016:	2203      	movs	r2, #3
 8002018:	2130      	movs	r1, #48	; 0x30
 800201a:	4812      	ldr	r0, [pc, #72]	; (8002064 <GPS_Parse+0x770>)
 800201c:	f006 faae 	bl	800857c <memset>
							memcpy(local_zone_min_desc + (2-leng), tempData, leng);
 8002020:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002024:	f1c3 0302 	rsb	r3, r3, #2
 8002028:	461a      	mov	r2, r3
 800202a:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <GPS_Parse+0x770>)
 800202c:	4413      	add	r3, r2
 800202e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8002032:	f107 0108 	add.w	r1, r7, #8
 8002036:	4618      	mov	r0, r3
 8002038:	f006 fa92 	bl	8008560 <memcpy>
						}
					}
					i++;
 800203c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8002040:	3301      	adds	r3, #1
 8002042:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				while(step < 6){
 8002046:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800204a:	2b05      	cmp	r3, #5
 800204c:	f67f ae54 	bls.w	8001cf8 <GPS_Parse+0x404>
				}
			return GPS_OK;
 8002050:	2301      	movs	r3, #1
 8002052:	e002      	b.n	800205a <GPS_Parse+0x766>
		}else{
			return GPS_NOK;
 8002054:	2300      	movs	r3, #0
 8002056:	e000      	b.n	800205a <GPS_Parse+0x766>
		}
	}else{
		return GPS_NOK;
 8002058:	2300      	movs	r3, #0
	}
	return GPS_NOK;
}
 800205a:	4618      	mov	r0, r3
 800205c:	3760      	adds	r7, #96	; 0x60
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000270 	.word	0x20000270

08002068 <GPS_CheckSum>:

/* checks checksum returns GPS_ok if data is valid*/
uint8_t GPS_CheckSum(uint8_t *buf, uint8_t len){
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	70fb      	strb	r3, [r7, #3]
	uint8_t sum;
	uint8_t check = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	73fb      	strb	r3, [r7, #15]

	if(GPS_HexToByte((buf + len - 2), &sum) != GPS_OK){
 8002078:	78fb      	ldrb	r3, [r7, #3]
 800207a:	3b02      	subs	r3, #2
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	4413      	add	r3, r2
 8002080:	f107 020d 	add.w	r2, r7, #13
 8002084:	4611      	mov	r1, r2
 8002086:	4618      	mov	r0, r3
 8002088:	f000 f822 	bl	80020d0 <GPS_HexToByte>
 800208c:	4603      	mov	r3, r0
 800208e:	2b01      	cmp	r3, #1
 8002090:	d001      	beq.n	8002096 <GPS_CheckSum+0x2e>
		return GPS_NOK;
 8002092:	2300      	movs	r3, #0
 8002094:	e018      	b.n	80020c8 <GPS_CheckSum+0x60>
	}

	for(uint8_t i = 0; i < (len - 3); i++){
 8002096:	2300      	movs	r3, #0
 8002098:	73bb      	strb	r3, [r7, #14]
 800209a:	e009      	b.n	80020b0 <GPS_CheckSum+0x48>
		check ^= buf[i];
 800209c:	7bbb      	ldrb	r3, [r7, #14]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	781a      	ldrb	r2, [r3, #0]
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	4053      	eors	r3, r2
 80020a8:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < (len - 3); i++){
 80020aa:	7bbb      	ldrb	r3, [r7, #14]
 80020ac:	3301      	adds	r3, #1
 80020ae:	73bb      	strb	r3, [r7, #14]
 80020b0:	7bba      	ldrb	r2, [r7, #14]
 80020b2:	78fb      	ldrb	r3, [r7, #3]
 80020b4:	3b03      	subs	r3, #3
 80020b6:	429a      	cmp	r2, r3
 80020b8:	dbf0      	blt.n	800209c <GPS_CheckSum+0x34>
	}

	if(check == sum){
 80020ba:	7b7b      	ldrb	r3, [r7, #13]
 80020bc:	7bfa      	ldrb	r2, [r7, #15]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d101      	bne.n	80020c6 <GPS_CheckSum+0x5e>
		return GPS_OK;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <GPS_CheckSum+0x60>
	}

	return GPS_NOK;
 80020c6:	2300      	movs	r3, #0

}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <GPS_HexToByte>:

/* converts hex string e.g. AB (0xAB) to byte value writes to value, returns GPS_OK if valid hex */
uint8_t GPS_HexToByte(uint8_t *hex, uint8_t *value){
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
	uint8_t temp[2];

	for(uint8_t i = 0; i < 2; i++){
 80020da:	2300      	movs	r3, #0
 80020dc:	73fb      	strb	r3, [r7, #15]
 80020de:	e04c      	b.n	800217a <GPS_HexToByte+0xaa>
		temp[i] = hex[i];
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	441a      	add	r2, r3
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	7812      	ldrb	r2, [r2, #0]
 80020ea:	f107 0110 	add.w	r1, r7, #16
 80020ee:	440b      	add	r3, r1
 80020f0:	f803 2c04 	strb.w	r2, [r3, #-4]
		if(temp[i] > 47 && temp[i] < 58){
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	f107 0210 	add.w	r2, r7, #16
 80020fa:	4413      	add	r3, r2
 80020fc:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8002100:	2b2f      	cmp	r3, #47	; 0x2f
 8002102:	d916      	bls.n	8002132 <GPS_HexToByte+0x62>
 8002104:	7bfb      	ldrb	r3, [r7, #15]
 8002106:	f107 0210 	add.w	r2, r7, #16
 800210a:	4413      	add	r3, r2
 800210c:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8002110:	2b39      	cmp	r3, #57	; 0x39
 8002112:	d80e      	bhi.n	8002132 <GPS_HexToByte+0x62>
			temp[i] -= 48;
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	f107 0210 	add.w	r2, r7, #16
 800211a:	4413      	add	r3, r2
 800211c:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8002120:	7bfb      	ldrb	r3, [r7, #15]
 8002122:	3a30      	subs	r2, #48	; 0x30
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	f107 0110 	add.w	r1, r7, #16
 800212a:	440b      	add	r3, r1
 800212c:	f803 2c04 	strb.w	r2, [r3, #-4]
 8002130:	e020      	b.n	8002174 <GPS_HexToByte+0xa4>
		}else if(temp[i] > 64 && temp[i] < 71){
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	f107 0210 	add.w	r2, r7, #16
 8002138:	4413      	add	r3, r2
 800213a:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 800213e:	2b40      	cmp	r3, #64	; 0x40
 8002140:	d916      	bls.n	8002170 <GPS_HexToByte+0xa0>
 8002142:	7bfb      	ldrb	r3, [r7, #15]
 8002144:	f107 0210 	add.w	r2, r7, #16
 8002148:	4413      	add	r3, r2
 800214a:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 800214e:	2b46      	cmp	r3, #70	; 0x46
 8002150:	d80e      	bhi.n	8002170 <GPS_HexToByte+0xa0>
			temp[i] -= 55;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	f107 0210 	add.w	r2, r7, #16
 8002158:	4413      	add	r3, r2
 800215a:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	3a37      	subs	r2, #55	; 0x37
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	f107 0110 	add.w	r1, r7, #16
 8002168:	440b      	add	r3, r1
 800216a:	f803 2c04 	strb.w	r2, [r3, #-4]
 800216e:	e001      	b.n	8002174 <GPS_HexToByte+0xa4>
		}else{
			return GPS_NOK;
 8002170:	2300      	movs	r3, #0
 8002172:	e00e      	b.n	8002192 <GPS_HexToByte+0xc2>
	for(uint8_t i = 0; i < 2; i++){
 8002174:	7bfb      	ldrb	r3, [r7, #15]
 8002176:	3301      	adds	r3, #1
 8002178:	73fb      	strb	r3, [r7, #15]
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d9af      	bls.n	80020e0 <GPS_HexToByte+0x10>
		}
	}

	*value = (temp[0] << 4) + temp[1];
 8002180:	7b3b      	ldrb	r3, [r7, #12]
 8002182:	011b      	lsls	r3, r3, #4
 8002184:	b2da      	uxtb	r2, r3
 8002186:	7b7b      	ldrb	r3, [r7, #13]
 8002188:	4413      	add	r3, r2
 800218a:	b2da      	uxtb	r2, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	701a      	strb	r2, [r3, #0]

	return GPS_OK;
 8002190:	2301      	movs	r3, #1
}
 8002192:	4618      	mov	r0, r3
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
	...

080021a0 <GPS_GetLat>:

/* Returns latitude of length 12...9*/
void GPS_GetLat(uint8_t *buf){
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 80021a8:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <GPS_GetLat+0x40>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 80021ae:	2301      	movs	r3, #1
 80021b0:	73fb      	strb	r3, [r7, #15]
 80021b2:	e00a      	b.n	80021ca <GPS_GetLat+0x2a>
		buf[i - 1] = gpsData[i];
 80021b4:	7bfa      	ldrb	r2, [r7, #15]
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	440b      	add	r3, r1
 80021be:	4909      	ldr	r1, [pc, #36]	; (80021e4 <GPS_GetLat+0x44>)
 80021c0:	5c8a      	ldrb	r2, [r1, r2]
 80021c2:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	3301      	adds	r3, #1
 80021c8:	73fb      	strb	r3, [r7, #15]
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	d9f1      	bls.n	80021b4 <GPS_GetLat+0x14>
	}
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000274 	.word	0x20000274
 80021e4:	20000220 	.word	0x20000220

080021e8 <GPS_GetLon>:

/* Returns longitude of length 12...9*/
void GPS_GetLon(uint8_t *buf){
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 80021f0:	4b0e      	ldr	r3, [pc, #56]	; (800222c <GPS_GetLon+0x44>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 80021f6:	2301      	movs	r3, #1
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	e00c      	b.n	8002216 <GPS_GetLon+0x2e>
		buf[i - 1] = gpsData[i + 12];
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	f103 020c 	add.w	r2, r3, #12
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	3b01      	subs	r3, #1
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	440b      	add	r3, r1
 800220a:	4909      	ldr	r1, [pc, #36]	; (8002230 <GPS_GetLon+0x48>)
 800220c:	5c8a      	ldrb	r2, [r1, r2]
 800220e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	3301      	adds	r3, #1
 8002214:	73fb      	strb	r3, [r7, #15]
 8002216:	7bfb      	ldrb	r3, [r7, #15]
 8002218:	2b09      	cmp	r3, #9
 800221a:	d9ef      	bls.n	80021fc <GPS_GetLon+0x14>
	}
}
 800221c:	bf00      	nop
 800221e:	bf00      	nop
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	20000274 	.word	0x20000274
 8002230:	20000220 	.word	0x20000220

08002234 <GPS_GetSpe>:

/* Returns speed of length 6*/
void GPS_GetSpe(uint8_t *buf){
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <GPS_GetSpe+0x3c>)
 800223e:	2200      	movs	r2, #0
 8002240:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 6; i++){
 8002242:	2300      	movs	r3, #0
 8002244:	73fb      	strb	r3, [r7, #15]
 8002246:	e009      	b.n	800225c <GPS_GetSpe+0x28>
		buf[i] = gpsSpeed[i];
 8002248:	7bfa      	ldrb	r2, [r7, #15]
 800224a:	7bfb      	ldrb	r3, [r7, #15]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	440b      	add	r3, r1
 8002250:	4908      	ldr	r1, [pc, #32]	; (8002274 <GPS_GetSpe+0x40>)
 8002252:	5c8a      	ldrb	r2, [r1, r2]
 8002254:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 6; i++){
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	3301      	adds	r3, #1
 800225a:	73fb      	strb	r3, [r7, #15]
 800225c:	7bfb      	ldrb	r3, [r7, #15]
 800225e:	2b05      	cmp	r3, #5
 8002260:	d9f2      	bls.n	8002248 <GPS_GetSpe+0x14>
	}
}
 8002262:	bf00      	nop
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	20000274 	.word	0x20000274
 8002274:	20000240 	.word	0x20000240

08002278 <GPS_GetHei>:

/* Returns height of length 8*/
void GPS_GetHei(uint8_t *buf){
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <GPS_GetHei+0x3c>)
 8002282:	2200      	movs	r2, #0
 8002284:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	73fb      	strb	r3, [r7, #15]
	for(; i < 8; i++){
 800228a:	e009      	b.n	80022a0 <GPS_GetHei+0x28>
		buf[i] = gpsHeight[i];
 800228c:	7bfa      	ldrb	r2, [r7, #15]
 800228e:	7bfb      	ldrb	r3, [r7, #15]
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	440b      	add	r3, r1
 8002294:	4908      	ldr	r1, [pc, #32]	; (80022b8 <GPS_GetHei+0x40>)
 8002296:	5c8a      	ldrb	r2, [r1, r2]
 8002298:	701a      	strb	r2, [r3, #0]
	for(; i < 8; i++){
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	3301      	adds	r3, #1
 800229e:	73fb      	strb	r3, [r7, #15]
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b07      	cmp	r3, #7
 80022a4:	d9f2      	bls.n	800228c <GPS_GetHei+0x14>
	}
}
 80022a6:	bf00      	nop
 80022a8:	bf00      	nop
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	20000274 	.word	0x20000274
 80022b8:	20000238 	.word	0x20000238

080022bc <GPS_GetTime>:

/* Returns time of length 9 in format "hh:mm:ss.msms" */
void GPS_GetTime(uint8_t *buf){
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 80022c4:	4b19      	ldr	r3, [pc, #100]	; (800232c <GPS_GetTime+0x70>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	701a      	strb	r2, [r3, #0]
	buf[2] = ':';
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3302      	adds	r3, #2
 80022ce:	223a      	movs	r2, #58	; 0x3a
 80022d0:	701a      	strb	r2, [r3, #0]
	buf[5] = ':';
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3305      	adds	r3, #5
 80022d6:	223a      	movs	r2, #58	; 0x3a
 80022d8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++){
 80022da:	2300      	movs	r3, #0
 80022dc:	73fb      	strb	r3, [r7, #15]
 80022de:	e01b      	b.n	8002318 <GPS_GetTime+0x5c>
		buf[i] = gpsTime[i];
 80022e0:	7bfa      	ldrb	r2, [r7, #15]
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	440b      	add	r3, r1
 80022e8:	4911      	ldr	r1, [pc, #68]	; (8002330 <GPS_GetTime+0x74>)
 80022ea:	5c8a      	ldrb	r2, [r1, r2]
 80022ec:	701a      	strb	r2, [r3, #0]
		buf[i + 3] = gpsTime[i + 2];
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	1c9a      	adds	r2, r3, #2
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	3303      	adds	r3, #3
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	440b      	add	r3, r1
 80022fa:	490d      	ldr	r1, [pc, #52]	; (8002330 <GPS_GetTime+0x74>)
 80022fc:	5c8a      	ldrb	r2, [r1, r2]
 80022fe:	701a      	strb	r2, [r3, #0]
		buf[i + 6] = gpsTime[i + 4];
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	1d1a      	adds	r2, r3, #4
 8002304:	7bfb      	ldrb	r3, [r7, #15]
 8002306:	3306      	adds	r3, #6
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	440b      	add	r3, r1
 800230c:	4908      	ldr	r1, [pc, #32]	; (8002330 <GPS_GetTime+0x74>)
 800230e:	5c8a      	ldrb	r2, [r1, r2]
 8002310:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++){
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	3301      	adds	r3, #1
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d9e0      	bls.n	80022e0 <GPS_GetTime+0x24>
	}
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	20000274 	.word	0x20000274
 8002330:	20000248 	.word	0x20000248

08002334 <GPS_IsData>:
		buf[i] = gps_date[i];
	}
}

/* Returns GPS_OK if got any data */
uint8_t GPS_IsData(){
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
	if(isData){
 8002338:	4b07      	ldr	r3, [pc, #28]	; (8002358 <GPS_IsData+0x24>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d004      	beq.n	800234a <GPS_IsData+0x16>
		isData = 0;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <GPS_IsData+0x24>)
 8002342:	2200      	movs	r2, #0
 8002344:	701a      	strb	r2, [r3, #0]
		return GPS_OK;
 8002346:	2301      	movs	r3, #1
 8002348:	e000      	b.n	800234c <GPS_IsData+0x18>
	}else{
		return GPS_NOK;
 800234a:	2300      	movs	r3, #0
	}
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000273 	.word	0x20000273

0800235c <GSM_InitUart>:
#define GSM_MSG_SEND										26				//CTRL + Z
//#define GSM_MSG_SPACE										32				//SPACE


/* pass UART handle that will communicate with GSM module*/
uint8_t GSM_InitUart(UART_HandleTypeDef *huart){
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	uart = huart;
 8002364:	4a08      	ldr	r2, [pc, #32]	; (8002388 <GSM_InitUart+0x2c>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6013      	str	r3, [r2, #0]
	if(huart != uart){
 800236a:	4b07      	ldr	r3, [pc, #28]	; (8002388 <GSM_InitUart+0x2c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	429a      	cmp	r2, r3
 8002372:	d001      	beq.n	8002378 <GSM_InitUart+0x1c>
		return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <GSM_InitUart+0x1e>
	}else{
		return HAL_OK;
 8002378:	2300      	movs	r3, #0
	}
}
 800237a:	4618      	mov	r0, r3
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	2000035c 	.word	0x2000035c

0800238c <GSM_Check_Signal>:

uint8_t GSM_Check_Signal(){
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af00      	add	r7, sp, #0
	uint8_t buf[32] = {0};
 8002392:	2300      	movs	r3, #0
 8002394:	603b      	str	r3, [r7, #0]
 8002396:	1d3b      	adds	r3, r7, #4
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
 80023a4:	615a      	str	r2, [r3, #20]
 80023a6:	619a      	str	r2, [r3, #24]
	buf[0] = 'A';
 80023a8:	2341      	movs	r3, #65	; 0x41
 80023aa:	703b      	strb	r3, [r7, #0]
	buf[1] = 'T';
 80023ac:	2354      	movs	r3, #84	; 0x54
 80023ae:	707b      	strb	r3, [r7, #1]

	GSM_Send(buf, 2);
 80023b0:	463b      	mov	r3, r7
 80023b2:	2102      	movs	r1, #2
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 f969 	bl	800268c <GSM_Send>
	GSM_Receive(buf, 9);
 80023ba:	463b      	mov	r3, r7
 80023bc:	2109      	movs	r1, #9
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f982 	bl	80026c8 <GSM_Receive>

	if(GSM_IsOk(buf, 9)){
 80023c4:	463b      	mov	r3, r7
 80023c6:	2109      	movs	r1, #9
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 f80a 	bl	80023e2 <GSM_IsOk>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <GSM_Check_Signal+0x4c>
		return 1;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <GSM_Check_Signal+0x4e>
	}

	return 0;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3720      	adds	r7, #32
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <GSM_IsOk>:

uint8_t GSM_IsOk(uint8_t *dataBuf, uint8_t size){
 80023e2:	b480      	push	{r7}
 80023e4:	b085      	sub	sp, #20
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	70fb      	strb	r3, [r7, #3]

	uint8_t i = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	73fb      	strb	r3, [r7, #15]

	for(; i < size; i++){
 80023f2:	e012      	b.n	800241a <GSM_IsOk+0x38>
		if(*dataBuf == 'O'){
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b4f      	cmp	r3, #79	; 0x4f
 80023fa:	d108      	bne.n	800240e <GSM_IsOk+0x2c>
			dataBuf++;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3301      	adds	r3, #1
 8002400:	607b      	str	r3, [r7, #4]
			if(*dataBuf == 'K'){
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b4b      	cmp	r3, #75	; 0x4b
 8002408:	d101      	bne.n	800240e <GSM_IsOk+0x2c>
				return 1;
 800240a:	2301      	movs	r3, #1
 800240c:	e00a      	b.n	8002424 <GSM_IsOk+0x42>
			}
		}
		dataBuf++;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3301      	adds	r3, #1
 8002412:	607b      	str	r3, [r7, #4]
	for(; i < size; i++){
 8002414:	7bfb      	ldrb	r3, [r7, #15]
 8002416:	3301      	adds	r3, #1
 8002418:	73fb      	strb	r3, [r7, #15]
 800241a:	7bfa      	ldrb	r2, [r7, #15]
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	429a      	cmp	r2, r3
 8002420:	d3e8      	bcc.n	80023f4 <GSM_IsOk+0x12>
	}
	return 0;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <GSM_Find>:

uint8_t GSM_Find(uint8_t *dataBuf, uint8_t size, uint8_t *toFind, uint8_t tSize){
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	461a      	mov	r2, r3
 800243c:	460b      	mov	r3, r1
 800243e:	72fb      	strb	r3, [r7, #11]
 8002440:	4613      	mov	r3, r2
 8002442:	72bb      	strb	r3, [r7, #10]
	uint8_t i = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t f = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t temp[16];

	memcpy(temp, toFind, tSize);
 8002450:	7aba      	ldrb	r2, [r7, #10]
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4618      	mov	r0, r3
 800245a:	f006 f881 	bl	8008560 <memcpy>

	for(; i < size; i++){
 800245e:	e022      	b.n	80024a6 <GSM_Find+0x76>

		if(*dataBuf == temp[f]){
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	781a      	ldrb	r2, [r3, #0]
 8002464:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002468:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800246c:	440b      	add	r3, r1
 800246e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002472:	429a      	cmp	r2, r3
 8002474:	d105      	bne.n	8002482 <GSM_Find+0x52>
			f++;
 8002476:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800247a:	3301      	adds	r3, #1
 800247c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002480:	e002      	b.n	8002488 <GSM_Find+0x58>
		}else{
			f = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		if(f == tSize){
 8002488:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800248c:	7abb      	ldrb	r3, [r7, #10]
 800248e:	429a      	cmp	r2, r3
 8002490:	d101      	bne.n	8002496 <GSM_Find+0x66>
			return 1;
 8002492:	2301      	movs	r3, #1
 8002494:	e00d      	b.n	80024b2 <GSM_Find+0x82>
		}
		dataBuf++;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	3301      	adds	r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
	for(; i < size; i++){
 800249c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024a0:	3301      	adds	r3, #1
 80024a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80024a6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80024aa:	7afb      	ldrb	r3, [r7, #11]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d3d7      	bcc.n	8002460 <GSM_Find+0x30>
	}

	return 0;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3728      	adds	r7, #40	; 0x28
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <GSM_On>:

void GSM_On(){
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_SET);
 80024c0:	2201      	movs	r2, #1
 80024c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024c6:	480b      	ldr	r0, [pc, #44]	; (80024f4 <GSM_On+0x38>)
 80024c8:	f003 fa22 	bl	8005910 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RST_GPIO_Port, GSM_RST_Pin ,GPIO_PIN_SET);
 80024cc:	2201      	movs	r2, #1
 80024ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024d2:	4809      	ldr	r0, [pc, #36]	; (80024f8 <GSM_On+0x3c>)
 80024d4:	f003 fa1c 	bl	8005910 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RTS_GPIO_Port, GSM_RTS_Pin, GPIO_PIN_RESET);
 80024d8:	2200      	movs	r2, #0
 80024da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024de:	4806      	ldr	r0, [pc, #24]	; (80024f8 <GSM_On+0x3c>)
 80024e0:	f003 fa16 	bl	8005910 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_RESET);
 80024e4:	2200      	movs	r2, #0
 80024e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024ea:	4802      	ldr	r0, [pc, #8]	; (80024f4 <GSM_On+0x38>)
 80024ec:	f003 fa10 	bl	8005910 <HAL_GPIO_WritePin>
}
 80024f0:	bf00      	nop
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40020400 	.word	0x40020400

080024fc <GSM_Off>:

void GSM_Off(){
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_RESET);
 8002500:	2200      	movs	r2, #0
 8002502:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002506:	480b      	ldr	r0, [pc, #44]	; (8002534 <GSM_Off+0x38>)
 8002508:	f003 fa02 	bl	8005910 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RST_GPIO_Port, GSM_RST_Pin ,GPIO_PIN_RESET);
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002512:	4809      	ldr	r0, [pc, #36]	; (8002538 <GSM_Off+0x3c>)
 8002514:	f003 f9fc 	bl	8005910 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RTS_GPIO_Port, GSM_RTS_Pin, GPIO_PIN_SET);
 8002518:	2201      	movs	r2, #1
 800251a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800251e:	4806      	ldr	r0, [pc, #24]	; (8002538 <GSM_Off+0x3c>)
 8002520:	f003 f9f6 	bl	8005910 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_SET);
 8002524:	2201      	movs	r2, #1
 8002526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800252a:	4802      	ldr	r0, [pc, #8]	; (8002534 <GSM_Off+0x38>)
 800252c:	f003 f9f0 	bl	8005910 <HAL_GPIO_WritePin>
}
 8002530:	bf00      	nop
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40020800 	.word	0x40020800
 8002538:	40020400 	.word	0x40020400

0800253c <GSM_Message_Send>:

uint8_t GSM_Message_Send(uint8_t *dataBuf, uint8_t size, uint32_t number){
 800253c:	b580      	push	{r7, lr}
 800253e:	b0c4      	sub	sp, #272	; 0x110
 8002540:	af00      	add	r7, sp, #0
 8002542:	f107 030c 	add.w	r3, r7, #12
 8002546:	6018      	str	r0, [r3, #0]
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	f107 030b 	add.w	r3, r7, #11
 8002550:	460a      	mov	r2, r1
 8002552:	701a      	strb	r2, [r3, #0]
	uint8_t temp[256];

	if(GSM_Check_Signal() == 0){
 8002554:	f7ff ff1a 	bl	800238c <GSM_Check_Signal>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <GSM_Message_Send+0x26>
		return 0;
 800255e:	2300      	movs	r3, #0
 8002560:	e082      	b.n	8002668 <GSM_Message_Send+0x12c>
	}

	memcpy(temp, GSM_MODE_TEXT, 9);
 8002562:	f107 0310 	add.w	r3, r7, #16
 8002566:	2209      	movs	r2, #9
 8002568:	4942      	ldr	r1, [pc, #264]	; (8002674 <GSM_Message_Send+0x138>)
 800256a:	4618      	mov	r0, r3
 800256c:	f005 fff8 	bl	8008560 <memcpy>
	GSM_Send(temp, 9);
 8002570:	f107 0310 	add.w	r3, r7, #16
 8002574:	2109      	movs	r1, #9
 8002576:	4618      	mov	r0, r3
 8002578:	f000 f888 	bl	800268c <GSM_Send>
	GSM_Receive(temp, 20);
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	2114      	movs	r1, #20
 8002582:	4618      	mov	r0, r3
 8002584:	f000 f8a0 	bl	80026c8 <GSM_Receive>
	if(GSM_IsOk(temp, 20) == 0){
 8002588:	f107 0310 	add.w	r3, r7, #16
 800258c:	2114      	movs	r1, #20
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ff27 	bl	80023e2 <GSM_IsOk>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <GSM_Message_Send+0x62>
		return 0;
 800259a:	2300      	movs	r3, #0
 800259c:	e064      	b.n	8002668 <GSM_Message_Send+0x12c>
	}

	memcpy(temp, GSM_SET_NUMBER, 9);
 800259e:	f107 0310 	add.w	r3, r7, #16
 80025a2:	2209      	movs	r2, #9
 80025a4:	4934      	ldr	r1, [pc, #208]	; (8002678 <GSM_Message_Send+0x13c>)
 80025a6:	4618      	mov	r0, r3
 80025a8:	f005 ffda 	bl	8008560 <memcpy>
	sprintf((char *)(temp + 9), "%lu", number);
 80025ac:	f107 0310 	add.w	r3, r7, #16
 80025b0:	3309      	adds	r3, #9
 80025b2:	1d3a      	adds	r2, r7, #4
 80025b4:	6812      	ldr	r2, [r2, #0]
 80025b6:	4931      	ldr	r1, [pc, #196]	; (800267c <GSM_Message_Send+0x140>)
 80025b8:	4618      	mov	r0, r3
 80025ba:	f006 fc85 	bl	8008ec8 <siprintf>
	memcpy(temp + 17, "\"", 1);
 80025be:	f107 0310 	add.w	r3, r7, #16
 80025c2:	3311      	adds	r3, #17
 80025c4:	2201      	movs	r2, #1
 80025c6:	492e      	ldr	r1, [pc, #184]	; (8002680 <GSM_Message_Send+0x144>)
 80025c8:	4618      	mov	r0, r3
 80025ca:	f005 ffc9 	bl	8008560 <memcpy>
	GSM_Send(temp, 17);
 80025ce:	f107 0310 	add.w	r3, r7, #16
 80025d2:	2111      	movs	r1, #17
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 f859 	bl	800268c <GSM_Send>
	GSM_Receive(temp, 40);
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	2128      	movs	r1, #40	; 0x28
 80025e0:	4618      	mov	r0, r3
 80025e2:	f000 f871 	bl	80026c8 <GSM_Receive>
	if(GSM_Find(temp, 40, (uint8_t *)">", 1) == 0){
 80025e6:	f107 0010 	add.w	r0, r7, #16
 80025ea:	2301      	movs	r3, #1
 80025ec:	4a25      	ldr	r2, [pc, #148]	; (8002684 <GSM_Message_Send+0x148>)
 80025ee:	2128      	movs	r1, #40	; 0x28
 80025f0:	f7ff ff1e 	bl	8002430 <GSM_Find>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <GSM_Message_Send+0xc2>
		return 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e034      	b.n	8002668 <GSM_Message_Send+0x12c>
	}

	temp[0] = GSM_MSG_SEND;
 80025fe:	f107 0310 	add.w	r3, r7, #16
 8002602:	221a      	movs	r2, #26
 8002604:	701a      	strb	r2, [r3, #0]
	GSM_Send(dataBuf, size);
 8002606:	f107 030b 	add.w	r3, r7, #11
 800260a:	781a      	ldrb	r2, [r3, #0]
 800260c:	f107 030c 	add.w	r3, r7, #12
 8002610:	4611      	mov	r1, r2
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	f000 f83a 	bl	800268c <GSM_Send>
	GSM_Send(temp, 1);
 8002618:	f107 0310 	add.w	r3, r7, #16
 800261c:	2101      	movs	r1, #1
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f834 	bl	800268c <GSM_Send>


	HAL_UART_Receive(uart, temp, 255, 100);
 8002624:	4b18      	ldr	r3, [pc, #96]	; (8002688 <GSM_Message_Send+0x14c>)
 8002626:	6818      	ldr	r0, [r3, #0]
 8002628:	f107 0110 	add.w	r1, r7, #16
 800262c:	2364      	movs	r3, #100	; 0x64
 800262e:	22ff      	movs	r2, #255	; 0xff
 8002630:	f004 ffa7 	bl	8007582 <HAL_UART_Receive>
	HAL_UART_Receive(uart, temp, 17, 5000);
 8002634:	4b14      	ldr	r3, [pc, #80]	; (8002688 <GSM_Message_Send+0x14c>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	f107 0110 	add.w	r1, r7, #16
 800263c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002640:	2211      	movs	r2, #17
 8002642:	f004 ff9e 	bl	8007582 <HAL_UART_Receive>
	if(GSM_IsOk(temp, size + 40) == 0){
 8002646:	f107 030b 	add.w	r3, r7, #11
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	3328      	adds	r3, #40	; 0x28
 800264e:	b2da      	uxtb	r2, r3
 8002650:	f107 0310 	add.w	r3, r7, #16
 8002654:	4611      	mov	r1, r2
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff fec3 	bl	80023e2 <GSM_IsOk>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <GSM_Message_Send+0x12a>
		return 0;
 8002662:	2300      	movs	r3, #0
 8002664:	e000      	b.n	8002668 <GSM_Message_Send+0x12c>
	}

	return 1;
 8002666:	2301      	movs	r3, #1
}
 8002668:	4618      	mov	r0, r3
 800266a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	0800b358 	.word	0x0800b358
 8002678:	0800b364 	.word	0x0800b364
 800267c:	0800b370 	.word	0x0800b370
 8002680:	0800b374 	.word	0x0800b374
 8002684:	0800b378 	.word	0x0800b378
 8002688:	2000035c 	.word	0x2000035c

0800268c <GSM_Send>:

void GSM_Send(uint8_t *dataBuf, uint8_t size){
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	460b      	mov	r3, r1
 8002696:	70fb      	strb	r3, [r7, #3]
	uint8_t temp = GSM_MSG_END;
 8002698:	230d      	movs	r3, #13
 800269a:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(uart, dataBuf, size, 50);
 800269c:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <GSM_Send+0x38>)
 800269e:	6818      	ldr	r0, [r3, #0]
 80026a0:	78fb      	ldrb	r3, [r7, #3]
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	2332      	movs	r3, #50	; 0x32
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	f004 fed9 	bl	800745e <HAL_UART_Transmit>
	HAL_UART_Transmit(uart, &temp, 1, 50);
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <GSM_Send+0x38>)
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	f107 010f 	add.w	r1, r7, #15
 80026b4:	2332      	movs	r3, #50	; 0x32
 80026b6:	2201      	movs	r2, #1
 80026b8:	f004 fed1 	bl	800745e <HAL_UART_Transmit>
}
 80026bc:	bf00      	nop
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	2000035c 	.word	0x2000035c

080026c8 <GSM_Receive>:

void GSM_Receive(uint8_t *dataBuf, uint8_t size){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Receive(uart, dataBuf, size, 100);
 80026d4:	4b05      	ldr	r3, [pc, #20]	; (80026ec <GSM_Receive+0x24>)
 80026d6:	6818      	ldr	r0, [r3, #0]
 80026d8:	78fb      	ldrb	r3, [r7, #3]
 80026da:	b29a      	uxth	r2, r3
 80026dc:	2364      	movs	r3, #100	; 0x64
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	f004 ff4f 	bl	8007582 <HAL_UART_Receive>
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	2000035c 	.word	0x2000035c

080026f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026f0:	b5b0      	push	{r4, r5, r7, lr}
 80026f2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80026f6:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026f8:	f001 fd0a 	bl	8004110 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026fc:	f000 fa2e 	bl	8002b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002700:	f000 fd08 	bl	8003114 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002704:	f000 fc68 	bl	8002fd8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002708:	f000 fc90 	bl	800302c <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800270c:	f000 fcb8 	bl	8003080 <MX_USART6_UART_Init>
  MX_DMA_Init();
 8002710:	f000 fce0 	bl	80030d4 <MX_DMA_Init>
  MX_SPI1_Init();
 8002714:	f000 faf2 	bl	8002cfc <MX_SPI1_Init>
  MX_TIM2_Init();
 8002718:	f000 fb26 	bl	8002d68 <MX_TIM2_Init>
  MX_TIM3_Init();
 800271c:	f000 fb72 	bl	8002e04 <MX_TIM3_Init>
  MX_CRC_Init();
 8002720:	f000 fad8 	bl	8002cd4 <MX_CRC_Init>
  MX_TIM4_Init();
 8002724:	f000 fbba 	bl	8002e9c <MX_TIM4_Init>
  MX_TIM5_Init();
 8002728:	f000 fc06 	bl	8002f38 <MX_TIM5_Init>
  MX_ADC1_Init();
 800272c:	f000 fa80 	bl	8002c30 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  //HAL_TIM_Base_Start_IT(&htim2);
  //HAL_TIM_Base_Start_IT(&htim3);
  HAL_TIM_Base_Start_IT(&htim5);
 8002730:	48b8      	ldr	r0, [pc, #736]	; (8002a14 <main+0x324>)
 8002732:	f004 fa23 	bl	8006b7c <HAL_TIM_Base_Start_IT>

  SX1278_hw_t SX1278_hw;
  SX1278_t SX1278;

 //initialize LoRa module
 SX1278_hw.dio0.port = RF_DIO0_GPIO_Port;
 8002736:	4bb8      	ldr	r3, [pc, #736]	; (8002a18 <main+0x328>)
 8002738:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 SX1278_hw.dio0.pin = RF_DIO0_Pin;
 800273c:	2320      	movs	r3, #32
 800273e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 SX1278_hw.nss.port = RF_NSS_GPIO_Port;
 8002742:	4bb6      	ldr	r3, [pc, #728]	; (8002a1c <main+0x32c>)
 8002744:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 SX1278_hw.nss.pin = RF_NSS_Pin;
 8002748:	2310      	movs	r3, #16
 800274a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 SX1278_hw.reset.port = RF_RST_GPIO_Port;
 800274e:	4bb2      	ldr	r3, [pc, #712]	; (8002a18 <main+0x328>)
 8002750:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 SX1278_hw.reset.pin = RF_RST_Pin;
 8002754:	2340      	movs	r3, #64	; 0x40
 8002756:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 SX1278_hw.spi = &hspi1;
 800275a:	4bb1      	ldr	r3, [pc, #708]	; (8002a20 <main+0x330>)
 800275c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 SX1278.hw = &SX1278_hw;
 8002760:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002764:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 8002768:	601a      	str	r2, [r3, #0]

 //HAL_UART_Receive_DMA(&huart1, &rxBuf, 1); DOESN"T work for some reason
 HAL_UART_Receive_IT(&huart1, &rxBuf, 1); // Works like a charm, but not as good as DMA
 800276a:	2201      	movs	r2, #1
 800276c:	49ad      	ldr	r1, [pc, #692]	; (8002a24 <main+0x334>)
 800276e:	48ae      	ldr	r0, [pc, #696]	; (8002a28 <main+0x338>)
 8002770:	f004 ffee 	bl	8007750 <HAL_UART_Receive_IT>
 while(HAL_GPIO_ReadPin(RX_GPIO_Port, RX_Pin) == 0);
 8002774:	bf00      	nop
 8002776:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800277a:	48a8      	ldr	r0, [pc, #672]	; (8002a1c <main+0x32c>)
 800277c:	f003 f8b0 	bl	80058e0 <HAL_GPIO_ReadPin>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f7      	beq.n	8002776 <main+0x86>
 HAL_UART_Receive_IT(&huart6, UART6_RxBuf, 2);
 8002786:	2202      	movs	r2, #2
 8002788:	49a8      	ldr	r1, [pc, #672]	; (8002a2c <main+0x33c>)
 800278a:	48a9      	ldr	r0, [pc, #676]	; (8002a30 <main+0x340>)
 800278c:	f004 ffe0 	bl	8007750 <HAL_UART_Receive_IT>

 //HAL_UART_Receive_IT(&huart2, UART6_RxBuf, 2);

 HAL_GPIO_WritePin(RF_RST_GPIO_Port, RF_RST_Pin, GPIO_PIN_SET); // very important.
 8002790:	2201      	movs	r2, #1
 8002792:	2140      	movs	r1, #64	; 0x40
 8002794:	48a0      	ldr	r0, [pc, #640]	; (8002a18 <main+0x328>)
 8002796:	f003 f8bb 	bl	8005910 <HAL_GPIO_WritePin>

 SX1278_hw_Reset(&SX1278_hw);
 800279a:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fe fc12 	bl	8000fc8 <SX1278_hw_Reset>
//      SX1278_begin(&SX1278, SX1278_433MHZ, MIN_POWER, SX1278_LORA_SF_8, // air time ~ 495ms
//      SX1278_LORA_BW_20_8KHZ, 10);

  	//uint8_t GSM_STATE = 0;

  	GSM_Off();
 80027a4:	f7ff feaa 	bl	80024fc <GSM_Off>

  	if(GSM_InitUart(&huart2)){ // if failed, then gg
 80027a8:	48a2      	ldr	r0, [pc, #648]	; (8002a34 <main+0x344>)
 80027aa:	f7ff fdd7 	bl	800235c <GSM_InitUart>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <main+0xc8>
  		return 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	e1b1      	b.n	8002b1c <main+0x42c>
  	}

	MODE_Set(&SX1278, mode);
 80027b8:	4b9f      	ldr	r3, [pc, #636]	; (8002a38 <main+0x348>)
 80027ba:	781a      	ldrb	r2, [r3, #0]
 80027bc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027c0:	4611      	mov	r1, r2
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 fe3e 	bl	8003444 <MODE_Set>
	if(mode == 0){
 80027c8:	4b9b      	ldr	r3, [pc, #620]	; (8002a38 <main+0x348>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10c      	bne.n	80027ea <main+0xfa>
		ret = SX1278_LoRaEntryRx(&SX1278, MIN_PACKETLENGTH, 2000);
 80027d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80027d8:	2108      	movs	r1, #8
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fe ff16 	bl	800160c <SX1278_LoRaEntryRx>
 80027e0:	4603      	mov	r3, r0
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	4b95      	ldr	r3, [pc, #596]	; (8002a3c <main+0x34c>)
 80027e6:	701a      	strb	r2, [r3, #0]
 80027e8:	e009      	b.n	80027fe <main+0x10e>
	}else{
		ret = SX1278_FSK_EntryRx(&SX1278, 8);
 80027ea:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027ee:	2108      	movs	r1, #8
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fe fea7 	bl	8001544 <SX1278_FSK_EntryRx>
 80027f6:	4603      	mov	r3, r0
 80027f8:	b2da      	uxtb	r2, r3
 80027fa:	4b90      	ldr	r3, [pc, #576]	; (8002a3c <main+0x34c>)
 80027fc:	701a      	strb	r2, [r3, #0]
	//	uint8_t check_sum;
	//	uint8_t check_sum_arr[4] = {0, 0, 0, 0};

	uint8_t tel_dataBuf[110];
	uint8_t gsm_dataBuf[80];
	memset(tel_dataBuf, 0, sizeof(tel_dataBuf));
 80027fe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002802:	226e      	movs	r2, #110	; 0x6e
 8002804:	2100      	movs	r1, #0
 8002806:	4618      	mov	r0, r3
 8002808:	f005 feb8 	bl	800857c <memset>

	//HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);
	while(GPS_IsData() == GPS_NOK);
 800280c:	bf00      	nop
 800280e:	f7ff fd91 	bl	8002334 <GPS_IsData>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0fa      	beq.n	800280e <main+0x11e>
//	uint8_t date[2];
	uint8_t time[9];
//	GPS_GetYear(year);
//	GPS_GetMonth(month);
//	GPS_GetDate(date);
	GPS_GetTime(time);
 8002818:	463b      	mov	r3, r7
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff fd4e 	bl	80022bc <GPS_GetTime>
	UART6_TxBuf[0] = 0x02;
 8002820:	4b87      	ldr	r3, [pc, #540]	; (8002a40 <main+0x350>)
 8002822:	2202      	movs	r2, #2
 8002824:	701a      	strb	r2, [r3, #0]
	UART6_TxBuf[1] = 5;
 8002826:	4b86      	ldr	r3, [pc, #536]	; (8002a40 <main+0x350>)
 8002828:	2205      	movs	r2, #5
 800282a:	705a      	strb	r2, [r3, #1]
	HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);
 800282c:	2202      	movs	r2, #2
 800282e:	4984      	ldr	r1, [pc, #528]	; (8002a40 <main+0x350>)
 8002830:	487f      	ldr	r0, [pc, #508]	; (8002a30 <main+0x340>)
 8002832:	f004 ff48 	bl	80076c6 <HAL_UART_Transmit_IT>
	snprintf(UART6_TxBuf, sizeof(UART6_TxBuf), "*%d%d%d", charToInt(&(time[6])), charToInt(&(time[3])), charToInt(&(time[0]))/*, charToInt(date), charToInt(month), charToInt(year)*/);
 8002836:	463b      	mov	r3, r7
 8002838:	3306      	adds	r3, #6
 800283a:	4618      	mov	r0, r3
 800283c:	f001 f880 	bl	8003940 <charToInt>
 8002840:	4603      	mov	r3, r0
 8002842:	461d      	mov	r5, r3
 8002844:	463b      	mov	r3, r7
 8002846:	3303      	adds	r3, #3
 8002848:	4618      	mov	r0, r3
 800284a:	f001 f879 	bl	8003940 <charToInt>
 800284e:	4603      	mov	r3, r0
 8002850:	461c      	mov	r4, r3
 8002852:	463b      	mov	r3, r7
 8002854:	4618      	mov	r0, r3
 8002856:	f001 f873 	bl	8003940 <charToInt>
 800285a:	4603      	mov	r3, r0
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	9400      	str	r4, [sp, #0]
 8002860:	462b      	mov	r3, r5
 8002862:	4a78      	ldr	r2, [pc, #480]	; (8002a44 <main+0x354>)
 8002864:	2102      	movs	r1, #2
 8002866:	4876      	ldr	r0, [pc, #472]	; (8002a40 <main+0x350>)
 8002868:	f006 fafa 	bl	8008e60 <sniprintf>
	snprintf(UART6_TxBuf + strlen((char *) UART6_TxBuf), sizeof(UART6_TxBuf) - strlen((char *) UART6_TxBuf), "*%d", crc_xor(UART6_TxBuf));
 800286c:	4874      	ldr	r0, [pc, #464]	; (8002a40 <main+0x350>)
 800286e:	f7fd fcc1 	bl	80001f4 <strlen>
 8002872:	4603      	mov	r3, r0
 8002874:	4a72      	ldr	r2, [pc, #456]	; (8002a40 <main+0x350>)
 8002876:	189c      	adds	r4, r3, r2
 8002878:	4871      	ldr	r0, [pc, #452]	; (8002a40 <main+0x350>)
 800287a:	f7fd fcbb 	bl	80001f4 <strlen>
 800287e:	4603      	mov	r3, r0
 8002880:	f1c3 0502 	rsb	r5, r3, #2
 8002884:	486e      	ldr	r0, [pc, #440]	; (8002a40 <main+0x350>)
 8002886:	f000 fed9 	bl	800363c <crc_xor>
 800288a:	4603      	mov	r3, r0
 800288c:	4a6e      	ldr	r2, [pc, #440]	; (8002a48 <main+0x358>)
 800288e:	4629      	mov	r1, r5
 8002890:	4620      	mov	r0, r4
 8002892:	f006 fae5 	bl	8008e60 <sniprintf>
	HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, strlen((char *)UART6_TxBuf));
 8002896:	486a      	ldr	r0, [pc, #424]	; (8002a40 <main+0x350>)
 8002898:	f7fd fcac 	bl	80001f4 <strlen>
 800289c:	4603      	mov	r3, r0
 800289e:	b29b      	uxth	r3, r3
 80028a0:	461a      	mov	r2, r3
 80028a2:	4967      	ldr	r1, [pc, #412]	; (8002a40 <main+0x350>)
 80028a4:	4862      	ldr	r0, [pc, #392]	; (8002a30 <main+0x340>)
 80028a6:	f004 ff0e 	bl	80076c6 <HAL_UART_Transmit_IT>
	UART6_TxBuf[0] = 0x42;
 80028aa:	4b65      	ldr	r3, [pc, #404]	; (8002a40 <main+0x350>)
 80028ac:	2242      	movs	r2, #66	; 0x42
 80028ae:	701a      	strb	r2, [r3, #0]
	UART6_TxBuf[1] = 0x88;
 80028b0:	4b63      	ldr	r3, [pc, #396]	; (8002a40 <main+0x350>)
 80028b2:	2288      	movs	r2, #136	; 0x88
 80028b4:	705a      	strb	r2, [r3, #1]
	memset(UART6_RxBuf, 48, sizeof(UART6_RxBuf));
 80028b6:	2232      	movs	r2, #50	; 0x32
 80028b8:	2130      	movs	r1, #48	; 0x30
 80028ba:	485c      	ldr	r0, [pc, #368]	; (8002a2c <main+0x33c>)
 80028bc:	f005 fe5e 	bl	800857c <memset>
	HAL_ADC_MspInit(&hadc1);
 80028c0:	4862      	ldr	r0, [pc, #392]	; (8002a4c <main+0x35c>)
 80028c2:	f001 f889 	bl	80039d8 <HAL_ADC_MspInit>
	HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 80028c6:	4b62      	ldr	r3, [pc, #392]	; (8002a50 <main+0x360>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	461a      	mov	r2, r3
 80028ce:	4957      	ldr	r1, [pc, #348]	; (8002a2c <main+0x33c>)
 80028d0:	4857      	ldr	r0, [pc, #348]	; (8002a30 <main+0x340>)
 80028d2:	f004 ff3d 	bl	8007750 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(gsmRec){
 80028d6:	4b5f      	ldr	r3, [pc, #380]	; (8002a54 <main+0x364>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d01f      	beq.n	800291e <main+0x22e>
		//HAL_GPIO_ReadPin(GSM_GPIO1INT_GPIO_Port, GSM_GPIO1INT_Pin) < parbauda vai GSM ir gatavs rukat
		make_string_gsm((char *)gsm_dataBuf, sizeof(gsm_dataBuf));
 80028de:	f107 030c 	add.w	r3, r7, #12
 80028e2:	2150      	movs	r1, #80	; 0x50
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 ff5d 	bl	80037a4 <make_string_gsm>
		if(GSM_Check_Signal()){
 80028ea:	f7ff fd4f 	bl	800238c <GSM_Check_Signal>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00c      	beq.n	800290e <main+0x21e>
			GSM_Message_Send(gsm_dataBuf, strlen((char *)gsm_dataBuf), 28654641);
 80028f4:	f107 030c 	add.w	r3, r7, #12
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7fd fc7b 	bl	80001f4 <strlen>
 80028fe:	4603      	mov	r3, r0
 8002900:	b2d9      	uxtb	r1, r3
 8002902:	f107 030c 	add.w	r3, r7, #12
 8002906:	4a54      	ldr	r2, [pc, #336]	; (8002a58 <main+0x368>)
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff fe17 	bl	800253c <GSM_Message_Send>
		}

		GSM_Off();
 800290e:	f7ff fdf5 	bl	80024fc <GSM_Off>

		gsmRec = 0;
 8002912:	4b50      	ldr	r3, [pc, #320]	; (8002a54 <main+0x364>)
 8002914:	2200      	movs	r2, #0
 8002916:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim5);
 8002918:	483e      	ldr	r0, [pc, #248]	; (8002a14 <main+0x324>)
 800291a:	f004 f92f 	bl	8006b7c <HAL_TIM_Base_Start_IT>
	}
	if(do_send_tm){ // its time to send gps coordinates
 800291e:	4b4f      	ldr	r3, [pc, #316]	; (8002a5c <main+0x36c>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d058      	beq.n	80029d8 <main+0x2e8>
		 for(uint8_t tries = 0; tries < 5; tries++){
 8002926:	2300      	movs	r3, #0
 8002928:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800292c:	e047      	b.n	80029be <main+0x2ce>
			 memset(UART6_DataBuf, 0, sizeof(UART6_DataBuf));
 800292e:	2232      	movs	r2, #50	; 0x32
 8002930:	2100      	movs	r1, #0
 8002932:	484b      	ldr	r0, [pc, #300]	; (8002a60 <main+0x370>)
 8002934:	f005 fe22 	bl	800857c <memset>
			 UART6_TxBuf[0] = 0x03;
 8002938:	4b41      	ldr	r3, [pc, #260]	; (8002a40 <main+0x350>)
 800293a:	2203      	movs	r2, #3
 800293c:	701a      	strb	r2, [r3, #0]
			 UART6_TxBuf[1] = 0x99;
 800293e:	4b40      	ldr	r3, [pc, #256]	; (8002a40 <main+0x350>)
 8002940:	2299      	movs	r2, #153	; 0x99
 8002942:	705a      	strb	r2, [r3, #1]
			 snprintf(UART6_TxBuf + strlen((char *) UART6_TxBuf), sizeof(UART6_TxBuf) - strlen((char *) UART6_TxBuf), "*%d", crc_xor(UART6_TxBuf));
 8002944:	483e      	ldr	r0, [pc, #248]	; (8002a40 <main+0x350>)
 8002946:	f7fd fc55 	bl	80001f4 <strlen>
 800294a:	4603      	mov	r3, r0
 800294c:	4a3c      	ldr	r2, [pc, #240]	; (8002a40 <main+0x350>)
 800294e:	189c      	adds	r4, r3, r2
 8002950:	483b      	ldr	r0, [pc, #236]	; (8002a40 <main+0x350>)
 8002952:	f7fd fc4f 	bl	80001f4 <strlen>
 8002956:	4603      	mov	r3, r0
 8002958:	f1c3 0502 	rsb	r5, r3, #2
 800295c:	4838      	ldr	r0, [pc, #224]	; (8002a40 <main+0x350>)
 800295e:	f000 fe6d 	bl	800363c <crc_xor>
 8002962:	4603      	mov	r3, r0
 8002964:	4a38      	ldr	r2, [pc, #224]	; (8002a48 <main+0x358>)
 8002966:	4629      	mov	r1, r5
 8002968:	4620      	mov	r0, r4
 800296a:	f006 fa79 	bl	8008e60 <sniprintf>
			 HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 4);
 800296e:	2204      	movs	r2, #4
 8002970:	4933      	ldr	r1, [pc, #204]	; (8002a40 <main+0x350>)
 8002972:	482f      	ldr	r0, [pc, #188]	; (8002a30 <main+0x340>)
 8002974:	f004 fea7 	bl	80076c6 <HAL_UART_Transmit_IT>
			 HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_SET);
 8002978:	2201      	movs	r2, #1
 800297a:	2101      	movs	r1, #1
 800297c:	4826      	ldr	r0, [pc, #152]	; (8002a18 <main+0x328>)
 800297e:	f002 ffc7 	bl	8005910 <HAL_GPIO_WritePin>
			 make_string((char *)tel_dataBuf, sizeof(tel_dataBuf));
 8002982:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002986:	216e      	movs	r1, #110	; 0x6e
 8002988:	4618      	mov	r0, r3
 800298a:	f000 fe77 	bl	800367c <make_string>
			 RTTY_Send(&SX1278, tel_dataBuf, strlen((char *)tel_dataBuf));
 800298e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002992:	4618      	mov	r0, r3
 8002994:	f7fd fc2e 	bl	80001f4 <strlen>
 8002998:	4603      	mov	r3, r0
 800299a:	b2da      	uxtb	r2, r3
 800299c:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80029a0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 fdc9 	bl	800353c <RTTY_Send>
			 HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 80029aa:	2200      	movs	r2, #0
 80029ac:	2101      	movs	r1, #1
 80029ae:	481a      	ldr	r0, [pc, #104]	; (8002a18 <main+0x328>)
 80029b0:	f002 ffae 	bl	8005910 <HAL_GPIO_WritePin>
		 for(uint8_t tries = 0; tries < 5; tries++){
 80029b4:	f897 31f7 	ldrb.w	r3, [r7, #503]	; 0x1f7
 80029b8:	3301      	adds	r3, #1
 80029ba:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 80029be:	f897 31f7 	ldrb.w	r3, [r7, #503]	; 0x1f7
 80029c2:	2b04      	cmp	r3, #4
 80029c4:	d9b3      	bls.n	800292e <main+0x23e>
		 }
		 do_send_tm = 0;
 80029c6:	4b25      	ldr	r3, [pc, #148]	; (8002a5c <main+0x36c>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
		 receive_data = 1;
 80029cc:	4b25      	ldr	r3, [pc, #148]	; (8002a64 <main+0x374>)
 80029ce:	2201      	movs	r2, #1
 80029d0:	701a      	strb	r2, [r3, #0]
		 HAL_TIM_Base_Start_IT(&htim2);
 80029d2:	4825      	ldr	r0, [pc, #148]	; (8002a68 <main+0x378>)
 80029d4:	f004 f8d2 	bl	8006b7c <HAL_TIM_Base_Start_IT>
	}
	if(receive_data){
 80029d8:	4b22      	ldr	r3, [pc, #136]	; (8002a64 <main+0x374>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f43f af7a 	beq.w	80028d6 <main+0x1e6>
		if(sec_gps == 0){
 80029e2:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <main+0x37c>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d144      	bne.n	8002a74 <main+0x384>
			SX1278_FSK_TxPacket(&SX1278, ready_to_receive, 8, 100);
 80029ea:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 80029ee:	2364      	movs	r3, #100	; 0x64
 80029f0:	2208      	movs	r2, #8
 80029f2:	491f      	ldr	r1, [pc, #124]	; (8002a70 <main+0x380>)
 80029f4:	f7fe fe70 	bl	80016d8 <SX1278_FSK_TxPacket>
			SX1278_FSK_EntryRx(&SX1278, 8);
 80029f8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80029fc:	2108      	movs	r1, #8
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe fda0 	bl	8001544 <SX1278_FSK_EntryRx>
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8002a04:	2201      	movs	r2, #1
 8002a06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a0a:	4803      	ldr	r0, [pc, #12]	; (8002a18 <main+0x328>)
 8002a0c:	f002 ff80 	bl	8005910 <HAL_GPIO_WritePin>
 8002a10:	e04d      	b.n	8002aae <main+0x3be>
 8002a12:	bf00      	nop
 8002a14:	200003b0 	.word	0x200003b0
 8002a18:	40020400 	.word	0x40020400
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	2000063c 	.word	0x2000063c
 8002a24:	200004e8 	.word	0x200004e8
 8002a28:	200004ec 	.word	0x200004ec
 8002a2c:	200002cc 	.word	0x200002cc
 8002a30:	20000594 	.word	0x20000594
 8002a34:	200006dc 	.word	0x200006dc
 8002a38:	20000024 	.word	0x20000024
 8002a3c:	2000027c 	.word	0x2000027c
 8002a40:	20000294 	.word	0x20000294
 8002a44:	0800b37c 	.word	0x0800b37c
 8002a48:	0800b384 	.word	0x0800b384
 8002a4c:	20000440 	.word	0x20000440
 8002a50:	20000026 	.word	0x20000026
 8002a54:	20000290 	.word	0x20000290
 8002a58:	01b53c31 	.word	0x01b53c31
 8002a5c:	20000025 	.word	0x20000025
 8002a60:	20000298 	.word	0x20000298
 8002a64:	20000291 	.word	0x20000291
 8002a68:	20000694 	.word	0x20000694
 8002a6c:	20000292 	.word	0x20000292
 8002a70:	20000004 	.word	0x20000004
		}else if(sec_gps >= 5){
 8002a74:	4b2c      	ldr	r3, [pc, #176]	; (8002b28 <main+0x438>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d918      	bls.n	8002aae <main+0x3be>
			do_send_tm = 1;		// should send TM data
 8002a7c:	4b2b      	ldr	r3, [pc, #172]	; (8002b2c <main+0x43c>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
			receive_data = 0;
 8002a82:	4b2b      	ldr	r3, [pc, #172]	; (8002b30 <main+0x440>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	701a      	strb	r2, [r3, #0]
			sec_gps = 0;
 8002a88:	4b27      	ldr	r3, [pc, #156]	; (8002b28 <main+0x438>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a94:	4827      	ldr	r0, [pc, #156]	; (8002b34 <main+0x444>)
 8002a96:	f002 ff3b 	bl	8005910 <HAL_GPIO_WritePin>
			SX1278_FSK_TxPacket(&SX1278, not_to_receive, 8, 100);
 8002a9a:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8002a9e:	2364      	movs	r3, #100	; 0x64
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	4925      	ldr	r1, [pc, #148]	; (8002b38 <main+0x448>)
 8002aa4:	f7fe fe18 	bl	80016d8 <SX1278_FSK_TxPacket>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002aa8:	4824      	ldr	r0, [pc, #144]	; (8002b3c <main+0x44c>)
 8002aaa:	f004 f8c9 	bl	8006c40 <HAL_TIM_Base_Stop_IT>
		}
		if(loraModuleIrq){
 8002aae:	4b24      	ldr	r3, [pc, #144]	; (8002b40 <main+0x450>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f43f af0f 	beq.w	80028d6 <main+0x1e6>
			SX1278_FSK_RxPacket(&SX1278, loraBuf, 8, 1000);
 8002ab8:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8002abc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ac0:	2208      	movs	r2, #8
 8002ac2:	4920      	ldr	r1, [pc, #128]	; (8002b44 <main+0x454>)
 8002ac4:	f7fe fe58 	bl	8001778 <SX1278_FSK_RxPacket>
			if(strcmp((char *)loraBuf, "cutropeN") == 0){
 8002ac8:	491f      	ldr	r1, [pc, #124]	; (8002b48 <main+0x458>)
 8002aca:	481e      	ldr	r0, [pc, #120]	; (8002b44 <main+0x454>)
 8002acc:	f7fd fb88 	bl	80001e0 <strcmp>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d117      	bne.n	8002b06 <main+0x416>
				HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	2104      	movs	r1, #4
 8002ada:	4816      	ldr	r0, [pc, #88]	; (8002b34 <main+0x444>)
 8002adc:	f002 ff18 	bl	8005910 <HAL_GPIO_WritePin>

				// SENDING COMMAND TO MCU TO CUT THE ROPE
				UART6_TxBuf[0] = 0x4f;
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <main+0x45c>)
 8002ae2:	224f      	movs	r2, #79	; 0x4f
 8002ae4:	701a      	strb	r2, [r3, #0]
				UART6_TxBuf[1] = 0xcc;
 8002ae6:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <main+0x45c>)
 8002ae8:	22cc      	movs	r2, #204	; 0xcc
 8002aea:	705a      	strb	r2, [r3, #1]
				HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);
 8002aec:	2202      	movs	r2, #2
 8002aee:	4917      	ldr	r1, [pc, #92]	; (8002b4c <main+0x45c>)
 8002af0:	4817      	ldr	r0, [pc, #92]	; (8002b50 <main+0x460>)
 8002af2:	f004 fde8 	bl	80076c6 <HAL_UART_Transmit_IT>
				// SENDING COMMAND TO MCU TO CUT THE ROPE

				SX1278_FSK_TxPacket(&SX1278, ok_ack_message, 8, 100);
 8002af6:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8002afa:	2364      	movs	r3, #100	; 0x64
 8002afc:	2208      	movs	r2, #8
 8002afe:	4915      	ldr	r1, [pc, #84]	; (8002b54 <main+0x464>)
 8002b00:	f7fe fdea 	bl	80016d8 <SX1278_FSK_TxPacket>
 8002b04:	e006      	b.n	8002b14 <main+0x424>
			}else{
				SX1278_FSK_TxPacket(&SX1278, nok_ack_message, 8, 100);
 8002b06:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8002b0a:	2364      	movs	r3, #100	; 0x64
 8002b0c:	2208      	movs	r2, #8
 8002b0e:	4912      	ldr	r1, [pc, #72]	; (8002b58 <main+0x468>)
 8002b10:	f7fe fde2 	bl	80016d8 <SX1278_FSK_TxPacket>
			}
			loraModuleIrq = 0;
 8002b14:	4b0a      	ldr	r3, [pc, #40]	; (8002b40 <main+0x450>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	701a      	strb	r2, [r3, #0]
	if(gsmRec){
 8002b1a:	e6dc      	b.n	80028d6 <main+0x1e6>
  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f507 77fc 	add.w	r7, r7, #504	; 0x1f8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bdb0      	pop	{r4, r5, r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000292 	.word	0x20000292
 8002b2c:	20000025 	.word	0x20000025
 8002b30:	20000291 	.word	0x20000291
 8002b34:	40020400 	.word	0x40020400
 8002b38:	2000000c 	.word	0x2000000c
 8002b3c:	20000694 	.word	0x20000694
 8002b40:	2000028a 	.word	0x2000028a
 8002b44:	20000280 	.word	0x20000280
 8002b48:	0800b388 	.word	0x0800b388
 8002b4c:	20000294 	.word	0x20000294
 8002b50:	20000594 	.word	0x20000594
 8002b54:	20000014 	.word	0x20000014
 8002b58:	2000001c 	.word	0x2000001c

08002b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b094      	sub	sp, #80	; 0x50
 8002b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b62:	f107 0320 	add.w	r3, r7, #32
 8002b66:	2230      	movs	r2, #48	; 0x30
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f005 fd06 	bl	800857c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b70:	f107 030c 	add.w	r3, r7, #12
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]
 8002b84:	4b28      	ldr	r3, [pc, #160]	; (8002c28 <SystemClock_Config+0xcc>)
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	4a27      	ldr	r2, [pc, #156]	; (8002c28 <SystemClock_Config+0xcc>)
 8002b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b90:	4b25      	ldr	r3, [pc, #148]	; (8002c28 <SystemClock_Config+0xcc>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	607b      	str	r3, [r7, #4]
 8002ba0:	4b22      	ldr	r3, [pc, #136]	; (8002c2c <SystemClock_Config+0xd0>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ba8:	4a20      	ldr	r2, [pc, #128]	; (8002c2c <SystemClock_Config+0xd0>)
 8002baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	4b1e      	ldr	r3, [pc, #120]	; (8002c2c <SystemClock_Config+0xd0>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bb8:	607b      	str	r3, [r7, #4]
 8002bba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002bd4:	2354      	movs	r3, #84	; 0x54
 8002bd6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002bdc:	2304      	movs	r3, #4
 8002bde:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002be0:	f107 0320 	add.w	r3, r7, #32
 8002be4:	4618      	mov	r0, r3
 8002be6:	f002 fec5 	bl	8005974 <HAL_RCC_OscConfig>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002bf0:	f000 fec5 	bl	800397e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bf4:	230f      	movs	r3, #15
 8002bf6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002c0a:	f107 030c 	add.w	r3, r7, #12
 8002c0e:	2102      	movs	r1, #2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f003 f927 	bl	8005e64 <HAL_RCC_ClockConfig>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002c1c:	f000 feaf 	bl	800397e <Error_Handler>
  }
}
 8002c20:	bf00      	nop
 8002c22:	3750      	adds	r7, #80	; 0x50
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40023800 	.word	0x40023800
 8002c2c:	40007000 	.word	0x40007000

08002c30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c36:	463b      	mov	r3, r7
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
 8002c40:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002c42:	4b21      	ldr	r3, [pc, #132]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c44:	4a21      	ldr	r2, [pc, #132]	; (8002ccc <MX_ADC1_Init+0x9c>)
 8002c46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c48:	4b1f      	ldr	r3, [pc, #124]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c50:	4b1d      	ldr	r3, [pc, #116]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002c56:	4b1c      	ldr	r3, [pc, #112]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c5c:	4b1a      	ldr	r3, [pc, #104]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c62:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c6a:	4b17      	ldr	r3, [pc, #92]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c70:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c72:	4a17      	ldr	r2, [pc, #92]	; (8002cd0 <MX_ADC1_Init+0xa0>)
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c76:	4b14      	ldr	r3, [pc, #80]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002c7c:	4b12      	ldr	r3, [pc, #72]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c7e:	2201      	movs	r2, #1
 8002c80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c82:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c90:	480d      	ldr	r0, [pc, #52]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002c92:	f001 fad3 	bl	800423c <HAL_ADC_Init>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002c9c:	f000 fe6f 	bl	800397e <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002ca0:	2310      	movs	r3, #16
 8002ca2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cac:	463b      	mov	r3, r7
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4805      	ldr	r0, [pc, #20]	; (8002cc8 <MX_ADC1_Init+0x98>)
 8002cb2:	f001 fdb3 	bl	800481c <HAL_ADC_ConfigChannel>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002cbc:	f000 fe5f 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cc0:	bf00      	nop
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000440 	.word	0x20000440
 8002ccc:	40012000 	.word	0x40012000
 8002cd0:	0f000001 	.word	0x0f000001

08002cd4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002cd8:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <MX_CRC_Init+0x20>)
 8002cda:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <MX_CRC_Init+0x24>)
 8002cdc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002cde:	4805      	ldr	r0, [pc, #20]	; (8002cf4 <MX_CRC_Init+0x20>)
 8002ce0:	f002 f8e1 	bl	8004ea6 <HAL_CRC_Init>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002cea:	f000 fe48 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	200003a8 	.word	0x200003a8
 8002cf8:	40023000 	.word	0x40023000

08002cfc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d00:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d02:	4a18      	ldr	r2, [pc, #96]	; (8002d64 <MX_SPI1_Init+0x68>)
 8002d04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d06:	4b16      	ldr	r3, [pc, #88]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d0e:	4b14      	ldr	r3, [pc, #80]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d14:	4b12      	ldr	r3, [pc, #72]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d20:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d30:	2220      	movs	r2, #32
 8002d32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d34:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d40:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d48:	220a      	movs	r2, #10
 8002d4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d4c:	4804      	ldr	r0, [pc, #16]	; (8002d60 <MX_SPI1_Init+0x64>)
 8002d4e:	f003 fa85 	bl	800625c <HAL_SPI_Init>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d58:	f000 fe11 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d5c:	bf00      	nop
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	2000063c 	.word	0x2000063c
 8002d64:	40013000 	.word	0x40013000

08002d68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d6e:	f107 0308 	add.w	r3, r7, #8
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	605a      	str	r2, [r3, #4]
 8002d78:	609a      	str	r2, [r3, #8]
 8002d7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d7c:	463b      	mov	r3, r7
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d84:	4b1e      	ldr	r3, [pc, #120]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002d86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 8002d8c:	4b1c      	ldr	r3, [pc, #112]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002d8e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002d92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d94:	4b1a      	ldr	r3, [pc, #104]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2625;
 8002d9a:	4b19      	ldr	r3, [pc, #100]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002d9c:	f640 2241 	movw	r2, #2625	; 0xa41
 8002da0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da2:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002da8:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002dae:	4814      	ldr	r0, [pc, #80]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002db0:	f003 fe94 	bl	8006adc <HAL_TIM_Base_Init>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002dba:	f000 fde0 	bl	800397e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002dc4:	f107 0308 	add.w	r3, r7, #8
 8002dc8:	4619      	mov	r1, r3
 8002dca:	480d      	ldr	r0, [pc, #52]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002dcc:	f004 f86f 	bl	8006eae <HAL_TIM_ConfigClockSource>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002dd6:	f000 fdd2 	bl	800397e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002de2:	463b      	mov	r3, r7
 8002de4:	4619      	mov	r1, r3
 8002de6:	4806      	ldr	r0, [pc, #24]	; (8002e00 <MX_TIM2_Init+0x98>)
 8002de8:	f004 fa6a 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002df2:	f000 fdc4 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002df6:	bf00      	nop
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20000694 	.word	0x20000694

08002e04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e0a:	f107 0308 	add.w	r3, r7, #8
 8002e0e:	2200      	movs	r2, #0
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	605a      	str	r2, [r3, #4]
 8002e14:	609a      	str	r2, [r3, #8]
 8002e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e18:	463b      	mov	r3, r7
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e20:	4b1c      	ldr	r3, [pc, #112]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e22:	4a1d      	ldr	r2, [pc, #116]	; (8002e98 <MX_TIM3_Init+0x94>)
 8002e24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8002e26:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e28:	2254      	movs	r2, #84	; 0x54
 8002e2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e2c:	4b19      	ldr	r3, [pc, #100]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8002e32:	4b18      	ldr	r3, [pc, #96]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e38:	4b16      	ldr	r3, [pc, #88]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e44:	4813      	ldr	r0, [pc, #76]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e46:	f003 fe49 	bl	8006adc <HAL_TIM_Base_Init>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8002e50:	f000 fd95 	bl	800397e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e5a:	f107 0308 	add.w	r3, r7, #8
 8002e5e:	4619      	mov	r1, r3
 8002e60:	480c      	ldr	r0, [pc, #48]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e62:	f004 f824 	bl	8006eae <HAL_TIM_ConfigClockSource>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8002e6c:	f000 fd87 	bl	800397e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e70:	2300      	movs	r3, #0
 8002e72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e74:	2300      	movs	r3, #0
 8002e76:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e78:	463b      	mov	r3, r7
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4805      	ldr	r0, [pc, #20]	; (8002e94 <MX_TIM3_Init+0x90>)
 8002e7e:	f004 fa1f 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8002e88:	f000 fd79 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002e8c:	bf00      	nop
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	200003f8 	.word	0x200003f8
 8002e98:	40000400 	.word	0x40000400

08002e9c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ea2:	f107 0308 	add.w	r3, r7, #8
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	605a      	str	r2, [r3, #4]
 8002eac:	609a      	str	r2, [r3, #8]
 8002eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eb0:	463b      	mov	r3, r7
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002eb8:	4b1d      	ldr	r3, [pc, #116]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002eba:	4a1e      	ldr	r2, [pc, #120]	; (8002f34 <MX_TIM4_Init+0x98>)
 8002ebc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000;
 8002ebe:	4b1c      	ldr	r3, [pc, #112]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002ec0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002ec4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec6:	4b1a      	ldr	r3, [pc, #104]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7875;
 8002ecc:	4b18      	ldr	r3, [pc, #96]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002ece:	f641 62c3 	movw	r2, #7875	; 0x1ec3
 8002ed2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed4:	4b16      	ldr	r3, [pc, #88]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eda:	4b15      	ldr	r3, [pc, #84]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002ee0:	4813      	ldr	r0, [pc, #76]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002ee2:	f003 fdfb 	bl	8006adc <HAL_TIM_Base_Init>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002eec:	f000 fd47 	bl	800397e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002ef6:	f107 0308 	add.w	r3, r7, #8
 8002efa:	4619      	mov	r1, r3
 8002efc:	480c      	ldr	r0, [pc, #48]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002efe:	f003 ffd6 	bl	8006eae <HAL_TIM_ConfigClockSource>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002f08:	f000 fd39 	bl	800397e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f10:	2300      	movs	r3, #0
 8002f12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f14:	463b      	mov	r3, r7
 8002f16:	4619      	mov	r1, r3
 8002f18:	4805      	ldr	r0, [pc, #20]	; (8002f30 <MX_TIM4_Init+0x94>)
 8002f1a:	f004 f9d1 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002f24:	f000 fd2b 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002f28:	bf00      	nop
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	20000360 	.word	0x20000360
 8002f34:	40000800 	.word	0x40000800

08002f38 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f3e:	f107 0308 	add.w	r3, r7, #8
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	605a      	str	r2, [r3, #4]
 8002f48:	609a      	str	r2, [r3, #8]
 8002f4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	2200      	movs	r2, #0
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f54:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f56:	4a1e      	ldr	r2, [pc, #120]	; (8002fd0 <MX_TIM5_Init+0x98>)
 8002f58:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8002f5a:	4b1c      	ldr	r3, [pc, #112]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f60:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f62:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 384300;
 8002f68:	4b18      	ldr	r3, [pc, #96]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f6a:	4a1a      	ldr	r2, [pc, #104]	; (8002fd4 <MX_TIM5_Init+0x9c>)
 8002f6c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f6e:	4b17      	ldr	r3, [pc, #92]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f74:	4b15      	ldr	r3, [pc, #84]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002f7a:	4814      	ldr	r0, [pc, #80]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f7c:	f003 fdae 	bl	8006adc <HAL_TIM_Base_Init>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002f86:	f000 fcfa 	bl	800397e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002f90:	f107 0308 	add.w	r3, r7, #8
 8002f94:	4619      	mov	r1, r3
 8002f96:	480d      	ldr	r0, [pc, #52]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002f98:	f003 ff89 	bl	8006eae <HAL_TIM_ConfigClockSource>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002fa2:	f000 fcec 	bl	800397e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002fae:	463b      	mov	r3, r7
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4806      	ldr	r0, [pc, #24]	; (8002fcc <MX_TIM5_Init+0x94>)
 8002fb4:	f004 f984 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002fbe:	f000 fcde 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002fc2:	bf00      	nop
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200003b0 	.word	0x200003b0
 8002fd0:	40000c00 	.word	0x40000c00
 8002fd4:	0005dd2c 	.word	0x0005dd2c

08002fd8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fdc:	4b11      	ldr	r3, [pc, #68]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8002fde:	4a12      	ldr	r2, [pc, #72]	; (8003028 <MX_USART1_UART_Init+0x50>)
 8002fe0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002fe2:	4b10      	ldr	r3, [pc, #64]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8002fe4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002fe8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fea:	4b0e      	ldr	r3, [pc, #56]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ffc:	4b09      	ldr	r3, [pc, #36]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8002ffe:	220c      	movs	r2, #12
 8003000:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003002:	4b08      	ldr	r3, [pc, #32]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8003004:	2200      	movs	r2, #0
 8003006:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003008:	4b06      	ldr	r3, [pc, #24]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 800300a:	2200      	movs	r2, #0
 800300c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800300e:	4805      	ldr	r0, [pc, #20]	; (8003024 <MX_USART1_UART_Init+0x4c>)
 8003010:	f004 f9d8 	bl	80073c4 <HAL_UART_Init>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800301a:	f000 fcb0 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800301e:	bf00      	nop
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	200004ec 	.word	0x200004ec
 8003028:	40011000 	.word	0x40011000

0800302c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003030:	4b11      	ldr	r3, [pc, #68]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003032:	4a12      	ldr	r2, [pc, #72]	; (800307c <MX_USART2_UART_Init+0x50>)
 8003034:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003036:	4b10      	ldr	r3, [pc, #64]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003038:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800303c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800303e:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003040:	2200      	movs	r2, #0
 8003042:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003044:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003046:	2200      	movs	r2, #0
 8003048:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800304a:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 800304c:	2200      	movs	r2, #0
 800304e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003050:	4b09      	ldr	r3, [pc, #36]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003052:	220c      	movs	r2, #12
 8003054:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003056:	4b08      	ldr	r3, [pc, #32]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003058:	2200      	movs	r2, #0
 800305a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800305c:	4b06      	ldr	r3, [pc, #24]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 800305e:	2200      	movs	r2, #0
 8003060:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003062:	4805      	ldr	r0, [pc, #20]	; (8003078 <MX_USART2_UART_Init+0x4c>)
 8003064:	f004 f9ae 	bl	80073c4 <HAL_UART_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800306e:	f000 fc86 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	200006dc 	.word	0x200006dc
 800307c:	40004400 	.word	0x40004400

08003080 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003084:	4b11      	ldr	r3, [pc, #68]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 8003086:	4a12      	ldr	r2, [pc, #72]	; (80030d0 <MX_USART6_UART_Init+0x50>)
 8003088:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 800308c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003090:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003092:	4b0e      	ldr	r3, [pc, #56]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003098:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 800309a:	2200      	movs	r2, #0
 800309c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800309e:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80030a4:	4b09      	ldr	r3, [pc, #36]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 80030a6:	220c      	movs	r2, #12
 80030a8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030aa:	4b08      	ldr	r3, [pc, #32]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80030b0:	4b06      	ldr	r3, [pc, #24]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80030b6:	4805      	ldr	r0, [pc, #20]	; (80030cc <MX_USART6_UART_Init+0x4c>)
 80030b8:	f004 f984 	bl	80073c4 <HAL_UART_Init>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80030c2:	f000 fc5c 	bl	800397e <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	20000594 	.word	0x20000594
 80030d0:	40011400 	.word	0x40011400

080030d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	607b      	str	r3, [r7, #4]
 80030de:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <MX_DMA_Init+0x3c>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e2:	4a0b      	ldr	r2, [pc, #44]	; (8003110 <MX_DMA_Init+0x3c>)
 80030e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030e8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <MX_DMA_Init+0x3c>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f2:	607b      	str	r3, [r7, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80030f6:	2200      	movs	r2, #0
 80030f8:	2100      	movs	r1, #0
 80030fa:	203a      	movs	r0, #58	; 0x3a
 80030fc:	f001 fe9d 	bl	8004e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003100:	203a      	movs	r0, #58	; 0x3a
 8003102:	f001 feb6 	bl	8004e72 <HAL_NVIC_EnableIRQ>

}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800

08003114 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	; 0x28
 8003118:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311a:	f107 0314 	add.w	r3, r7, #20
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	605a      	str	r2, [r3, #4]
 8003124:	609a      	str	r2, [r3, #8]
 8003126:	60da      	str	r2, [r3, #12]
 8003128:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	4b5d      	ldr	r3, [pc, #372]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	4a5c      	ldr	r2, [pc, #368]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003134:	f043 0304 	orr.w	r3, r3, #4
 8003138:	6313      	str	r3, [r2, #48]	; 0x30
 800313a:	4b5a      	ldr	r3, [pc, #360]	; (80032a4 <MX_GPIO_Init+0x190>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	f003 0304 	and.w	r3, r3, #4
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	4b56      	ldr	r3, [pc, #344]	; (80032a4 <MX_GPIO_Init+0x190>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	4a55      	ldr	r2, [pc, #340]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003154:	6313      	str	r3, [r2, #48]	; 0x30
 8003156:	4b53      	ldr	r3, [pc, #332]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	4b4f      	ldr	r3, [pc, #316]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	4a4e      	ldr	r2, [pc, #312]	; (80032a4 <MX_GPIO_Init+0x190>)
 800316c:	f043 0301 	orr.w	r3, r3, #1
 8003170:	6313      	str	r3, [r2, #48]	; 0x30
 8003172:	4b4c      	ldr	r3, [pc, #304]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	607b      	str	r3, [r7, #4]
 8003182:	4b48      	ldr	r3, [pc, #288]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a47      	ldr	r2, [pc, #284]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003188:	f043 0302 	orr.w	r3, r3, #2
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b45      	ldr	r3, [pc, #276]	; (80032a4 <MX_GPIO_Init+0x190>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_SET);
 800319a:	2201      	movs	r2, #1
 800319c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031a0:	4841      	ldr	r0, [pc, #260]	; (80032a8 <MX_GPIO_Init+0x194>)
 80031a2:	f002 fbb5 	bl	8005910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_RESET);
 80031a6:	2200      	movs	r2, #0
 80031a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031ac:	483e      	ldr	r0, [pc, #248]	; (80032a8 <MX_GPIO_Init+0x194>)
 80031ae:	f002 fbaf 	bl	8005910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_NSS_GPIO_Port, RF_NSS_Pin, GPIO_PIN_RESET);
 80031b2:	2200      	movs	r2, #0
 80031b4:	2110      	movs	r1, #16
 80031b6:	483d      	ldr	r0, [pc, #244]	; (80032ac <MX_GPIO_Init+0x198>)
 80031b8:	f002 fbaa 	bl	8005910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 80031bc:	2200      	movs	r2, #0
 80031be:	f240 7117 	movw	r1, #1815	; 0x717
 80031c2:	483b      	ldr	r0, [pc, #236]	; (80032b0 <MX_GPIO_Init+0x19c>)
 80031c4:	f002 fba4 	bl	8005910 <HAL_GPIO_WritePin>
                          |RF_DIO1_Pin|GSM_RST_Pin|GSM_RTS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GSM_CTS_Pin GSM_PWR_Pin */
  GPIO_InitStruct.Pin = GSM_CTS_Pin|GSM_PWR_Pin;
 80031c8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80031cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ce:	2301      	movs	r3, #1
 80031d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d6:	2300      	movs	r3, #0
 80031d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031da:	f107 0314 	add.w	r3, r7, #20
 80031de:	4619      	mov	r1, r3
 80031e0:	4831      	ldr	r0, [pc, #196]	; (80032a8 <MX_GPIO_Init+0x194>)
 80031e2:	f002 f9f9 	bl	80055d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_GPIO1INT_Pin */
  GPIO_InitStruct.Pin = GSM_GPIO1INT_Pin;
 80031e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_GPIO1INT_GPIO_Port, &GPIO_InitStruct);
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	4619      	mov	r1, r3
 80031fa:	482b      	ldr	r0, [pc, #172]	; (80032a8 <MX_GPIO_Init+0x194>)
 80031fc:	f002 f9ec 	bl	80055d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_NSS_Pin */
  GPIO_InitStruct.Pin = RF_NSS_Pin;
 8003200:	2310      	movs	r3, #16
 8003202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003204:	2301      	movs	r3, #1
 8003206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003208:	2300      	movs	r3, #0
 800320a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800320c:	2300      	movs	r3, #0
 800320e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RF_NSS_GPIO_Port, &GPIO_InitStruct);
 8003210:	f107 0314 	add.w	r3, r7, #20
 8003214:	4619      	mov	r1, r3
 8003216:	4825      	ldr	r0, [pc, #148]	; (80032ac <MX_GPIO_Init+0x198>)
 8003218:	f002 f9de 	bl	80055d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin
                           RF_DIO1_Pin GSM_RTS_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 800321c:	f240 6317 	movw	r3, #1559	; 0x617
 8003220:	617b      	str	r3, [r7, #20]
                          |RF_DIO1_Pin|GSM_RTS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003222:	2301      	movs	r3, #1
 8003224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800322a:	2300      	movs	r3, #0
 800322c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800322e:	f107 0314 	add.w	r3, r7, #20
 8003232:	4619      	mov	r1, r3
 8003234:	481e      	ldr	r0, [pc, #120]	; (80032b0 <MX_GPIO_Init+0x19c>)
 8003236:	f002 f9cf 	bl	80055d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DIO0_Pin */
  GPIO_InitStruct.Pin = RF_DIO0_Pin;
 800323a:	2320      	movs	r3, #32
 800323c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800323e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003244:	2300      	movs	r3, #0
 8003246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_DIO0_GPIO_Port, &GPIO_InitStruct);
 8003248:	f107 0314 	add.w	r3, r7, #20
 800324c:	4619      	mov	r1, r3
 800324e:	4818      	ldr	r0, [pc, #96]	; (80032b0 <MX_GPIO_Init+0x19c>)
 8003250:	f002 f9c2 	bl	80055d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_RST_Pin */
  GPIO_InitStruct.Pin = RF_RST_Pin;
 8003254:	2340      	movs	r3, #64	; 0x40
 8003256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003258:	2300      	movs	r3, #0
 800325a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_RST_GPIO_Port, &GPIO_InitStruct);
 8003260:	f107 0314 	add.w	r3, r7, #20
 8003264:	4619      	mov	r1, r3
 8003266:	4812      	ldr	r0, [pc, #72]	; (80032b0 <MX_GPIO_Init+0x19c>)
 8003268:	f002 f9b6 	bl	80055d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_RST_Pin */
  GPIO_InitStruct.Pin = GSM_RST_Pin;
 800326c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003270:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003272:	2301      	movs	r3, #1
 8003274:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003276:	2302      	movs	r3, #2
 8003278:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800327a:	2300      	movs	r3, #0
 800327c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GSM_RST_GPIO_Port, &GPIO_InitStruct);
 800327e:	f107 0314 	add.w	r3, r7, #20
 8003282:	4619      	mov	r1, r3
 8003284:	480a      	ldr	r0, [pc, #40]	; (80032b0 <MX_GPIO_Init+0x19c>)
 8003286:	f002 f9a7 	bl	80055d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800328a:	2200      	movs	r2, #0
 800328c:	2100      	movs	r1, #0
 800328e:	2017      	movs	r0, #23
 8003290:	f001 fdd3 	bl	8004e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003294:	2017      	movs	r0, #23
 8003296:	f001 fdec 	bl	8004e72 <HAL_NVIC_EnableIRQ>

}
 800329a:	bf00      	nop
 800329c:	3728      	adds	r7, #40	; 0x28
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40023800 	.word	0x40023800
 80032a8:	40020800 	.word	0x40020800
 80032ac:	40020000 	.word	0x40020000
 80032b0:	40020400 	.word	0x40020400

080032b4 <HAL_UART_RxCpltCallback>:
	}else{
		return CMD_ERROR;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
	if(huart == &huart1){
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a44      	ldr	r2, [pc, #272]	; (80033d0 <HAL_UART_RxCpltCallback+0x11c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d109      	bne.n	80032d8 <HAL_UART_RxCpltCallback+0x24>
		HAL_UART_Receive_IT(&huart1, &rxBuf, 1);
 80032c4:	2201      	movs	r2, #1
 80032c6:	4943      	ldr	r1, [pc, #268]	; (80033d4 <HAL_UART_RxCpltCallback+0x120>)
 80032c8:	4841      	ldr	r0, [pc, #260]	; (80033d0 <HAL_UART_RxCpltCallback+0x11c>)
 80032ca:	f004 fa41 	bl	8007750 <HAL_UART_Receive_IT>
		GPS_Receive(rxBuf);
 80032ce:	4b41      	ldr	r3, [pc, #260]	; (80033d4 <HAL_UART_RxCpltCallback+0x120>)
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7fe fad6 	bl	8001884 <GPS_Receive>
		//HAL_UART_Receive_DMA(&huart1, &rxBuf, 1);
	}

	if(huart == &huart6){
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a3f      	ldr	r2, [pc, #252]	; (80033d8 <HAL_UART_RxCpltCallback+0x124>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d172      	bne.n	80033c6 <HAL_UART_RxCpltCallback+0x112>
			uint8_t Command = UART6_RxBuf[0];
 80032e0:	4b3e      	ldr	r3, [pc, #248]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	73bb      	strb	r3, [r7, #14]
			uint8_t Parameter = UART6_RxBuf[1];
 80032e6:	4b3d      	ldr	r3, [pc, #244]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 80032e8:	785b      	ldrb	r3, [r3, #1]
 80032ea:	737b      	strb	r3, [r7, #13]

			if (UART6_RxIsData == 1){
 80032ec:	4b3c      	ldr	r3, [pc, #240]	; (80033e0 <HAL_UART_RxCpltCallback+0x12c>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d11f      	bne.n	8003334 <HAL_UART_RxCpltCallback+0x80>
						for (uint8_t i = 0; i < UART6_RxBytes; i++)
 80032f4:	2300      	movs	r3, #0
 80032f6:	73fb      	strb	r3, [r7, #15]
 80032f8:	e008      	b.n	800330c <HAL_UART_RxCpltCallback+0x58>
							UART6_DataBuf[i] = UART6_RxBuf[i];
 80032fa:	7bfa      	ldrb	r2, [r7, #15]
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	4937      	ldr	r1, [pc, #220]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 8003300:	5c89      	ldrb	r1, [r1, r2]
 8003302:	4a38      	ldr	r2, [pc, #224]	; (80033e4 <HAL_UART_RxCpltCallback+0x130>)
 8003304:	54d1      	strb	r1, [r2, r3]
						for (uint8_t i = 0; i < UART6_RxBytes; i++)
 8003306:	7bfb      	ldrb	r3, [r7, #15]
 8003308:	3301      	adds	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
 800330c:	4b36      	ldr	r3, [pc, #216]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	429a      	cmp	r2, r3
 8003314:	d3f1      	bcc.n	80032fa <HAL_UART_RxCpltCallback+0x46>
						UART6_RxIsData = 0;
 8003316:	4b32      	ldr	r3, [pc, #200]	; (80033e0 <HAL_UART_RxCpltCallback+0x12c>)
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
						UART6_RxBytes = 4;
 800331c:	4b32      	ldr	r3, [pc, #200]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 800331e:	2204      	movs	r2, #4
 8003320:	701a      	strb	r2, [r3, #0]
						HAL_UART_Receive_IT(&huart2, UART6_RxBuf, UART6_RxBytes);
 8003322:	4b31      	ldr	r3, [pc, #196]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	b29b      	uxth	r3, r3
 8003328:	461a      	mov	r2, r3
 800332a:	492c      	ldr	r1, [pc, #176]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 800332c:	482f      	ldr	r0, [pc, #188]	; (80033ec <HAL_UART_RxCpltCallback+0x138>)
 800332e:	f004 fa0f 	bl	8007750 <HAL_UART_Receive_IT>
 8003332:	e035      	b.n	80033a0 <HAL_UART_RxCpltCallback+0xec>
			}else{
				switch(Command){
 8003334:	7bbb      	ldrb	r3, [r7, #14]
 8003336:	2b03      	cmp	r3, #3
 8003338:	d028      	beq.n	800338c <HAL_UART_RxCpltCallback+0xd8>
 800333a:	2b03      	cmp	r3, #3
 800333c:	dc2d      	bgt.n	800339a <HAL_UART_RxCpltCallback+0xe6>
 800333e:	2b00      	cmp	r3, #0
 8003340:	d02d      	beq.n	800339e <HAL_UART_RxCpltCallback+0xea>
 8003342:	2b02      	cmp	r3, #2
 8003344:	d000      	beq.n	8003348 <HAL_UART_RxCpltCallback+0x94>
						UART6_TxBuf[1] = Parameter;
					break;
					default:
						//nothing happens
						//HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
					break;
 8003346:	e028      	b.n	800339a <HAL_UART_RxCpltCallback+0xe6>
						if(crc_xor((char *)UART6_RxBuf) == UART6_RxBuf[4]){
 8003348:	4824      	ldr	r0, [pc, #144]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 800334a:	f000 f977 	bl	800363c <crc_xor>
 800334e:	4603      	mov	r3, r0
 8003350:	461a      	mov	r2, r3
 8003352:	4b22      	ldr	r3, [pc, #136]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 8003354:	791b      	ldrb	r3, [r3, #4]
 8003356:	429a      	cmp	r2, r3
 8003358:	d107      	bne.n	800336a <HAL_UART_RxCpltCallback+0xb6>
							UART6_RxIsData = 1;
 800335a:	4b21      	ldr	r3, [pc, #132]	; (80033e0 <HAL_UART_RxCpltCallback+0x12c>)
 800335c:	2201      	movs	r2, #1
 800335e:	701a      	strb	r2, [r3, #0]
							UART6_RxBytes = UART6_RxBuf[1];
 8003360:	4b1e      	ldr	r3, [pc, #120]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 8003362:	785a      	ldrb	r2, [r3, #1]
 8003364:	4b20      	ldr	r3, [pc, #128]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 8003366:	701a      	strb	r2, [r3, #0]
 8003368:	e007      	b.n	800337a <HAL_UART_RxCpltCallback+0xc6>
							UART6_RxBytes = 4;
 800336a:	4b1f      	ldr	r3, [pc, #124]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 800336c:	2204      	movs	r2, #4
 800336e:	701a      	strb	r2, [r3, #0]
							HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 4);
 8003370:	2204      	movs	r2, #4
 8003372:	491f      	ldr	r1, [pc, #124]	; (80033f0 <HAL_UART_RxCpltCallback+0x13c>)
 8003374:	4818      	ldr	r0, [pc, #96]	; (80033d8 <HAL_UART_RxCpltCallback+0x124>)
 8003376:	f004 f9a6 	bl	80076c6 <HAL_UART_Transmit_IT>
						HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 800337a:	4b1b      	ldr	r3, [pc, #108]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	b29b      	uxth	r3, r3
 8003380:	461a      	mov	r2, r3
 8003382:	4916      	ldr	r1, [pc, #88]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 8003384:	4814      	ldr	r0, [pc, #80]	; (80033d8 <HAL_UART_RxCpltCallback+0x124>)
 8003386:	f004 f9e3 	bl	8007750 <HAL_UART_Receive_IT>
					break;
 800338a:	e009      	b.n	80033a0 <HAL_UART_RxCpltCallback+0xec>
						UART6_TxBuf[0] = 0x02;
 800338c:	4b18      	ldr	r3, [pc, #96]	; (80033f0 <HAL_UART_RxCpltCallback+0x13c>)
 800338e:	2202      	movs	r2, #2
 8003390:	701a      	strb	r2, [r3, #0]
						UART6_TxBuf[1] = Parameter;
 8003392:	4a17      	ldr	r2, [pc, #92]	; (80033f0 <HAL_UART_RxCpltCallback+0x13c>)
 8003394:	7b7b      	ldrb	r3, [r7, #13]
 8003396:	7053      	strb	r3, [r2, #1]
					break;
 8003398:	e002      	b.n	80033a0 <HAL_UART_RxCpltCallback+0xec>
					break;
 800339a:	bf00      	nop
 800339c:	e000      	b.n	80033a0 <HAL_UART_RxCpltCallback+0xec>
					break;
 800339e:	bf00      	nop
				}
			}
			if(Command != 0x02){
 80033a0:	7bbb      	ldrb	r3, [r7, #14]
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d00a      	beq.n	80033bc <HAL_UART_RxCpltCallback+0x108>
				UART6_RxBytes = 4;
 80033a6:	4b10      	ldr	r3, [pc, #64]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 80033a8:	2204      	movs	r2, #4
 80033aa:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 80033ac:	4b0e      	ldr	r3, [pc, #56]	; (80033e8 <HAL_UART_RxCpltCallback+0x134>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	461a      	mov	r2, r3
 80033b4:	4909      	ldr	r1, [pc, #36]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 80033b6:	4808      	ldr	r0, [pc, #32]	; (80033d8 <HAL_UART_RxCpltCallback+0x124>)
 80033b8:	f004 f9ca 	bl	8007750 <HAL_UART_Receive_IT>
			}
		memset(UART6_RxBuf, 48, sizeof(UART6_RxBuf));
 80033bc:	2232      	movs	r2, #50	; 0x32
 80033be:	2130      	movs	r1, #48	; 0x30
 80033c0:	4806      	ldr	r0, [pc, #24]	; (80033dc <HAL_UART_RxCpltCallback+0x128>)
 80033c2:	f005 f8db 	bl	800857c <memset>
	}
}
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200004ec 	.word	0x200004ec
 80033d4:	200004e8 	.word	0x200004e8
 80033d8:	20000594 	.word	0x20000594
 80033dc:	200002cc 	.word	0x200002cc
 80033e0:	20000293 	.word	0x20000293
 80033e4:	20000298 	.word	0x20000298
 80033e8:	20000026 	.word	0x20000026
 80033ec:	200006dc 	.word	0x200006dc
 80033f0:	20000294 	.word	0x20000294

080033f4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_DMA(&huart1, &rxBuf, 1); doesn't work for some reason...
	if(huart == &huart1){
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a0c      	ldr	r2, [pc, #48]	; (8003430 <HAL_UART_ErrorCallback+0x3c>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d104      	bne.n	800340e <HAL_UART_ErrorCallback+0x1a>
		HAL_UART_Receive_IT(&huart1, &rxBuf, 1);
 8003404:	2201      	movs	r2, #1
 8003406:	490b      	ldr	r1, [pc, #44]	; (8003434 <HAL_UART_ErrorCallback+0x40>)
 8003408:	4809      	ldr	r0, [pc, #36]	; (8003430 <HAL_UART_ErrorCallback+0x3c>)
 800340a:	f004 f9a1 	bl	8007750 <HAL_UART_Receive_IT>
	}
	if(huart == &huart6){
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a09      	ldr	r2, [pc, #36]	; (8003438 <HAL_UART_ErrorCallback+0x44>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d107      	bne.n	8003426 <HAL_UART_ErrorCallback+0x32>
		HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 8003416:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_UART_ErrorCallback+0x48>)
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	b29b      	uxth	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	4908      	ldr	r1, [pc, #32]	; (8003440 <HAL_UART_ErrorCallback+0x4c>)
 8003420:	4805      	ldr	r0, [pc, #20]	; (8003438 <HAL_UART_ErrorCallback+0x44>)
 8003422:	f004 f995 	bl	8007750 <HAL_UART_Receive_IT>
	}
}
 8003426:	bf00      	nop
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	200004ec 	.word	0x200004ec
 8003434:	200004e8 	.word	0x200004e8
 8003438:	20000594 	.word	0x20000594
 800343c:	20000026 	.word	0x20000026
 8003440:	200002cc 	.word	0x200002cc

08003444 <MODE_Set>:

void MODE_Set(SX1278_t * module, uint8_t mode){
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af02      	add	r7, sp, #8
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	70fb      	strb	r3, [r7, #3]
	  switch(mode){
 8003450:	78fb      	ldrb	r3, [r7, #3]
 8003452:	2b02      	cmp	r3, #2
 8003454:	d015      	beq.n	8003482 <MODE_Set+0x3e>
 8003456:	2b02      	cmp	r3, #2
 8003458:	dc17      	bgt.n	800348a <MODE_Set+0x46>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d002      	beq.n	8003464 <MODE_Set+0x20>
 800345e:	2b01      	cmp	r3, #1
 8003460:	d00b      	beq.n	800347a <MODE_Set+0x36>
		  case 2: // RTTY config
			  SX1278_RTTY_Config(module);
		  break;

		  default: // lets ignore that one
		  break;
 8003462:	e012      	b.n	800348a <MODE_Set+0x46>
			  SX1278_begin(module, SX1278_433MHZ, MIN_POWER, SX1278_LORA_SF_8, // air time ~ 495ms
 8003464:	2308      	movs	r3, #8
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	2303      	movs	r3, #3
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2302      	movs	r3, #2
 800346e:	2203      	movs	r2, #3
 8003470:	2100      	movs	r1, #0
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7fe f9de 	bl	8001834 <SX1278_begin>
		  break;
 8003478:	e008      	b.n	800348c <MODE_Set+0x48>
			  SX1278_FSK_Config(module);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7fd fff2 	bl	8001464 <SX1278_FSK_Config>
		  break;
 8003480:	e004      	b.n	800348c <MODE_Set+0x48>
			  SX1278_RTTY_Config(module);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7fd ff52 	bl	800132c <SX1278_RTTY_Config>
		  break;
 8003488:	e000      	b.n	800348c <MODE_Set+0x48>
		  break;
 800348a:	bf00      	nop
	  }
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a4:	d105      	bne.n	80034b2 <HAL_TIM_PeriodElapsedCallback+0x1e>
		sec_gps++;
 80034a6:	4b15      	ldr	r3, [pc, #84]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x68>)
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	3301      	adds	r3, #1
 80034ac:	b2da      	uxtb	r2, r3
 80034ae:	4b13      	ldr	r3, [pc, #76]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x68>)
 80034b0:	701a      	strb	r2, [r3, #0]
	}

	if(htim->Instance == TIM3){
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a12      	ldr	r2, [pc, #72]	; (8003500 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d102      	bne.n	80034c2 <HAL_TIM_PeriodElapsedCallback+0x2e>
		u_sec_delay = 1;
 80034bc:	4b11      	ldr	r3, [pc, #68]	; (8003504 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80034be:	2201      	movs	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM4){
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a10      	ldr	r2, [pc, #64]	; (8003508 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d105      	bne.n	80034d8 <HAL_TIM_PeriodElapsedCallback+0x44>
		HAL_TIM_Base_Stop_IT(&htim4);
 80034cc:	480f      	ldr	r0, [pc, #60]	; (800350c <HAL_TIM_PeriodElapsedCallback+0x78>)
 80034ce:	f003 fbb7 	bl	8006c40 <HAL_TIM_Base_Stop_IT>
		gsmRec = 1;
 80034d2:	4b0f      	ldr	r3, [pc, #60]	; (8003510 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM5){
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a0d      	ldr	r2, [pc, #52]	; (8003514 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d107      	bne.n	80034f2 <HAL_TIM_PeriodElapsedCallback+0x5e>
		HAL_TIM_Base_Stop_IT(&htim5);
 80034e2:	480d      	ldr	r0, [pc, #52]	; (8003518 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80034e4:	f003 fbac 	bl	8006c40 <HAL_TIM_Base_Stop_IT>
		GSM_On();
 80034e8:	f7fe ffe8 	bl	80024bc <GSM_On>
		HAL_TIM_Base_Start_IT(&htim4);
 80034ec:	4807      	ldr	r0, [pc, #28]	; (800350c <HAL_TIM_PeriodElapsedCallback+0x78>)
 80034ee:	f003 fb45 	bl	8006b7c <HAL_TIM_Base_Start_IT>
	}
}
 80034f2:	bf00      	nop
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	20000292 	.word	0x20000292
 8003500:	40000400 	.word	0x40000400
 8003504:	2000028c 	.word	0x2000028c
 8003508:	40000800 	.word	0x40000800
 800350c:	20000360 	.word	0x20000360
 8003510:	20000290 	.word	0x20000290
 8003514:	40000c00 	.word	0x40000c00
 8003518:	200003b0 	.word	0x200003b0

0800351c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin){
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	80fb      	strh	r3, [r7, #6]
	loraModuleIrq = 1;
 8003526:	4b04      	ldr	r3, [pc, #16]	; (8003538 <HAL_GPIO_EXTI_Callback+0x1c>)
 8003528:	2201      	movs	r2, #1
 800352a:	701a      	strb	r2, [r3, #0]
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	2000028a 	.word	0x2000028a

0800353c <RTTY_Send>:

void RTTY_Send(SX1278_t * module, uint8_t *buf, uint8_t len){
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	4613      	mov	r3, r2
 8003548:	71fb      	strb	r3, [r7, #7]
	uint16_t baudTimeout = 20;
 800354a:	2314      	movs	r3, #20
 800354c:	82bb      	strh	r3, [r7, #20]
	uint8_t i;
	uint8_t curChar = 0;
 800354e:	2300      	movs	r3, #0
 8003550:	74fb      	strb	r3, [r7, #19]

	SX1278_RTTY_Config(module);
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	f7fd feea 	bl	800132c <SX1278_RTTY_Config>

	for(i = 0; i < len; i++){
 8003558:	2300      	movs	r3, #0
 800355a:	75fb      	strb	r3, [r7, #23]
 800355c:	e00e      	b.n	800357c <RTTY_Send+0x40>
		curChar = buf[i];
 800355e:	7dfb      	ldrb	r3, [r7, #23]
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	4413      	add	r3, r2
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	74fb      	strb	r3, [r7, #19]
		RTTY_SendSingle(module, curChar, baudTimeout);
 8003568:	8abb      	ldrh	r3, [r7, #20]
 800356a:	b2da      	uxtb	r2, r3
 800356c:	7cfb      	ldrb	r3, [r7, #19]
 800356e:	4619      	mov	r1, r3
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f80c 	bl	800358e <RTTY_SendSingle>
	for(i = 0; i < len; i++){
 8003576:	7dfb      	ldrb	r3, [r7, #23]
 8003578:	3301      	adds	r3, #1
 800357a:	75fb      	strb	r3, [r7, #23]
 800357c:	7dfa      	ldrb	r2, [r7, #23]
 800357e:	79fb      	ldrb	r3, [r7, #7]
 8003580:	429a      	cmp	r2, r3
 8003582:	d3ec      	bcc.n	800355e <RTTY_Send+0x22>
	}
}
 8003584:	bf00      	nop
 8003586:	bf00      	nop
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <RTTY_SendSingle>:

void RTTY_SendSingle(SX1278_t * module, uint8_t buf, uint8_t timeout){
 800358e:	b580      	push	{r7, lr}
 8003590:	b084      	sub	sp, #16
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
 8003596:	460b      	mov	r3, r1
 8003598:	70fb      	strb	r3, [r7, #3]
 800359a:	4613      	mov	r3, r2
 800359c:	70bb      	strb	r3, [r7, #2]
	SX1278_RTTY_WriteLow(module); //start bit
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7fd ff0f 	bl	80013c2 <SX1278_RTTY_WriteLow>
	HAL_Delay(timeout);
 80035a4:	78bb      	ldrb	r3, [r7, #2]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 fe24 	bl	80041f4 <HAL_Delay>
	for(uint8_t j = 0; j < 8; j++){
 80035ac:	2300      	movs	r3, #0
 80035ae:	73fb      	strb	r3, [r7, #15]
 80035b0:	e015      	b.n	80035de <RTTY_SendSingle+0x50>
		if(bit_set(buf, j)){
 80035b2:	78fa      	ldrb	r2, [r7, #3]
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
 80035b6:	fa42 f303 	asr.w	r3, r2, r3
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <RTTY_SendSingle+0x3c>
			SX1278_RTTY_WriteHigh(module);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7fd ff25 	bl	8001412 <SX1278_RTTY_WriteHigh>
 80035c8:	e002      	b.n	80035d0 <RTTY_SendSingle+0x42>
		}else{
			SX1278_RTTY_WriteLow(module);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7fd fef9 	bl	80013c2 <SX1278_RTTY_WriteLow>
		}
		HAL_Delay(timeout);
 80035d0:	78bb      	ldrb	r3, [r7, #2]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 fe0e 	bl	80041f4 <HAL_Delay>
	for(uint8_t j = 0; j < 8; j++){
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
 80035da:	3301      	adds	r3, #1
 80035dc:	73fb      	strb	r3, [r7, #15]
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	2b07      	cmp	r3, #7
 80035e2:	d9e6      	bls.n	80035b2 <RTTY_SendSingle+0x24>
	}
	SX1278_RTTY_WriteHigh(module); // stop bit
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7fd ff14 	bl	8001412 <SX1278_RTTY_WriteHigh>
	HAL_Delay(30);
 80035ea:	201e      	movs	r0, #30
 80035ec:	f000 fe02 	bl	80041f4 <HAL_Delay>
	SX1278_RTTY_Stop(module);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f7fd fecd 	bl	8001390 <SX1278_RTTY_Stop>
}
 80035f6:	bf00      	nop
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <get_check_sum>:

uint8_t get_check_sum(char *string){
 80035fe:	b590      	push	{r4, r7, lr}
 8003600:	b085      	sub	sp, #20
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
	uint8_t XOR = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 1; i < strlen(string); i++) {
 800360a:	2301      	movs	r3, #1
 800360c:	73bb      	strb	r3, [r7, #14]
 800360e:	e009      	b.n	8003624 <get_check_sum+0x26>
		XOR = XOR ^ string[i];
 8003610:	7bbb      	ldrb	r3, [r7, #14]
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	4413      	add	r3, r2
 8003616:	781a      	ldrb	r2, [r3, #0]
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	4053      	eors	r3, r2
 800361c:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 1; i < strlen(string); i++) {
 800361e:	7bbb      	ldrb	r3, [r7, #14]
 8003620:	3301      	adds	r3, #1
 8003622:	73bb      	strb	r3, [r7, #14]
 8003624:	7bbc      	ldrb	r4, [r7, #14]
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fc fde4 	bl	80001f4 <strlen>
 800362c:	4603      	mov	r3, r0
 800362e:	429c      	cmp	r4, r3
 8003630:	d3ee      	bcc.n	8003610 <get_check_sum+0x12>
	}
	return XOR;
 8003632:	7bfb      	ldrb	r3, [r7, #15]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	bd90      	pop	{r4, r7, pc}

0800363c <crc_xor>:
uint8_t crc_xor(char *string){
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	uint8_t XOR = 0;
 8003644:	2300      	movs	r3, #0
 8003646:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; string[i] != '*' ; i++){
 8003648:	2300      	movs	r3, #0
 800364a:	73bb      	strb	r3, [r7, #14]
 800364c:	e009      	b.n	8003662 <crc_xor+0x26>
		XOR = XOR ^ string[i];
 800364e:	7bbb      	ldrb	r3, [r7, #14]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	4413      	add	r3, r2
 8003654:	781a      	ldrb	r2, [r3, #0]
 8003656:	7bfb      	ldrb	r3, [r7, #15]
 8003658:	4053      	eors	r3, r2
 800365a:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; string[i] != '*' ; i++){
 800365c:	7bbb      	ldrb	r3, [r7, #14]
 800365e:	3301      	adds	r3, #1
 8003660:	73bb      	strb	r3, [r7, #14]
 8003662:	7bbb      	ldrb	r3, [r7, #14]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	4413      	add	r3, r2
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b2a      	cmp	r3, #42	; 0x2a
 800366c:	d1ef      	bne.n	800364e <crc_xor+0x12>
	}
	return XOR;
 800366e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <make_string>:

void make_string(char *s, uint8_t size){
 800367c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800367e:	b099      	sub	sp, #100	; 0x64
 8003680:	af08      	add	r7, sp, #32
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	460b      	mov	r3, r1
 8003686:	70fb      	strb	r3, [r7, #3]
	uint8_t lon[10];
	uint8_t hei[9];
	uint8_t spe[7];

	//CLEAR TEMP BUFFERS (SOMETIMES IT HAS INFORMATION IN IT, BECAUSE IT USES MEMORY LOCATION THAT WERE TEMP USED FOR OTHER STUFF) ONLY WHEN THERE IS +1 elemt in array
	memset(time, 0, sizeof(time));
 8003688:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800368c:	220b      	movs	r2, #11
 800368e:	2100      	movs	r1, #0
 8003690:	4618      	mov	r0, r3
 8003692:	f004 ff73 	bl	800857c <memset>
	memset(lat, 0, sizeof(lat));
 8003696:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800369a:	220a      	movs	r2, #10
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f004 ff6c 	bl	800857c <memset>
	memset(lon, 0, sizeof(lon));
 80036a4:	f107 031c 	add.w	r3, r7, #28
 80036a8:	220a      	movs	r2, #10
 80036aa:	2100      	movs	r1, #0
 80036ac:	4618      	mov	r0, r3
 80036ae:	f004 ff65 	bl	800857c <memset>
	memset(hei, 0, sizeof(hei));
 80036b2:	f107 0310 	add.w	r3, r7, #16
 80036b6:	2209      	movs	r2, #9
 80036b8:	2100      	movs	r1, #0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f004 ff5e 	bl	800857c <memset>
	memset(spe, 0, sizeof(spe));
 80036c0:	f107 0308 	add.w	r3, r7, #8
 80036c4:	2207      	movs	r2, #7
 80036c6:	2100      	movs	r1, #0
 80036c8:	4618      	mov	r0, r3
 80036ca:	f004 ff57 	bl	800857c <memset>

	//Get all params from satalites data
	GPS_GetTime(time);
 80036ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fe fdf2 	bl	80022bc <GPS_GetTime>
	GPS_GetLat(lat);
 80036d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fe fd5f 	bl	80021a0 <GPS_GetLat>
	GPS_GetLon(lon);
 80036e2:	f107 031c 	add.w	r3, r7, #28
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe fd7e 	bl	80021e8 <GPS_GetLon>
	GPS_GetHei(hei);
 80036ec:	f107 0310 	add.w	r3, r7, #16
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7fe fdc1 	bl	8002278 <GPS_GetHei>
	GPS_GetSpe(spe);
 80036f6:	f107 0308 	add.w	r3, r7, #8
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fe fd9a 	bl	8002234 <GPS_GetSpe>

	snprintf(s, size, "\r\n$$IRBE5,%li,%s,%s,%s,%s,%s,%s,%.2f", ++num, time, lat, lon, hei, spe, &(UART6_DataBuf[1]), temp_mcu());
 8003700:	78fc      	ldrb	r4, [r7, #3]
 8003702:	4b24      	ldr	r3, [pc, #144]	; (8003794 <make_string+0x118>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	3301      	adds	r3, #1
 8003708:	4a22      	ldr	r2, [pc, #136]	; (8003794 <make_string+0x118>)
 800370a:	6013      	str	r3, [r2, #0]
 800370c:	4b21      	ldr	r3, [pc, #132]	; (8003794 <make_string+0x118>)
 800370e:	681d      	ldr	r5, [r3, #0]
 8003710:	f000 f886 	bl	8003820 <temp_mcu>
 8003714:	ee10 3a10 	vmov	r3, s0
 8003718:	4618      	mov	r0, r3
 800371a:	f7fc ff2d 	bl	8000578 <__aeabi_f2d>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003726:	4b1c      	ldr	r3, [pc, #112]	; (8003798 <make_string+0x11c>)
 8003728:	9305      	str	r3, [sp, #20]
 800372a:	f107 0308 	add.w	r3, r7, #8
 800372e:	9304      	str	r3, [sp, #16]
 8003730:	f107 0310 	add.w	r3, r7, #16
 8003734:	9303      	str	r3, [sp, #12]
 8003736:	f107 031c 	add.w	r3, r7, #28
 800373a:	9302      	str	r3, [sp, #8]
 800373c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	462b      	mov	r3, r5
 800374a:	4a14      	ldr	r2, [pc, #80]	; (800379c <make_string+0x120>)
 800374c:	4621      	mov	r1, r4
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f005 fb86 	bl	8008e60 <sniprintf>
	uint8_t l = strlen((char *)s);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7fc fd4d 	bl	80001f4 <strlen>
 800375a:	4603      	mov	r3, r0
 800375c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if(snprintf(s + l, size - l, "*%02x\r\n", get_check_sum((char *)s))  > size - 4 - 1){
 8003760:	78fb      	ldrb	r3, [r7, #3]
 8003762:	1f1c      	subs	r4, r3, #4
 8003764:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	18d5      	adds	r5, r2, r3
 800376c:	78fa      	ldrb	r2, [r7, #3]
 800376e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	461e      	mov	r6, r3
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7ff ff41 	bl	80035fe <get_check_sum>
 800377c:	4603      	mov	r3, r0
 800377e:	4a08      	ldr	r2, [pc, #32]	; (80037a0 <make_string+0x124>)
 8003780:	4631      	mov	r1, r6
 8003782:	4628      	mov	r0, r5
 8003784:	f005 fb6c 	bl	8008e60 <sniprintf>
 8003788:	4603      	mov	r3, r0
 800378a:	429c      	cmp	r4, r3
		//buffer overflow
		return;
	}
}
 800378c:	3744      	adds	r7, #68	; 0x44
 800378e:	46bd      	mov	sp, r7
 8003790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003792:	bf00      	nop
 8003794:	20000278 	.word	0x20000278
 8003798:	20000299 	.word	0x20000299
 800379c:	0800b394 	.word	0x0800b394
 80037a0:	0800b3bc 	.word	0x0800b3bc

080037a4 <make_string_gsm>:

void make_string_gsm(char *s, uint8_t size){
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b08e      	sub	sp, #56	; 0x38
 80037a8:	af02      	add	r7, sp, #8
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	460b      	mov	r3, r1
 80037ae:	70fb      	strb	r3, [r7, #3]
	uint8_t lat[10];
	uint8_t lon[10];
	uint8_t hei[9];

	//CLEAR TEMP BUFFERS (SOMETIMES IT HAS INFORMATION IN IT, BECAUSE IT USES MEMORY LOCATION THAT WERE TEMP USED FOR OTHER STUFF) ONLY WHEN THERE IS +1 elemt in array
	memset(lat, 0, sizeof(lat));
 80037b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037b4:	220a      	movs	r2, #10
 80037b6:	2100      	movs	r1, #0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f004 fedf 	bl	800857c <memset>
	memset(lon, 0, sizeof(lon));
 80037be:	f107 0318 	add.w	r3, r7, #24
 80037c2:	220a      	movs	r2, #10
 80037c4:	2100      	movs	r1, #0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f004 fed8 	bl	800857c <memset>
	memset(hei, 0, sizeof(hei));
 80037cc:	f107 030c 	add.w	r3, r7, #12
 80037d0:	2209      	movs	r2, #9
 80037d2:	2100      	movs	r1, #0
 80037d4:	4618      	mov	r0, r3
 80037d6:	f004 fed1 	bl	800857c <memset>

	//Get all params from satalites data
	GPS_GetLat(lat);
 80037da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fe fcde 	bl	80021a0 <GPS_GetLat>
	GPS_GetLon(lon);
 80037e4:	f107 0318 	add.w	r3, r7, #24
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7fe fcfd 	bl	80021e8 <GPS_GetLon>
	GPS_GetHei(hei);
 80037ee:	f107 030c 	add.w	r3, r7, #12
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fe fd40 	bl	8002278 <GPS_GetHei>

	snprintf(s, size, "Latitude:%s\nLongitude:%s\nHeight ASL:%s",lat, lon, hei);
 80037f8:	78f9      	ldrb	r1, [r7, #3]
 80037fa:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80037fe:	f107 030c 	add.w	r3, r7, #12
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	f107 0318 	add.w	r3, r7, #24
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	4613      	mov	r3, r2
 800380c:	4a03      	ldr	r2, [pc, #12]	; (800381c <make_string_gsm+0x78>)
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f005 fb26 	bl	8008e60 <sniprintf>
}
 8003814:	bf00      	nop
 8003816:	3730      	adds	r7, #48	; 0x30
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	0800b3c4 	.word	0x0800b3c4

08003820 <temp_mcu>:

float temp_mcu(void){
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
	  float TemperatureValue = 0;
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	607b      	str	r3, [r7, #4]
	  uint16_t value = 0;
 800382c:	2300      	movs	r3, #0
 800382e:	807b      	strh	r3, [r7, #2]
	  if (HAL_ADC_Start(&hadc1) != HAL_OK){
 8003830:	483f      	ldr	r0, [pc, #252]	; (8003930 <temp_mcu+0x110>)
 8003832:	f000 fd47 	bl	80042c4 <HAL_ADC_Start>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <temp_mcu+0x22>
		return HAL_ERROR;
 800383c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003840:	e065      	b.n	800390e <temp_mcu+0xee>
	  }
	  if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK) {
 8003842:	f04f 31ff 	mov.w	r1, #4294967295
 8003846:	483a      	ldr	r0, [pc, #232]	; (8003930 <temp_mcu+0x110>)
 8003848:	f000 fdf0 	bl	800442c <HAL_ADC_PollForConversion>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <temp_mcu+0x38>
	  return HAL_ERROR;
 8003852:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003856:	e05a      	b.n	800390e <temp_mcu+0xee>
	  }
	  if((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_EOC) !=  HAL_ADC_STATE_REG_EOC){
 8003858:	4835      	ldr	r0, [pc, #212]	; (8003930 <temp_mcu+0x110>)
 800385a:	f001 f901 	bl	8004a60 <HAL_ADC_GetState>
 800385e:	4603      	mov	r3, r0
 8003860:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003868:	d002      	beq.n	8003870 <temp_mcu+0x50>
	  return HAL_ERROR;
 800386a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800386e:	e04e      	b.n	800390e <temp_mcu+0xee>
	  }
	  value = HAL_ADC_GetValue(&hadc1);
 8003870:	482f      	ldr	r0, [pc, #188]	; (8003930 <temp_mcu+0x110>)
 8003872:	f000 ffa7 	bl	80047c4 <HAL_ADC_GetValue>
 8003876:	4603      	mov	r3, r0
 8003878:	807b      	strh	r3, [r7, #2]
	  TemperatureValue = value & 0x0fff;// 12 bit result
 800387a:	887b      	ldrh	r3, [r7, #2]
 800387c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003880:	ee07 3a90 	vmov	s15, r3
 8003884:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003888:	edc7 7a01 	vstr	s15, [r7, #4]
	  TemperatureValue *= 3300;
 800388c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003890:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003934 <temp_mcu+0x114>
 8003894:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003898:	edc7 7a01 	vstr	s15, [r7, #4]
	  TemperatureValue /= 0xfff; //Reading in mV
 800389c:	ed97 7a01 	vldr	s14, [r7, #4]
 80038a0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003938 <temp_mcu+0x118>
 80038a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038a8:	edc7 7a01 	vstr	s15, [r7, #4]
	  TemperatureValue /= 1000.0; //Reading in Volts
 80038ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80038b0:	eddf 6a22 	vldr	s13, [pc, #136]	; 800393c <temp_mcu+0x11c>
 80038b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038b8:	edc7 7a01 	vstr	s15, [r7, #4]
	  TemperatureValue -= 0.760; // Subtract the reference voltage at 25�C
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7fc fe5b 	bl	8000578 <__aeabi_f2d>
 80038c2:	a317      	add	r3, pc, #92	; (adr r3, 8003920 <temp_mcu+0x100>)
 80038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c8:	f7fc fcf6 	bl	80002b8 <__aeabi_dsub>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4610      	mov	r0, r2
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7fd f980 	bl	8000bd8 <__aeabi_d2f>
 80038d8:	4603      	mov	r3, r0
 80038da:	607b      	str	r3, [r7, #4]
	  TemperatureValue /= .0025; // Divide by slope 2.5mV
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f7fc fe4b 	bl	8000578 <__aeabi_f2d>
 80038e2:	a311      	add	r3, pc, #68	; (adr r3, 8003928 <temp_mcu+0x108>)
 80038e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e8:	f7fc ffc8 	bl	800087c <__aeabi_ddiv>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4610      	mov	r0, r2
 80038f2:	4619      	mov	r1, r3
 80038f4:	f7fd f970 	bl	8000bd8 <__aeabi_d2f>
 80038f8:	4603      	mov	r3, r0
 80038fa:	607b      	str	r3, [r7, #4]
	  TemperatureValue += 25.0; // Add the 25�C
 80038fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8003900:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003904:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003908:	edc7 7a01 	vstr	s15, [r7, #4]
	  return TemperatureValue;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	ee07 3a90 	vmov	s15, r3
  }
 8003912:	eeb0 0a67 	vmov.f32	s0, s15
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	f3af 8000 	nop.w
 8003920:	851eb852 	.word	0x851eb852
 8003924:	3fe851eb 	.word	0x3fe851eb
 8003928:	47ae147b 	.word	0x47ae147b
 800392c:	3f647ae1 	.word	0x3f647ae1
 8003930:	20000440 	.word	0x20000440
 8003934:	454e4000 	.word	0x454e4000
 8003938:	457ff000 	.word	0x457ff000
 800393c:	447a0000 	.word	0x447a0000

08003940 <charToInt>:
uint8_t charToInt(char* c){
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
	uint8_t num = 0;
 8003948:	2300      	movs	r3, #0
 800394a:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; 2 > i; i++){
 800394c:	2300      	movs	r3, #0
 800394e:	73bb      	strb	r3, [r7, #14]
 8003950:	e00b      	b.n	800396a <charToInt+0x2a>
	   	num += c[i] - '0';
 8003952:	7bbb      	ldrb	r3, [r7, #14]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	4413      	add	r3, r2
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	7bfb      	ldrb	r3, [r7, #15]
 800395c:	4413      	add	r3, r2
 800395e:	b2db      	uxtb	r3, r3
 8003960:	3b30      	subs	r3, #48	; 0x30
 8003962:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; 2 > i; i++){
 8003964:	7bbb      	ldrb	r3, [r7, #14]
 8003966:	3301      	adds	r3, #1
 8003968:	73bb      	strb	r3, [r7, #14]
 800396a:	7bbb      	ldrb	r3, [r7, #14]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d9f0      	bls.n	8003952 <charToInt+0x12>
	}
	return num;
 8003970:	7bfb      	ldrb	r3, [r7, #15]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800397e:	b480      	push	{r7}
 8003980:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003982:	b672      	cpsid	i
}
 8003984:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003986:	e7fe      	b.n	8003986 <Error_Handler+0x8>

08003988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	607b      	str	r3, [r7, #4]
 8003992:	4b10      	ldr	r3, [pc, #64]	; (80039d4 <HAL_MspInit+0x4c>)
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	4a0f      	ldr	r2, [pc, #60]	; (80039d4 <HAL_MspInit+0x4c>)
 8003998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800399c:	6453      	str	r3, [r2, #68]	; 0x44
 800399e:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <HAL_MspInit+0x4c>)
 80039a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039a6:	607b      	str	r3, [r7, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039aa:	2300      	movs	r3, #0
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	4b09      	ldr	r3, [pc, #36]	; (80039d4 <HAL_MspInit+0x4c>)
 80039b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b2:	4a08      	ldr	r2, [pc, #32]	; (80039d4 <HAL_MspInit+0x4c>)
 80039b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039b8:	6413      	str	r3, [r2, #64]	; 0x40
 80039ba:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <HAL_MspInit+0x4c>)
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	40023800 	.word	0x40023800

080039d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a0e      	ldr	r2, [pc, #56]	; (8003a20 <HAL_ADC_MspInit+0x48>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d115      	bne.n	8003a16 <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	4b0d      	ldr	r3, [pc, #52]	; (8003a24 <HAL_ADC_MspInit+0x4c>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f2:	4a0c      	ldr	r2, [pc, #48]	; (8003a24 <HAL_ADC_MspInit+0x4c>)
 80039f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039f8:	6453      	str	r3, [r2, #68]	; 0x44
 80039fa:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <HAL_ADC_MspInit+0x4c>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003a06:	2200      	movs	r2, #0
 8003a08:	2100      	movs	r1, #0
 8003a0a:	2012      	movs	r0, #18
 8003a0c:	f001 fa15 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003a10:	2012      	movs	r0, #18
 8003a12:	f001 fa2e 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a16:	bf00      	nop
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40012000 	.word	0x40012000
 8003a24:	40023800 	.word	0x40023800

08003a28 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a0b      	ldr	r2, [pc, #44]	; (8003a64 <HAL_CRC_MspInit+0x3c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d10d      	bne.n	8003a56 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	4b0a      	ldr	r3, [pc, #40]	; (8003a68 <HAL_CRC_MspInit+0x40>)
 8003a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a42:	4a09      	ldr	r2, [pc, #36]	; (8003a68 <HAL_CRC_MspInit+0x40>)
 8003a44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a48:	6313      	str	r3, [r2, #48]	; 0x30
 8003a4a:	4b07      	ldr	r3, [pc, #28]	; (8003a68 <HAL_CRC_MspInit+0x40>)
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003a56:	bf00      	nop
 8003a58:	3714      	adds	r7, #20
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40023000 	.word	0x40023000
 8003a68:	40023800 	.word	0x40023800

08003a6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08a      	sub	sp, #40	; 0x28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a74:	f107 0314 	add.w	r3, r7, #20
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	605a      	str	r2, [r3, #4]
 8003a7e:	609a      	str	r2, [r3, #8]
 8003a80:	60da      	str	r2, [r3, #12]
 8003a82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a19      	ldr	r2, [pc, #100]	; (8003af0 <HAL_SPI_MspInit+0x84>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d12b      	bne.n	8003ae6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	4b18      	ldr	r3, [pc, #96]	; (8003af4 <HAL_SPI_MspInit+0x88>)
 8003a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a96:	4a17      	ldr	r2, [pc, #92]	; (8003af4 <HAL_SPI_MspInit+0x88>)
 8003a98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a9e:	4b15      	ldr	r3, [pc, #84]	; (8003af4 <HAL_SPI_MspInit+0x88>)
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <HAL_SPI_MspInit+0x88>)
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab2:	4a10      	ldr	r2, [pc, #64]	; (8003af4 <HAL_SPI_MspInit+0x88>)
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aba:	4b0e      	ldr	r3, [pc, #56]	; (8003af4 <HAL_SPI_MspInit+0x88>)
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 8003ac6:	23e0      	movs	r3, #224	; 0xe0
 8003ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aca:	2302      	movs	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ad6:	2305      	movs	r3, #5
 8003ad8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ada:	f107 0314 	add.w	r3, r7, #20
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4805      	ldr	r0, [pc, #20]	; (8003af8 <HAL_SPI_MspInit+0x8c>)
 8003ae2:	f001 fd79 	bl	80055d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003ae6:	bf00      	nop
 8003ae8:	3728      	adds	r7, #40	; 0x28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40013000 	.word	0x40013000
 8003af4:	40023800 	.word	0x40023800
 8003af8:	40020000 	.word	0x40020000

08003afc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b0c:	d116      	bne.n	8003b3c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	4b36      	ldr	r3, [pc, #216]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	4a35      	ldr	r2, [pc, #212]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b1e:	4b33      	ldr	r3, [pc, #204]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	617b      	str	r3, [r7, #20]
 8003b28:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	201c      	movs	r0, #28
 8003b30:	f001 f983 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b34:	201c      	movs	r0, #28
 8003b36:	f001 f99c 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003b3a:	e052      	b.n	8003be2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a2b      	ldr	r2, [pc, #172]	; (8003bf0 <HAL_TIM_Base_MspInit+0xf4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d116      	bne.n	8003b74 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	4b28      	ldr	r3, [pc, #160]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	4a27      	ldr	r2, [pc, #156]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b50:	f043 0302 	orr.w	r3, r3, #2
 8003b54:	6413      	str	r3, [r2, #64]	; 0x40
 8003b56:	4b25      	ldr	r3, [pc, #148]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	613b      	str	r3, [r7, #16]
 8003b60:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b62:	2200      	movs	r2, #0
 8003b64:	2100      	movs	r1, #0
 8003b66:	201d      	movs	r0, #29
 8003b68:	f001 f967 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b6c:	201d      	movs	r0, #29
 8003b6e:	f001 f980 	bl	8004e72 <HAL_NVIC_EnableIRQ>
}
 8003b72:	e036      	b.n	8003be2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM4)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a1e      	ldr	r2, [pc, #120]	; (8003bf4 <HAL_TIM_Base_MspInit+0xf8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d116      	bne.n	8003bac <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	4b1a      	ldr	r3, [pc, #104]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	4a19      	ldr	r2, [pc, #100]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b88:	f043 0304 	orr.w	r3, r3, #4
 8003b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b8e:	4b17      	ldr	r3, [pc, #92]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	f003 0304 	and.w	r3, r3, #4
 8003b96:	60fb      	str	r3, [r7, #12]
 8003b98:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	201e      	movs	r0, #30
 8003ba0:	f001 f94b 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003ba4:	201e      	movs	r0, #30
 8003ba6:	f001 f964 	bl	8004e72 <HAL_NVIC_EnableIRQ>
}
 8003baa:	e01a      	b.n	8003be2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a11      	ldr	r2, [pc, #68]	; (8003bf8 <HAL_TIM_Base_MspInit+0xfc>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d115      	bne.n	8003be2 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	4b0c      	ldr	r3, [pc, #48]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	4a0b      	ldr	r2, [pc, #44]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003bc0:	f043 0308 	orr.w	r3, r3, #8
 8003bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003bc6:	4b09      	ldr	r3, [pc, #36]	; (8003bec <HAL_TIM_Base_MspInit+0xf0>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	60bb      	str	r3, [r7, #8]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	2032      	movs	r0, #50	; 0x32
 8003bd8:	f001 f92f 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003bdc:	2032      	movs	r0, #50	; 0x32
 8003bde:	f001 f948 	bl	8004e72 <HAL_NVIC_EnableIRQ>
}
 8003be2:	bf00      	nop
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	40000400 	.word	0x40000400
 8003bf4:	40000800 	.word	0x40000800
 8003bf8:	40000c00 	.word	0x40000c00

08003bfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b08e      	sub	sp, #56	; 0x38
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	609a      	str	r2, [r3, #8]
 8003c10:	60da      	str	r2, [r3, #12]
 8003c12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a6f      	ldr	r2, [pc, #444]	; (8003dd8 <HAL_UART_MspInit+0x1dc>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d164      	bne.n	8003ce8 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	623b      	str	r3, [r7, #32]
 8003c22:	4b6e      	ldr	r3, [pc, #440]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	4a6d      	ldr	r2, [pc, #436]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003c28:	f043 0310 	orr.w	r3, r3, #16
 8003c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c2e:	4b6b      	ldr	r3, [pc, #428]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	623b      	str	r3, [r7, #32]
 8003c38:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	61fb      	str	r3, [r7, #28]
 8003c3e:	4b67      	ldr	r3, [pc, #412]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	4a66      	ldr	r2, [pc, #408]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003c44:	f043 0301 	orr.w	r3, r3, #1
 8003c48:	6313      	str	r3, [r2, #48]	; 0x30
 8003c4a:	4b64      	ldr	r3, [pc, #400]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	61fb      	str	r3, [r7, #28]
 8003c54:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8003c56:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c64:	2303      	movs	r3, #3
 8003c66:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c68:	2307      	movs	r3, #7
 8003c6a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c70:	4619      	mov	r1, r3
 8003c72:	485b      	ldr	r0, [pc, #364]	; (8003de0 <HAL_UART_MspInit+0x1e4>)
 8003c74:	f001 fcb0 	bl	80055d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003c78:	4b5a      	ldr	r3, [pc, #360]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003c7a:	4a5b      	ldr	r2, [pc, #364]	; (8003de8 <HAL_UART_MspInit+0x1ec>)
 8003c7c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003c7e:	4b59      	ldr	r3, [pc, #356]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003c80:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c84:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c86:	4b57      	ldr	r3, [pc, #348]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c8c:	4b55      	ldr	r3, [pc, #340]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c92:	4b54      	ldr	r3, [pc, #336]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003c94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c98:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c9a:	4b52      	ldr	r3, [pc, #328]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ca0:	4b50      	ldr	r3, [pc, #320]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003ca6:	4b4f      	ldr	r3, [pc, #316]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003ca8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cac:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003cae:	4b4d      	ldr	r3, [pc, #308]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cb4:	4b4b      	ldr	r3, [pc, #300]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003cba:	484a      	ldr	r0, [pc, #296]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003cbc:	f001 f910 	bl	8004ee0 <HAL_DMA_Init>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003cc6:	f7ff fe5a 	bl	800397e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a45      	ldr	r2, [pc, #276]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003cce:	639a      	str	r2, [r3, #56]	; 0x38
 8003cd0:	4a44      	ldr	r2, [pc, #272]	; (8003de4 <HAL_UART_MspInit+0x1e8>)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2100      	movs	r1, #0
 8003cda:	2025      	movs	r0, #37	; 0x25
 8003cdc:	f001 f8ad 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ce0:	2025      	movs	r0, #37	; 0x25
 8003ce2:	f001 f8c6 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003ce6:	e073      	b.n	8003dd0 <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART2)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a3f      	ldr	r2, [pc, #252]	; (8003dec <HAL_UART_MspInit+0x1f0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d134      	bne.n	8003d5c <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	61bb      	str	r3, [r7, #24]
 8003cf6:	4b39      	ldr	r3, [pc, #228]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	4a38      	ldr	r2, [pc, #224]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d00:	6413      	str	r3, [r2, #64]	; 0x40
 8003d02:	4b36      	ldr	r3, [pc, #216]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	61bb      	str	r3, [r7, #24]
 8003d0c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	4b32      	ldr	r3, [pc, #200]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	4a31      	ldr	r2, [pc, #196]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d1e:	4b2f      	ldr	r3, [pc, #188]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GSM_TX_Pin|GSM_RX_Pin;
 8003d2a:	230c      	movs	r3, #12
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d36:	2303      	movs	r3, #3
 8003d38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d3a:	2307      	movs	r3, #7
 8003d3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d42:	4619      	mov	r1, r3
 8003d44:	4826      	ldr	r0, [pc, #152]	; (8003de0 <HAL_UART_MspInit+0x1e4>)
 8003d46:	f001 fc47 	bl	80055d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	2026      	movs	r0, #38	; 0x26
 8003d50:	f001 f873 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d54:	2026      	movs	r0, #38	; 0x26
 8003d56:	f001 f88c 	bl	8004e72 <HAL_NVIC_EnableIRQ>
}
 8003d5a:	e039      	b.n	8003dd0 <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART6)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a23      	ldr	r2, [pc, #140]	; (8003df0 <HAL_UART_MspInit+0x1f4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d134      	bne.n	8003dd0 <HAL_UART_MspInit+0x1d4>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003d66:	2300      	movs	r3, #0
 8003d68:	613b      	str	r3, [r7, #16]
 8003d6a:	4b1c      	ldr	r3, [pc, #112]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6e:	4a1b      	ldr	r2, [pc, #108]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d70:	f043 0320 	orr.w	r3, r3, #32
 8003d74:	6453      	str	r3, [r2, #68]	; 0x44
 8003d76:	4b19      	ldr	r3, [pc, #100]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7a:	f003 0320 	and.w	r3, r3, #32
 8003d7e:	613b      	str	r3, [r7, #16]
 8003d80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	4b15      	ldr	r3, [pc, #84]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8a:	4a14      	ldr	r2, [pc, #80]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	6313      	str	r3, [r2, #48]	; 0x30
 8003d92:	4b12      	ldr	r3, [pc, #72]	; (8003ddc <HAL_UART_MspInit+0x1e0>)
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8003d9e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da4:	2302      	movs	r3, #2
 8003da6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da8:	2300      	movs	r3, #0
 8003daa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dac:	2303      	movs	r3, #3
 8003dae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003db0:	2308      	movs	r3, #8
 8003db2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003db4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003db8:	4619      	mov	r1, r3
 8003dba:	4809      	ldr	r0, [pc, #36]	; (8003de0 <HAL_UART_MspInit+0x1e4>)
 8003dbc:	f001 fc0c 	bl	80055d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	2047      	movs	r0, #71	; 0x47
 8003dc6:	f001 f838 	bl	8004e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003dca:	2047      	movs	r0, #71	; 0x47
 8003dcc:	f001 f851 	bl	8004e72 <HAL_NVIC_EnableIRQ>
}
 8003dd0:	bf00      	nop
 8003dd2:	3738      	adds	r7, #56	; 0x38
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40011000 	.word	0x40011000
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	40020000 	.word	0x40020000
 8003de4:	20000488 	.word	0x20000488
 8003de8:	40026440 	.word	0x40026440
 8003dec:	40004400 	.word	0x40004400
 8003df0:	40011400 	.word	0x40011400

08003df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003df8:	e7fe      	b.n	8003df8 <NMI_Handler+0x4>

08003dfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dfe:	e7fe      	b.n	8003dfe <HardFault_Handler+0x4>

08003e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e04:	e7fe      	b.n	8003e04 <MemManage_Handler+0x4>

08003e06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e0a:	e7fe      	b.n	8003e0a <BusFault_Handler+0x4>

08003e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e10:	e7fe      	b.n	8003e10 <UsageFault_Handler+0x4>

08003e12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e12:	b480      	push	{r7}
 8003e14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e16:	bf00      	nop
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e32:	bf00      	nop
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e40:	f000 f9b8 	bl	80041b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e44:	bf00      	nop
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003e4c:	4802      	ldr	r0, [pc, #8]	; (8003e58 <ADC_IRQHandler+0x10>)
 8003e4e:	f000 fb78 	bl	8004542 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003e52:	bf00      	nop
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	20000440 	.word	0x20000440

08003e5c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RF_SCK_Pin);
 8003e60:	2020      	movs	r0, #32
 8003e62:	f001 fd6f 	bl	8005944 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}
	...

08003e6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e70:	4802      	ldr	r0, [pc, #8]	; (8003e7c <TIM2_IRQHandler+0x10>)
 8003e72:	f002 ff14 	bl	8006c9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000694 	.word	0x20000694

08003e80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003e84:	4802      	ldr	r0, [pc, #8]	; (8003e90 <TIM3_IRQHandler+0x10>)
 8003e86:	f002 ff0a 	bl	8006c9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	200003f8 	.word	0x200003f8

08003e94 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e98:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <TIM4_IRQHandler+0x10>)
 8003e9a:	f002 ff00 	bl	8006c9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20000360 	.word	0x20000360

08003ea8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003eac:	4802      	ldr	r0, [pc, #8]	; (8003eb8 <USART1_IRQHandler+0x10>)
 8003eae:	f003 fc7f 	bl	80077b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	200004ec 	.word	0x200004ec

08003ebc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003ec0:	4802      	ldr	r0, [pc, #8]	; (8003ecc <USART2_IRQHandler+0x10>)
 8003ec2:	f003 fc75 	bl	80077b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	200006dc 	.word	0x200006dc

08003ed0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003ed4:	4802      	ldr	r0, [pc, #8]	; (8003ee0 <TIM5_IRQHandler+0x10>)
 8003ed6:	f002 fee2 	bl	8006c9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	200003b0 	.word	0x200003b0

08003ee4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003ee8:	4802      	ldr	r0, [pc, #8]	; (8003ef4 <DMA2_Stream2_IRQHandler+0x10>)
 8003eea:	f001 f939 	bl	8005160 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20000488 	.word	0x20000488

08003ef8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003efc:	4802      	ldr	r0, [pc, #8]	; (8003f08 <USART6_IRQHandler+0x10>)
 8003efe:	f003 fc57 	bl	80077b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003f02:	bf00      	nop
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20000594 	.word	0x20000594

08003f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
	return 1;
 8003f10:	2301      	movs	r3, #1
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <_kill>:

int _kill(int pid, int sig)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f26:	f004 faf1 	bl	800850c <__errno>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2216      	movs	r2, #22
 8003f2e:	601a      	str	r2, [r3, #0]
	return -1;
 8003f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3708      	adds	r7, #8
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <_exit>:

void _exit (int status)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003f44:	f04f 31ff 	mov.w	r1, #4294967295
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f7ff ffe7 	bl	8003f1c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003f4e:	e7fe      	b.n	8003f4e <_exit+0x12>

08003f50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	617b      	str	r3, [r7, #20]
 8003f60:	e00a      	b.n	8003f78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003f62:	f3af 8000 	nop.w
 8003f66:	4601      	mov	r1, r0
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	60ba      	str	r2, [r7, #8]
 8003f6e:	b2ca      	uxtb	r2, r1
 8003f70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	3301      	adds	r3, #1
 8003f76:	617b      	str	r3, [r7, #20]
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	dbf0      	blt.n	8003f62 <_read+0x12>
	}

return len;
 8003f80:	687b      	ldr	r3, [r7, #4]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b086      	sub	sp, #24
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	60f8      	str	r0, [r7, #12]
 8003f92:	60b9      	str	r1, [r7, #8]
 8003f94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f96:	2300      	movs	r3, #0
 8003f98:	617b      	str	r3, [r7, #20]
 8003f9a:	e009      	b.n	8003fb0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	1c5a      	adds	r2, r3, #1
 8003fa0:	60ba      	str	r2, [r7, #8]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	3301      	adds	r3, #1
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	dbf1      	blt.n	8003f9c <_write+0x12>
	}
	return len;
 8003fb8:	687b      	ldr	r3, [r7, #4]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3718      	adds	r7, #24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <_close>:

int _close(int file)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
	return -1;
 8003fca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b083      	sub	sp, #12
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
 8003fe2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003fea:	605a      	str	r2, [r3, #4]
	return 0;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <_isatty>:

int _isatty(int file)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
	return 1;
 8004002:	2301      	movs	r3, #1
}
 8004004:	4618      	mov	r0, r3
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
	return 0;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
	...

0800402c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004034:	4a14      	ldr	r2, [pc, #80]	; (8004088 <_sbrk+0x5c>)
 8004036:	4b15      	ldr	r3, [pc, #84]	; (800408c <_sbrk+0x60>)
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004040:	4b13      	ldr	r3, [pc, #76]	; (8004090 <_sbrk+0x64>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d102      	bne.n	800404e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004048:	4b11      	ldr	r3, [pc, #68]	; (8004090 <_sbrk+0x64>)
 800404a:	4a12      	ldr	r2, [pc, #72]	; (8004094 <_sbrk+0x68>)
 800404c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800404e:	4b10      	ldr	r3, [pc, #64]	; (8004090 <_sbrk+0x64>)
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4413      	add	r3, r2
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	429a      	cmp	r2, r3
 800405a:	d207      	bcs.n	800406c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800405c:	f004 fa56 	bl	800850c <__errno>
 8004060:	4603      	mov	r3, r0
 8004062:	220c      	movs	r2, #12
 8004064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004066:	f04f 33ff 	mov.w	r3, #4294967295
 800406a:	e009      	b.n	8004080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800406c:	4b08      	ldr	r3, [pc, #32]	; (8004090 <_sbrk+0x64>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004072:	4b07      	ldr	r3, [pc, #28]	; (8004090 <_sbrk+0x64>)
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4413      	add	r3, r2
 800407a:	4a05      	ldr	r2, [pc, #20]	; (8004090 <_sbrk+0x64>)
 800407c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800407e:	68fb      	ldr	r3, [r7, #12]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	20018000 	.word	0x20018000
 800408c:	00000400 	.word	0x00000400
 8004090:	20000300 	.word	0x20000300
 8004094:	20000860 	.word	0x20000860

08004098 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800409c:	4b06      	ldr	r3, [pc, #24]	; (80040b8 <SystemInit+0x20>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a2:	4a05      	ldr	r2, [pc, #20]	; (80040b8 <SystemInit+0x20>)
 80040a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	e000ed00 	.word	0xe000ed00

080040bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80040bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80040c0:	480d      	ldr	r0, [pc, #52]	; (80040f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80040c2:	490e      	ldr	r1, [pc, #56]	; (80040fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80040c4:	4a0e      	ldr	r2, [pc, #56]	; (8004100 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80040c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040c8:	e002      	b.n	80040d0 <LoopCopyDataInit>

080040ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040ce:	3304      	adds	r3, #4

080040d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040d4:	d3f9      	bcc.n	80040ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040d6:	4a0b      	ldr	r2, [pc, #44]	; (8004104 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80040d8:	4c0b      	ldr	r4, [pc, #44]	; (8004108 <LoopFillZerobss+0x26>)
  movs r3, #0
 80040da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040dc:	e001      	b.n	80040e2 <LoopFillZerobss>

080040de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040e0:	3204      	adds	r2, #4

080040e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040e4:	d3fb      	bcc.n	80040de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80040e6:	f7ff ffd7 	bl	8004098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040ea:	f004 fa15 	bl	8008518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040ee:	f7fe faff 	bl	80026f0 <main>
  bx  lr    
 80040f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80040f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80040f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040fc:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8004100:	0800b814 	.word	0x0800b814
  ldr r2, =_sbss
 8004104:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8004108:	2000085c 	.word	0x2000085c

0800410c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800410c:	e7fe      	b.n	800410c <DMA1_Stream0_IRQHandler>
	...

08004110 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004114:	4b0e      	ldr	r3, [pc, #56]	; (8004150 <HAL_Init+0x40>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a0d      	ldr	r2, [pc, #52]	; (8004150 <HAL_Init+0x40>)
 800411a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800411e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <HAL_Init+0x40>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a0a      	ldr	r2, [pc, #40]	; (8004150 <HAL_Init+0x40>)
 8004126:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800412a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800412c:	4b08      	ldr	r3, [pc, #32]	; (8004150 <HAL_Init+0x40>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a07      	ldr	r2, [pc, #28]	; (8004150 <HAL_Init+0x40>)
 8004132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004136:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004138:	2003      	movs	r0, #3
 800413a:	f000 fe73 	bl	8004e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800413e:	200f      	movs	r0, #15
 8004140:	f000 f808 	bl	8004154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004144:	f7ff fc20 	bl	8003988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40023c00 	.word	0x40023c00

08004154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800415c:	4b12      	ldr	r3, [pc, #72]	; (80041a8 <HAL_InitTick+0x54>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	4b12      	ldr	r3, [pc, #72]	; (80041ac <HAL_InitTick+0x58>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4619      	mov	r1, r3
 8004166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800416a:	fbb3 f3f1 	udiv	r3, r3, r1
 800416e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fe8b 	bl	8004e8e <HAL_SYSTICK_Config>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e00e      	b.n	80041a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b0f      	cmp	r3, #15
 8004186:	d80a      	bhi.n	800419e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004188:	2200      	movs	r2, #0
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	f04f 30ff 	mov.w	r0, #4294967295
 8004190:	f000 fe53 	bl	8004e3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004194:	4a06      	ldr	r2, [pc, #24]	; (80041b0 <HAL_InitTick+0x5c>)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	e000      	b.n	80041a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	20000028 	.word	0x20000028
 80041ac:	20000030 	.word	0x20000030
 80041b0:	2000002c 	.word	0x2000002c

080041b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041b8:	4b06      	ldr	r3, [pc, #24]	; (80041d4 <HAL_IncTick+0x20>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <HAL_IncTick+0x24>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4413      	add	r3, r2
 80041c4:	4a04      	ldr	r2, [pc, #16]	; (80041d8 <HAL_IncTick+0x24>)
 80041c6:	6013      	str	r3, [r2, #0]
}
 80041c8:	bf00      	nop
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	20000030 	.word	0x20000030
 80041d8:	20000848 	.word	0x20000848

080041dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
  return uwTick;
 80041e0:	4b03      	ldr	r3, [pc, #12]	; (80041f0 <HAL_GetTick+0x14>)
 80041e2:	681b      	ldr	r3, [r3, #0]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	20000848 	.word	0x20000848

080041f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041fc:	f7ff ffee 	bl	80041dc <HAL_GetTick>
 8004200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420c:	d005      	beq.n	800421a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800420e:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <HAL_Delay+0x44>)
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	4413      	add	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800421a:	bf00      	nop
 800421c:	f7ff ffde 	bl	80041dc <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	429a      	cmp	r2, r3
 800422a:	d8f7      	bhi.n	800421c <HAL_Delay+0x28>
  {
  }
}
 800422c:	bf00      	nop
 800422e:	bf00      	nop
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20000030 	.word	0x20000030

0800423c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e033      	b.n	80042ba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	2b00      	cmp	r3, #0
 8004258:	d109      	bne.n	800426e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff fbbc 	bl	80039d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	f003 0310 	and.w	r3, r3, #16
 8004276:	2b00      	cmp	r3, #0
 8004278:	d118      	bne.n	80042ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004282:	f023 0302 	bic.w	r3, r3, #2
 8004286:	f043 0202 	orr.w	r2, r3, #2
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 fbf2 	bl	8004a78 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	f023 0303 	bic.w	r3, r3, #3
 80042a2:	f043 0201 	orr.w	r2, r3, #1
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	641a      	str	r2, [r3, #64]	; 0x40
 80042aa:	e001      	b.n	80042b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
	...

080042c4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80042cc:	2300      	movs	r3, #0
 80042ce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d101      	bne.n	80042de <HAL_ADC_Start+0x1a>
 80042da:	2302      	movs	r3, #2
 80042dc:	e097      	b.n	800440e <HAL_ADC_Start+0x14a>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d018      	beq.n	8004326 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0201 	orr.w	r2, r2, #1
 8004302:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004304:	4b45      	ldr	r3, [pc, #276]	; (800441c <HAL_ADC_Start+0x158>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a45      	ldr	r2, [pc, #276]	; (8004420 <HAL_ADC_Start+0x15c>)
 800430a:	fba2 2303 	umull	r2, r3, r2, r3
 800430e:	0c9a      	lsrs	r2, r3, #18
 8004310:	4613      	mov	r3, r2
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	4413      	add	r3, r2
 8004316:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004318:	e002      	b.n	8004320 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	3b01      	subs	r3, #1
 800431e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f9      	bne.n	800431a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	2b01      	cmp	r3, #1
 8004332:	d15f      	bne.n	80043f4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800433c:	f023 0301 	bic.w	r3, r3, #1
 8004340:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004352:	2b00      	cmp	r3, #0
 8004354:	d007      	beq.n	8004366 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800435e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800436e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004372:	d106      	bne.n	8004382 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004378:	f023 0206 	bic.w	r2, r3, #6
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	645a      	str	r2, [r3, #68]	; 0x44
 8004380:	e002      	b.n	8004388 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004390:	4b24      	ldr	r3, [pc, #144]	; (8004424 <HAL_ADC_Start+0x160>)
 8004392:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800439c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 031f 	and.w	r3, r3, #31
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10f      	bne.n	80043ca <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d129      	bne.n	800440c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043c6:	609a      	str	r2, [r3, #8]
 80043c8:	e020      	b.n	800440c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a16      	ldr	r2, [pc, #88]	; (8004428 <HAL_ADC_Start+0x164>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d11b      	bne.n	800440c <HAL_ADC_Start+0x148>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d114      	bne.n	800440c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043f0:	609a      	str	r2, [r3, #8]
 80043f2:	e00b      	b.n	800440c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f8:	f043 0210 	orr.w	r2, r3, #16
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004404:	f043 0201 	orr.w	r2, r3, #1
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	20000028 	.word	0x20000028
 8004420:	431bde83 	.word	0x431bde83
 8004424:	40012300 	.word	0x40012300
 8004428:	40012000 	.word	0x40012000

0800442c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004436:	2300      	movs	r3, #0
 8004438:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004448:	d113      	bne.n	8004472 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004454:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004458:	d10b      	bne.n	8004472 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f043 0220 	orr.w	r2, r3, #32
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e063      	b.n	800453a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004472:	f7ff feb3 	bl	80041dc <HAL_GetTick>
 8004476:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004478:	e021      	b.n	80044be <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004480:	d01d      	beq.n	80044be <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <HAL_ADC_PollForConversion+0x6c>
 8004488:	f7ff fea8 	bl	80041dc <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d212      	bcs.n	80044be <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d00b      	beq.n	80044be <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	f043 0204 	orr.w	r2, r3, #4
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e03d      	b.n	800453a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d1d6      	bne.n	800447a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f06f 0212 	mvn.w	r2, #18
 80044d4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d123      	bne.n	8004538 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d11f      	bne.n	8004538 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004502:	2b00      	cmp	r3, #0
 8004504:	d006      	beq.n	8004514 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004510:	2b00      	cmp	r3, #0
 8004512:	d111      	bne.n	8004538 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004518:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d105      	bne.n	8004538 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	f043 0201 	orr.w	r2, r3, #1
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800454a:	2300      	movs	r3, #0
 800454c:	60fb      	str	r3, [r7, #12]
 800454e:	2300      	movs	r3, #0
 8004550:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b02      	cmp	r3, #2
 800455e:	bf0c      	ite	eq
 8004560:	2301      	moveq	r3, #1
 8004562:	2300      	movne	r3, #0
 8004564:	b2db      	uxtb	r3, r3
 8004566:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f003 0320 	and.w	r3, r3, #32
 8004572:	2b20      	cmp	r3, #32
 8004574:	bf0c      	ite	eq
 8004576:	2301      	moveq	r3, #1
 8004578:	2300      	movne	r3, #0
 800457a:	b2db      	uxtb	r3, r3
 800457c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d049      	beq.n	8004618 <HAL_ADC_IRQHandler+0xd6>
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d046      	beq.n	8004618 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	f003 0310 	and.w	r3, r3, #16
 8004592:	2b00      	cmp	r3, #0
 8004594:	d105      	bne.n	80045a2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d12b      	bne.n	8004608 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d127      	bne.n	8004608 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d006      	beq.n	80045d4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d119      	bne.n	8004608 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685a      	ldr	r2, [r3, #4]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0220 	bic.w	r2, r2, #32
 80045e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d105      	bne.n	8004608 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004600:	f043 0201 	orr.w	r2, r3, #1
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f8e8 	bl	80047de <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f06f 0212 	mvn.w	r2, #18
 8004616:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b04      	cmp	r3, #4
 8004624:	bf0c      	ite	eq
 8004626:	2301      	moveq	r3, #1
 8004628:	2300      	movne	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004638:	2b80      	cmp	r3, #128	; 0x80
 800463a:	bf0c      	ite	eq
 800463c:	2301      	moveq	r3, #1
 800463e:	2300      	movne	r3, #0
 8004640:	b2db      	uxtb	r3, r3
 8004642:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d057      	beq.n	80046fa <HAL_ADC_IRQHandler+0x1b8>
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d054      	beq.n	80046fa <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004654:	f003 0310 	and.w	r3, r3, #16
 8004658:	2b00      	cmp	r3, #0
 800465a:	d105      	bne.n	8004668 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004660:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d139      	bne.n	80046ea <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004680:	2b00      	cmp	r3, #0
 8004682:	d006      	beq.n	8004692 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800468e:	2b00      	cmp	r3, #0
 8004690:	d12b      	bne.n	80046ea <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800469c:	2b00      	cmp	r3, #0
 800469e:	d124      	bne.n	80046ea <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d11d      	bne.n	80046ea <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d119      	bne.n	80046ea <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046c4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d105      	bne.n	80046ea <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	f043 0201 	orr.w	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fac0 	bl	8004c70 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 020c 	mvn.w	r2, #12
 80046f8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b01      	cmp	r3, #1
 8004706:	bf0c      	ite	eq
 8004708:	2301      	moveq	r3, #1
 800470a:	2300      	movne	r3, #0
 800470c:	b2db      	uxtb	r3, r3
 800470e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471a:	2b40      	cmp	r3, #64	; 0x40
 800471c:	bf0c      	ite	eq
 800471e:	2301      	moveq	r3, #1
 8004720:	2300      	movne	r3, #0
 8004722:	b2db      	uxtb	r3, r3
 8004724:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d017      	beq.n	800475c <HAL_ADC_IRQHandler+0x21a>
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d014      	beq.n	800475c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0301 	and.w	r3, r3, #1
 800473c:	2b01      	cmp	r3, #1
 800473e:	d10d      	bne.n	800475c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f850 	bl	80047f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f06f 0201 	mvn.w	r2, #1
 800475a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	2b20      	cmp	r3, #32
 8004768:	bf0c      	ite	eq
 800476a:	2301      	moveq	r3, #1
 800476c:	2300      	movne	r3, #0
 800476e:	b2db      	uxtb	r3, r3
 8004770:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800477c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004780:	bf0c      	ite	eq
 8004782:	2301      	moveq	r3, #1
 8004784:	2300      	movne	r3, #0
 8004786:	b2db      	uxtb	r3, r3
 8004788:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d015      	beq.n	80047bc <HAL_ADC_IRQHandler+0x27a>
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d012      	beq.n	80047bc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479a:	f043 0202 	orr.w	r2, r3, #2
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f06f 0220 	mvn.w	r2, #32
 80047aa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f82a 	bl	8004806 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f06f 0220 	mvn.w	r2, #32
 80047ba:	601a      	str	r2, [r3, #0]
  }
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
	...

0800481c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_ADC_ConfigChannel+0x1c>
 8004834:	2302      	movs	r3, #2
 8004836:	e105      	b.n	8004a44 <HAL_ADC_ConfigChannel+0x228>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b09      	cmp	r3, #9
 8004846:	d925      	bls.n	8004894 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68d9      	ldr	r1, [r3, #12]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	b29b      	uxth	r3, r3
 8004854:	461a      	mov	r2, r3
 8004856:	4613      	mov	r3, r2
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	4413      	add	r3, r2
 800485c:	3b1e      	subs	r3, #30
 800485e:	2207      	movs	r2, #7
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	43da      	mvns	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	400a      	ands	r2, r1
 800486c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68d9      	ldr	r1, [r3, #12]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	b29b      	uxth	r3, r3
 800487e:	4618      	mov	r0, r3
 8004880:	4603      	mov	r3, r0
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	4403      	add	r3, r0
 8004886:	3b1e      	subs	r3, #30
 8004888:	409a      	lsls	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	60da      	str	r2, [r3, #12]
 8004892:	e022      	b.n	80048da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6919      	ldr	r1, [r3, #16]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	4613      	mov	r3, r2
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	4413      	add	r3, r2
 80048a8:	2207      	movs	r2, #7
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
 80048ae:	43da      	mvns	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	400a      	ands	r2, r1
 80048b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6919      	ldr	r1, [r3, #16]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	4618      	mov	r0, r3
 80048ca:	4603      	mov	r3, r0
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	4403      	add	r3, r0
 80048d0:	409a      	lsls	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b06      	cmp	r3, #6
 80048e0:	d824      	bhi.n	800492c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	3b05      	subs	r3, #5
 80048f4:	221f      	movs	r2, #31
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	43da      	mvns	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	400a      	ands	r2, r1
 8004902:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	b29b      	uxth	r3, r3
 8004910:	4618      	mov	r0, r3
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	4613      	mov	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	3b05      	subs	r3, #5
 800491e:	fa00 f203 	lsl.w	r2, r0, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	430a      	orrs	r2, r1
 8004928:	635a      	str	r2, [r3, #52]	; 0x34
 800492a:	e04c      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b0c      	cmp	r3, #12
 8004932:	d824      	bhi.n	800497e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	3b23      	subs	r3, #35	; 0x23
 8004946:	221f      	movs	r2, #31
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	43da      	mvns	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	400a      	ands	r2, r1
 8004954:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	b29b      	uxth	r3, r3
 8004962:	4618      	mov	r0, r3
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	3b23      	subs	r3, #35	; 0x23
 8004970:	fa00 f203 	lsl.w	r2, r0, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	631a      	str	r2, [r3, #48]	; 0x30
 800497c:	e023      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	3b41      	subs	r3, #65	; 0x41
 8004990:	221f      	movs	r2, #31
 8004992:	fa02 f303 	lsl.w	r3, r2, r3
 8004996:	43da      	mvns	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	400a      	ands	r2, r1
 800499e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	4618      	mov	r0, r3
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	3b41      	subs	r3, #65	; 0x41
 80049ba:	fa00 f203 	lsl.w	r2, r0, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80049c6:	4b22      	ldr	r3, [pc, #136]	; (8004a50 <HAL_ADC_ConfigChannel+0x234>)
 80049c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a21      	ldr	r2, [pc, #132]	; (8004a54 <HAL_ADC_ConfigChannel+0x238>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d109      	bne.n	80049e8 <HAL_ADC_ConfigChannel+0x1cc>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b12      	cmp	r3, #18
 80049da:	d105      	bne.n	80049e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a19      	ldr	r2, [pc, #100]	; (8004a54 <HAL_ADC_ConfigChannel+0x238>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d123      	bne.n	8004a3a <HAL_ADC_ConfigChannel+0x21e>
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b10      	cmp	r3, #16
 80049f8:	d003      	beq.n	8004a02 <HAL_ADC_ConfigChannel+0x1e6>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b11      	cmp	r3, #17
 8004a00:	d11b      	bne.n	8004a3a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2b10      	cmp	r3, #16
 8004a14:	d111      	bne.n	8004a3a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004a16:	4b10      	ldr	r3, [pc, #64]	; (8004a58 <HAL_ADC_ConfigChannel+0x23c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a10      	ldr	r2, [pc, #64]	; (8004a5c <HAL_ADC_ConfigChannel+0x240>)
 8004a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a20:	0c9a      	lsrs	r2, r3, #18
 8004a22:	4613      	mov	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	4413      	add	r3, r2
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a2c:	e002      	b.n	8004a34 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	3b01      	subs	r3, #1
 8004a32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1f9      	bne.n	8004a2e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	40012300 	.word	0x40012300
 8004a54:	40012000 	.word	0x40012000
 8004a58:	20000028 	.word	0x20000028
 8004a5c:	431bde83 	.word	0x431bde83

08004a60 <HAL_ADC_GetState>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a80:	4b79      	ldr	r3, [pc, #484]	; (8004c68 <ADC_Init+0x1f0>)
 8004a82:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004aac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	6859      	ldr	r1, [r3, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	021a      	lsls	r2, r3, #8
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004ad0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6859      	ldr	r1, [r3, #4]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689a      	ldr	r2, [r3, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004af2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6899      	ldr	r1, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0a:	4a58      	ldr	r2, [pc, #352]	; (8004c6c <ADC_Init+0x1f4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d022      	beq.n	8004b56 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689a      	ldr	r2, [r3, #8]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b1e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6899      	ldr	r1, [r3, #8]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6899      	ldr	r1, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	430a      	orrs	r2, r1
 8004b52:	609a      	str	r2, [r3, #8]
 8004b54:	e00f      	b.n	8004b76 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689a      	ldr	r2, [r3, #8]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b74:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 0202 	bic.w	r2, r2, #2
 8004b84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6899      	ldr	r1, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	7e1b      	ldrb	r3, [r3, #24]
 8004b90:	005a      	lsls	r2, r3, #1
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d01b      	beq.n	8004bdc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bb2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004bc2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6859      	ldr	r1, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	035a      	lsls	r2, r3, #13
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
 8004bda:	e007      	b.n	8004bec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004bfa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	3b01      	subs	r3, #1
 8004c08:	051a      	lsls	r2, r3, #20
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6899      	ldr	r1, [r3, #8]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c2e:	025a      	lsls	r2, r3, #9
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6899      	ldr	r1, [r3, #8]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	029a      	lsls	r2, r3, #10
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	609a      	str	r2, [r3, #8]
}
 8004c5c:	bf00      	nop
 8004c5e:	3714      	adds	r7, #20
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr
 8004c68:	40012300 	.word	0x40012300
 8004c6c:	0f000001 	.word	0x0f000001

08004c70 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c94:	4b0c      	ldr	r3, [pc, #48]	; (8004cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004cb6:	4a04      	ldr	r2, [pc, #16]	; (8004cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	60d3      	str	r3, [r2, #12]
}
 8004cbc:	bf00      	nop
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	e000ed00 	.word	0xe000ed00

08004ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cd0:	4b04      	ldr	r3, [pc, #16]	; (8004ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	0a1b      	lsrs	r3, r3, #8
 8004cd6:	f003 0307 	and.w	r3, r3, #7
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	e000ed00 	.word	0xe000ed00

08004ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	db0b      	blt.n	8004d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	f003 021f 	and.w	r2, r3, #31
 8004d00:	4907      	ldr	r1, [pc, #28]	; (8004d20 <__NVIC_EnableIRQ+0x38>)
 8004d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d06:	095b      	lsrs	r3, r3, #5
 8004d08:	2001      	movs	r0, #1
 8004d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8004d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	e000e100 	.word	0xe000e100

08004d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	6039      	str	r1, [r7, #0]
 8004d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	db0a      	blt.n	8004d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	490c      	ldr	r1, [pc, #48]	; (8004d70 <__NVIC_SetPriority+0x4c>)
 8004d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d42:	0112      	lsls	r2, r2, #4
 8004d44:	b2d2      	uxtb	r2, r2
 8004d46:	440b      	add	r3, r1
 8004d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d4c:	e00a      	b.n	8004d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	b2da      	uxtb	r2, r3
 8004d52:	4908      	ldr	r1, [pc, #32]	; (8004d74 <__NVIC_SetPriority+0x50>)
 8004d54:	79fb      	ldrb	r3, [r7, #7]
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	3b04      	subs	r3, #4
 8004d5c:	0112      	lsls	r2, r2, #4
 8004d5e:	b2d2      	uxtb	r2, r2
 8004d60:	440b      	add	r3, r1
 8004d62:	761a      	strb	r2, [r3, #24]
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	e000e100 	.word	0xe000e100
 8004d74:	e000ed00 	.word	0xe000ed00

08004d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b089      	sub	sp, #36	; 0x24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	f1c3 0307 	rsb	r3, r3, #7
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	bf28      	it	cs
 8004d96:	2304      	movcs	r3, #4
 8004d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	3304      	adds	r3, #4
 8004d9e:	2b06      	cmp	r3, #6
 8004da0:	d902      	bls.n	8004da8 <NVIC_EncodePriority+0x30>
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	3b03      	subs	r3, #3
 8004da6:	e000      	b.n	8004daa <NVIC_EncodePriority+0x32>
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dac:	f04f 32ff 	mov.w	r2, #4294967295
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	fa02 f303 	lsl.w	r3, r2, r3
 8004db6:	43da      	mvns	r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	401a      	ands	r2, r3
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dca:	43d9      	mvns	r1, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dd0:	4313      	orrs	r3, r2
         );
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3724      	adds	r7, #36	; 0x24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
	...

08004de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004df0:	d301      	bcc.n	8004df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004df2:	2301      	movs	r3, #1
 8004df4:	e00f      	b.n	8004e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004df6:	4a0a      	ldr	r2, [pc, #40]	; (8004e20 <SysTick_Config+0x40>)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dfe:	210f      	movs	r1, #15
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295
 8004e04:	f7ff ff8e 	bl	8004d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e08:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <SysTick_Config+0x40>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e0e:	4b04      	ldr	r3, [pc, #16]	; (8004e20 <SysTick_Config+0x40>)
 8004e10:	2207      	movs	r2, #7
 8004e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	e000e010 	.word	0xe000e010

08004e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f7ff ff29 	bl	8004c84 <__NVIC_SetPriorityGrouping>
}
 8004e32:	bf00      	nop
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b086      	sub	sp, #24
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	4603      	mov	r3, r0
 8004e42:	60b9      	str	r1, [r7, #8]
 8004e44:	607a      	str	r2, [r7, #4]
 8004e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e4c:	f7ff ff3e 	bl	8004ccc <__NVIC_GetPriorityGrouping>
 8004e50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	68b9      	ldr	r1, [r7, #8]
 8004e56:	6978      	ldr	r0, [r7, #20]
 8004e58:	f7ff ff8e 	bl	8004d78 <NVIC_EncodePriority>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e62:	4611      	mov	r1, r2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff ff5d 	bl	8004d24 <__NVIC_SetPriority>
}
 8004e6a:	bf00      	nop
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	4603      	mov	r3, r0
 8004e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff ff31 	bl	8004ce8 <__NVIC_EnableIRQ>
}
 8004e86:	bf00      	nop
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b082      	sub	sp, #8
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7ff ffa2 	bl	8004de0 <SysTick_Config>
 8004e9c:	4603      	mov	r3, r0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b082      	sub	sp, #8
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e00e      	b.n	8004ed6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	795b      	ldrb	r3, [r3, #5]
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d105      	bne.n	8004ece <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f7fe fdad 	bl	8003a28 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
	...

08004ee0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004eec:	f7ff f976 	bl	80041dc <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d101      	bne.n	8004efc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e099      	b.n	8005030 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0201 	bic.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f1c:	e00f      	b.n	8004f3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f1e:	f7ff f95d 	bl	80041dc <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b05      	cmp	r3, #5
 8004f2a:	d908      	bls.n	8004f3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2203      	movs	r2, #3
 8004f36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e078      	b.n	8005030 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1e8      	bne.n	8004f1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	4b38      	ldr	r3, [pc, #224]	; (8005038 <HAL_DMA_Init+0x158>)
 8004f58:	4013      	ands	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d107      	bne.n	8004fa8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f023 0307 	bic.w	r3, r3, #7
 8004fbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d117      	bne.n	8005002 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00e      	beq.n	8005002 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fa7b 	bl	80054e0 <DMA_CheckFifoParam>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d008      	beq.n	8005002 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2240      	movs	r2, #64	; 0x40
 8004ff4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004ffe:	2301      	movs	r3, #1
 8005000:	e016      	b.n	8005030 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fa32 	bl	8005474 <DMA_CalcBaseAndBitshift>
 8005010:	4603      	mov	r3, r0
 8005012:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005018:	223f      	movs	r2, #63	; 0x3f
 800501a:	409a      	lsls	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3718      	adds	r7, #24
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	f010803f 	.word	0xf010803f

0800503c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005048:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800504a:	f7ff f8c7 	bl	80041dc <HAL_GetTick>
 800504e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d008      	beq.n	800506e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2280      	movs	r2, #128	; 0x80
 8005060:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e052      	b.n	8005114 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0216 	bic.w	r2, r2, #22
 800507c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	695a      	ldr	r2, [r3, #20]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800508c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005092:	2b00      	cmp	r3, #0
 8005094:	d103      	bne.n	800509e <HAL_DMA_Abort+0x62>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0208 	bic.w	r2, r2, #8
 80050ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f022 0201 	bic.w	r2, r2, #1
 80050bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050be:	e013      	b.n	80050e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050c0:	f7ff f88c 	bl	80041dc <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b05      	cmp	r3, #5
 80050cc:	d90c      	bls.n	80050e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2203      	movs	r2, #3
 80050d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e015      	b.n	8005114 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1e4      	bne.n	80050c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050fa:	223f      	movs	r2, #63	; 0x3f
 80050fc:	409a      	lsls	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b02      	cmp	r3, #2
 800512e:	d004      	beq.n	800513a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2280      	movs	r2, #128	; 0x80
 8005134:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e00c      	b.n	8005154 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2205      	movs	r2, #5
 800513e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0201 	bic.w	r2, r2, #1
 8005150:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800516c:	4b92      	ldr	r3, [pc, #584]	; (80053b8 <HAL_DMA_IRQHandler+0x258>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a92      	ldr	r2, [pc, #584]	; (80053bc <HAL_DMA_IRQHandler+0x25c>)
 8005172:	fba2 2303 	umull	r2, r3, r2, r3
 8005176:	0a9b      	lsrs	r3, r3, #10
 8005178:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800518a:	2208      	movs	r2, #8
 800518c:	409a      	lsls	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d01a      	beq.n	80051cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d013      	beq.n	80051cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0204 	bic.w	r2, r2, #4
 80051b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b8:	2208      	movs	r2, #8
 80051ba:	409a      	lsls	r2, r3
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c4:	f043 0201 	orr.w	r2, r3, #1
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d0:	2201      	movs	r2, #1
 80051d2:	409a      	lsls	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4013      	ands	r3, r2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d012      	beq.n	8005202 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00b      	beq.n	8005202 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ee:	2201      	movs	r2, #1
 80051f0:	409a      	lsls	r2, r3
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fa:	f043 0202 	orr.w	r2, r3, #2
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005206:	2204      	movs	r2, #4
 8005208:	409a      	lsls	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	4013      	ands	r3, r2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d012      	beq.n	8005238 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00b      	beq.n	8005238 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005224:	2204      	movs	r2, #4
 8005226:	409a      	lsls	r2, r3
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005230:	f043 0204 	orr.w	r2, r3, #4
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800523c:	2210      	movs	r2, #16
 800523e:	409a      	lsls	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	4013      	ands	r3, r2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d043      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d03c      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800525a:	2210      	movs	r2, #16
 800525c:	409a      	lsls	r2, r3
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d018      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d108      	bne.n	8005290 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	2b00      	cmp	r3, #0
 8005284:	d024      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	4798      	blx	r3
 800528e:	e01f      	b.n	80052d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005294:	2b00      	cmp	r3, #0
 8005296:	d01b      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	4798      	blx	r3
 80052a0:	e016      	b.n	80052d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d107      	bne.n	80052c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0208 	bic.w	r2, r2, #8
 80052be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d4:	2220      	movs	r2, #32
 80052d6:	409a      	lsls	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 808e 	beq.w	80053fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0310 	and.w	r3, r3, #16
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 8086 	beq.w	80053fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f6:	2220      	movs	r2, #32
 80052f8:	409a      	lsls	r2, r3
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b05      	cmp	r3, #5
 8005308:	d136      	bne.n	8005378 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 0216 	bic.w	r2, r2, #22
 8005318:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695a      	ldr	r2, [r3, #20]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005328:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	d103      	bne.n	800533a <HAL_DMA_IRQHandler+0x1da>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005336:	2b00      	cmp	r3, #0
 8005338:	d007      	beq.n	800534a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0208 	bic.w	r2, r2, #8
 8005348:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534e:	223f      	movs	r2, #63	; 0x3f
 8005350:	409a      	lsls	r2, r3
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536a:	2b00      	cmp	r3, #0
 800536c:	d07d      	beq.n	800546a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	4798      	blx	r3
        }
        return;
 8005376:	e078      	b.n	800546a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d01c      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d108      	bne.n	80053a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005398:	2b00      	cmp	r3, #0
 800539a:	d030      	beq.n	80053fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	4798      	blx	r3
 80053a4:	e02b      	b.n	80053fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d027      	beq.n	80053fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	4798      	blx	r3
 80053b6:	e022      	b.n	80053fe <HAL_DMA_IRQHandler+0x29e>
 80053b8:	20000028 	.word	0x20000028
 80053bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10f      	bne.n	80053ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0210 	bic.w	r2, r2, #16
 80053dc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	2b00      	cmp	r3, #0
 8005404:	d032      	beq.n	800546c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d022      	beq.n	8005458 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2205      	movs	r2, #5
 8005416:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	3301      	adds	r3, #1
 800542e:	60bb      	str	r3, [r7, #8]
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	429a      	cmp	r2, r3
 8005434:	d307      	bcc.n	8005446 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1f2      	bne.n	800542a <HAL_DMA_IRQHandler+0x2ca>
 8005444:	e000      	b.n	8005448 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005446:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	4798      	blx	r3
 8005468:	e000      	b.n	800546c <HAL_DMA_IRQHandler+0x30c>
        return;
 800546a:	bf00      	nop
    }
  }
}
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop

08005474 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	b2db      	uxtb	r3, r3
 8005482:	3b10      	subs	r3, #16
 8005484:	4a14      	ldr	r2, [pc, #80]	; (80054d8 <DMA_CalcBaseAndBitshift+0x64>)
 8005486:	fba2 2303 	umull	r2, r3, r2, r3
 800548a:	091b      	lsrs	r3, r3, #4
 800548c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800548e:	4a13      	ldr	r2, [pc, #76]	; (80054dc <DMA_CalcBaseAndBitshift+0x68>)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	4413      	add	r3, r2
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2b03      	cmp	r3, #3
 80054a0:	d909      	bls.n	80054b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80054aa:	f023 0303 	bic.w	r3, r3, #3
 80054ae:	1d1a      	adds	r2, r3, #4
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	659a      	str	r2, [r3, #88]	; 0x58
 80054b4:	e007      	b.n	80054c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80054be:	f023 0303 	bic.w	r3, r3, #3
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3714      	adds	r7, #20
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	aaaaaaab 	.word	0xaaaaaaab
 80054dc:	0800b41c 	.word	0x0800b41c

080054e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054e8:	2300      	movs	r3, #0
 80054ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d11f      	bne.n	800553a <DMA_CheckFifoParam+0x5a>
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b03      	cmp	r3, #3
 80054fe:	d856      	bhi.n	80055ae <DMA_CheckFifoParam+0xce>
 8005500:	a201      	add	r2, pc, #4	; (adr r2, 8005508 <DMA_CheckFifoParam+0x28>)
 8005502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005506:	bf00      	nop
 8005508:	08005519 	.word	0x08005519
 800550c:	0800552b 	.word	0x0800552b
 8005510:	08005519 	.word	0x08005519
 8005514:	080055af 	.word	0x080055af
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d046      	beq.n	80055b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005528:	e043      	b.n	80055b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005532:	d140      	bne.n	80055b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005538:	e03d      	b.n	80055b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005542:	d121      	bne.n	8005588 <DMA_CheckFifoParam+0xa8>
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	2b03      	cmp	r3, #3
 8005548:	d837      	bhi.n	80055ba <DMA_CheckFifoParam+0xda>
 800554a:	a201      	add	r2, pc, #4	; (adr r2, 8005550 <DMA_CheckFifoParam+0x70>)
 800554c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005550:	08005561 	.word	0x08005561
 8005554:	08005567 	.word	0x08005567
 8005558:	08005561 	.word	0x08005561
 800555c:	08005579 	.word	0x08005579
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	73fb      	strb	r3, [r7, #15]
      break;
 8005564:	e030      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d025      	beq.n	80055be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005576:	e022      	b.n	80055be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005580:	d11f      	bne.n	80055c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005586:	e01c      	b.n	80055c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	2b02      	cmp	r3, #2
 800558c:	d903      	bls.n	8005596 <DMA_CheckFifoParam+0xb6>
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2b03      	cmp	r3, #3
 8005592:	d003      	beq.n	800559c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005594:	e018      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
      break;
 800559a:	e015      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00e      	beq.n	80055c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	73fb      	strb	r3, [r7, #15]
      break;
 80055ac:	e00b      	b.n	80055c6 <DMA_CheckFifoParam+0xe6>
      break;
 80055ae:	bf00      	nop
 80055b0:	e00a      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      break;
 80055b2:	bf00      	nop
 80055b4:	e008      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      break;
 80055b6:	bf00      	nop
 80055b8:	e006      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      break;
 80055ba:	bf00      	nop
 80055bc:	e004      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      break;
 80055be:	bf00      	nop
 80055c0:	e002      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80055c2:	bf00      	nop
 80055c4:	e000      	b.n	80055c8 <DMA_CheckFifoParam+0xe8>
      break;
 80055c6:	bf00      	nop
    }
  } 
  
  return status; 
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop

080055d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055d8:	b480      	push	{r7}
 80055da:	b089      	sub	sp, #36	; 0x24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80055e6:	2300      	movs	r3, #0
 80055e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80055ea:	2300      	movs	r3, #0
 80055ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055ee:	2300      	movs	r3, #0
 80055f0:	61fb      	str	r3, [r7, #28]
 80055f2:	e159      	b.n	80058a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80055f4:	2201      	movs	r2, #1
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	fa02 f303 	lsl.w	r3, r2, r3
 80055fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	4013      	ands	r3, r2
 8005606:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	429a      	cmp	r2, r3
 800560e:	f040 8148 	bne.w	80058a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f003 0303 	and.w	r3, r3, #3
 800561a:	2b01      	cmp	r3, #1
 800561c:	d005      	beq.n	800562a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005626:	2b02      	cmp	r3, #2
 8005628:	d130      	bne.n	800568c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	2203      	movs	r2, #3
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	43db      	mvns	r3, r3
 800563c:	69ba      	ldr	r2, [r7, #24]
 800563e:	4013      	ands	r3, r2
 8005640:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	fa02 f303 	lsl.w	r3, r2, r3
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4313      	orrs	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005660:	2201      	movs	r2, #1
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	fa02 f303 	lsl.w	r3, r2, r3
 8005668:	43db      	mvns	r3, r3
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	4013      	ands	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	091b      	lsrs	r3, r3, #4
 8005676:	f003 0201 	and.w	r2, r3, #1
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	fa02 f303 	lsl.w	r3, r2, r3
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	4313      	orrs	r3, r2
 8005684:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f003 0303 	and.w	r3, r3, #3
 8005694:	2b03      	cmp	r3, #3
 8005696:	d017      	beq.n	80056c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	2203      	movs	r2, #3
 80056a4:	fa02 f303 	lsl.w	r3, r2, r3
 80056a8:	43db      	mvns	r3, r3
 80056aa:	69ba      	ldr	r2, [r7, #24]
 80056ac:	4013      	ands	r3, r2
 80056ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	4313      	orrs	r3, r2
 80056c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	69ba      	ldr	r2, [r7, #24]
 80056c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f003 0303 	and.w	r3, r3, #3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d123      	bne.n	800571c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	08da      	lsrs	r2, r3, #3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3208      	adds	r2, #8
 80056dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	220f      	movs	r2, #15
 80056ec:	fa02 f303 	lsl.w	r3, r2, r3
 80056f0:	43db      	mvns	r3, r3
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	4013      	ands	r3, r2
 80056f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	fa02 f303 	lsl.w	r3, r2, r3
 8005708:	69ba      	ldr	r2, [r7, #24]
 800570a:	4313      	orrs	r3, r2
 800570c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	08da      	lsrs	r2, r3, #3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	3208      	adds	r2, #8
 8005716:	69b9      	ldr	r1, [r7, #24]
 8005718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	005b      	lsls	r3, r3, #1
 8005726:	2203      	movs	r2, #3
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	43db      	mvns	r3, r3
 800572e:	69ba      	ldr	r2, [r7, #24]
 8005730:	4013      	ands	r3, r2
 8005732:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f003 0203 	and.w	r2, r3, #3
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	005b      	lsls	r3, r3, #1
 8005740:	fa02 f303 	lsl.w	r3, r2, r3
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	4313      	orrs	r3, r2
 8005748:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005758:	2b00      	cmp	r3, #0
 800575a:	f000 80a2 	beq.w	80058a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	4b57      	ldr	r3, [pc, #348]	; (80058c0 <HAL_GPIO_Init+0x2e8>)
 8005764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005766:	4a56      	ldr	r2, [pc, #344]	; (80058c0 <HAL_GPIO_Init+0x2e8>)
 8005768:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800576c:	6453      	str	r3, [r2, #68]	; 0x44
 800576e:	4b54      	ldr	r3, [pc, #336]	; (80058c0 <HAL_GPIO_Init+0x2e8>)
 8005770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005772:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800577a:	4a52      	ldr	r2, [pc, #328]	; (80058c4 <HAL_GPIO_Init+0x2ec>)
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	089b      	lsrs	r3, r3, #2
 8005780:	3302      	adds	r3, #2
 8005782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005786:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f003 0303 	and.w	r3, r3, #3
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	220f      	movs	r2, #15
 8005792:	fa02 f303 	lsl.w	r3, r2, r3
 8005796:	43db      	mvns	r3, r3
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	4013      	ands	r3, r2
 800579c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a49      	ldr	r2, [pc, #292]	; (80058c8 <HAL_GPIO_Init+0x2f0>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d019      	beq.n	80057da <HAL_GPIO_Init+0x202>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a48      	ldr	r2, [pc, #288]	; (80058cc <HAL_GPIO_Init+0x2f4>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d013      	beq.n	80057d6 <HAL_GPIO_Init+0x1fe>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a47      	ldr	r2, [pc, #284]	; (80058d0 <HAL_GPIO_Init+0x2f8>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d00d      	beq.n	80057d2 <HAL_GPIO_Init+0x1fa>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a46      	ldr	r2, [pc, #280]	; (80058d4 <HAL_GPIO_Init+0x2fc>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d007      	beq.n	80057ce <HAL_GPIO_Init+0x1f6>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a45      	ldr	r2, [pc, #276]	; (80058d8 <HAL_GPIO_Init+0x300>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d101      	bne.n	80057ca <HAL_GPIO_Init+0x1f2>
 80057c6:	2304      	movs	r3, #4
 80057c8:	e008      	b.n	80057dc <HAL_GPIO_Init+0x204>
 80057ca:	2307      	movs	r3, #7
 80057cc:	e006      	b.n	80057dc <HAL_GPIO_Init+0x204>
 80057ce:	2303      	movs	r3, #3
 80057d0:	e004      	b.n	80057dc <HAL_GPIO_Init+0x204>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e002      	b.n	80057dc <HAL_GPIO_Init+0x204>
 80057d6:	2301      	movs	r3, #1
 80057d8:	e000      	b.n	80057dc <HAL_GPIO_Init+0x204>
 80057da:	2300      	movs	r3, #0
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	f002 0203 	and.w	r2, r2, #3
 80057e2:	0092      	lsls	r2, r2, #2
 80057e4:	4093      	lsls	r3, r2
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80057ec:	4935      	ldr	r1, [pc, #212]	; (80058c4 <HAL_GPIO_Init+0x2ec>)
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	089b      	lsrs	r3, r3, #2
 80057f2:	3302      	adds	r3, #2
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057fa:	4b38      	ldr	r3, [pc, #224]	; (80058dc <HAL_GPIO_Init+0x304>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	43db      	mvns	r3, r3
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4013      	ands	r3, r2
 8005808:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	4313      	orrs	r3, r2
 800581c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800581e:	4a2f      	ldr	r2, [pc, #188]	; (80058dc <HAL_GPIO_Init+0x304>)
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005824:	4b2d      	ldr	r3, [pc, #180]	; (80058dc <HAL_GPIO_Init+0x304>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	43db      	mvns	r3, r3
 800582e:	69ba      	ldr	r2, [r7, #24]
 8005830:	4013      	ands	r3, r2
 8005832:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d003      	beq.n	8005848 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	4313      	orrs	r3, r2
 8005846:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005848:	4a24      	ldr	r2, [pc, #144]	; (80058dc <HAL_GPIO_Init+0x304>)
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800584e:	4b23      	ldr	r3, [pc, #140]	; (80058dc <HAL_GPIO_Init+0x304>)
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	43db      	mvns	r3, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4013      	ands	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800586a:	69ba      	ldr	r2, [r7, #24]
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	4313      	orrs	r3, r2
 8005870:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005872:	4a1a      	ldr	r2, [pc, #104]	; (80058dc <HAL_GPIO_Init+0x304>)
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005878:	4b18      	ldr	r3, [pc, #96]	; (80058dc <HAL_GPIO_Init+0x304>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	43db      	mvns	r3, r3
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	4013      	ands	r3, r2
 8005886:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d003      	beq.n	800589c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800589c:	4a0f      	ldr	r2, [pc, #60]	; (80058dc <HAL_GPIO_Init+0x304>)
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	3301      	adds	r3, #1
 80058a6:	61fb      	str	r3, [r7, #28]
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	2b0f      	cmp	r3, #15
 80058ac:	f67f aea2 	bls.w	80055f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80058b0:	bf00      	nop
 80058b2:	bf00      	nop
 80058b4:	3724      	adds	r7, #36	; 0x24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	40023800 	.word	0x40023800
 80058c4:	40013800 	.word	0x40013800
 80058c8:	40020000 	.word	0x40020000
 80058cc:	40020400 	.word	0x40020400
 80058d0:	40020800 	.word	0x40020800
 80058d4:	40020c00 	.word	0x40020c00
 80058d8:	40021000 	.word	0x40021000
 80058dc:	40013c00 	.word	0x40013c00

080058e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	887b      	ldrh	r3, [r7, #2]
 80058f2:	4013      	ands	r3, r2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058f8:	2301      	movs	r3, #1
 80058fa:	73fb      	strb	r3, [r7, #15]
 80058fc:	e001      	b.n	8005902 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058fe:	2300      	movs	r3, #0
 8005900:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005902:	7bfb      	ldrb	r3, [r7, #15]
}
 8005904:	4618      	mov	r0, r3
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	460b      	mov	r3, r1
 800591a:	807b      	strh	r3, [r7, #2]
 800591c:	4613      	mov	r3, r2
 800591e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005920:	787b      	ldrb	r3, [r7, #1]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005926:	887a      	ldrh	r2, [r7, #2]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800592c:	e003      	b.n	8005936 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800592e:	887b      	ldrh	r3, [r7, #2]
 8005930:	041a      	lsls	r2, r3, #16
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	619a      	str	r2, [r3, #24]
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
	...

08005944 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	4603      	mov	r3, r0
 800594c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800594e:	4b08      	ldr	r3, [pc, #32]	; (8005970 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005950:	695a      	ldr	r2, [r3, #20]
 8005952:	88fb      	ldrh	r3, [r7, #6]
 8005954:	4013      	ands	r3, r2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d006      	beq.n	8005968 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800595a:	4a05      	ldr	r2, [pc, #20]	; (8005970 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800595c:	88fb      	ldrh	r3, [r7, #6]
 800595e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	4618      	mov	r0, r3
 8005964:	f7fd fdda 	bl	800351c <HAL_GPIO_EXTI_Callback>
  }
}
 8005968:	bf00      	nop
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40013c00 	.word	0x40013c00

08005974 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e264      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d075      	beq.n	8005a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005992:	4ba3      	ldr	r3, [pc, #652]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 030c 	and.w	r3, r3, #12
 800599a:	2b04      	cmp	r3, #4
 800599c:	d00c      	beq.n	80059b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800599e:	4ba0      	ldr	r3, [pc, #640]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059a6:	2b08      	cmp	r3, #8
 80059a8:	d112      	bne.n	80059d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059aa:	4b9d      	ldr	r3, [pc, #628]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059b6:	d10b      	bne.n	80059d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059b8:	4b99      	ldr	r3, [pc, #612]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d05b      	beq.n	8005a7c <HAL_RCC_OscConfig+0x108>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d157      	bne.n	8005a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e23f      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059d8:	d106      	bne.n	80059e8 <HAL_RCC_OscConfig+0x74>
 80059da:	4b91      	ldr	r3, [pc, #580]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a90      	ldr	r2, [pc, #576]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	e01d      	b.n	8005a24 <HAL_RCC_OscConfig+0xb0>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059f0:	d10c      	bne.n	8005a0c <HAL_RCC_OscConfig+0x98>
 80059f2:	4b8b      	ldr	r3, [pc, #556]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a8a      	ldr	r2, [pc, #552]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 80059f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059fc:	6013      	str	r3, [r2, #0]
 80059fe:	4b88      	ldr	r3, [pc, #544]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a87      	ldr	r2, [pc, #540]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	e00b      	b.n	8005a24 <HAL_RCC_OscConfig+0xb0>
 8005a0c:	4b84      	ldr	r3, [pc, #528]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a83      	ldr	r2, [pc, #524]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a16:	6013      	str	r3, [r2, #0]
 8005a18:	4b81      	ldr	r3, [pc, #516]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a80      	ldr	r2, [pc, #512]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d013      	beq.n	8005a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a2c:	f7fe fbd6 	bl	80041dc <HAL_GetTick>
 8005a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a34:	f7fe fbd2 	bl	80041dc <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b64      	cmp	r3, #100	; 0x64
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e204      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a46:	4b76      	ldr	r3, [pc, #472]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0f0      	beq.n	8005a34 <HAL_RCC_OscConfig+0xc0>
 8005a52:	e014      	b.n	8005a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a54:	f7fe fbc2 	bl	80041dc <HAL_GetTick>
 8005a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a5a:	e008      	b.n	8005a6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a5c:	f7fe fbbe 	bl	80041dc <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b64      	cmp	r3, #100	; 0x64
 8005a68:	d901      	bls.n	8005a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e1f0      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a6e:	4b6c      	ldr	r3, [pc, #432]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1f0      	bne.n	8005a5c <HAL_RCC_OscConfig+0xe8>
 8005a7a:	e000      	b.n	8005a7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d063      	beq.n	8005b52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a8a:	4b65      	ldr	r3, [pc, #404]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	f003 030c 	and.w	r3, r3, #12
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00b      	beq.n	8005aae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a96:	4b62      	ldr	r3, [pc, #392]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a9e:	2b08      	cmp	r3, #8
 8005aa0:	d11c      	bne.n	8005adc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aa2:	4b5f      	ldr	r3, [pc, #380]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d116      	bne.n	8005adc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005aae:	4b5c      	ldr	r3, [pc, #368]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d005      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x152>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d001      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e1c4      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ac6:	4b56      	ldr	r3, [pc, #344]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	4952      	ldr	r1, [pc, #328]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ada:	e03a      	b.n	8005b52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d020      	beq.n	8005b26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ae4:	4b4f      	ldr	r3, [pc, #316]	; (8005c24 <HAL_RCC_OscConfig+0x2b0>)
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aea:	f7fe fb77 	bl	80041dc <HAL_GetTick>
 8005aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005af0:	e008      	b.n	8005b04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005af2:	f7fe fb73 	bl	80041dc <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e1a5      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b04:	4b46      	ldr	r3, [pc, #280]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d0f0      	beq.n	8005af2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b10:	4b43      	ldr	r3, [pc, #268]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	00db      	lsls	r3, r3, #3
 8005b1e:	4940      	ldr	r1, [pc, #256]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	600b      	str	r3, [r1, #0]
 8005b24:	e015      	b.n	8005b52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b26:	4b3f      	ldr	r3, [pc, #252]	; (8005c24 <HAL_RCC_OscConfig+0x2b0>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b2c:	f7fe fb56 	bl	80041dc <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b34:	f7fe fb52 	bl	80041dc <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e184      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b46:	4b36      	ldr	r3, [pc, #216]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1f0      	bne.n	8005b34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0308 	and.w	r3, r3, #8
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d030      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d016      	beq.n	8005b94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b66:	4b30      	ldr	r3, [pc, #192]	; (8005c28 <HAL_RCC_OscConfig+0x2b4>)
 8005b68:	2201      	movs	r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b6c:	f7fe fb36 	bl	80041dc <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b72:	e008      	b.n	8005b86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b74:	f7fe fb32 	bl	80041dc <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e164      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b86:	4b26      	ldr	r3, [pc, #152]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0f0      	beq.n	8005b74 <HAL_RCC_OscConfig+0x200>
 8005b92:	e015      	b.n	8005bc0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b94:	4b24      	ldr	r3, [pc, #144]	; (8005c28 <HAL_RCC_OscConfig+0x2b4>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b9a:	f7fe fb1f 	bl	80041dc <HAL_GetTick>
 8005b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ba0:	e008      	b.n	8005bb4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ba2:	f7fe fb1b 	bl	80041dc <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d901      	bls.n	8005bb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e14d      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bb4:	4b1a      	ldr	r3, [pc, #104]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1f0      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 80a0 	beq.w	8005d0e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bd2:	4b13      	ldr	r3, [pc, #76]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d10f      	bne.n	8005bfe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bde:	2300      	movs	r3, #0
 8005be0:	60bb      	str	r3, [r7, #8]
 8005be2:	4b0f      	ldr	r3, [pc, #60]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be6:	4a0e      	ldr	r2, [pc, #56]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bec:	6413      	str	r3, [r2, #64]	; 0x40
 8005bee:	4b0c      	ldr	r3, [pc, #48]	; (8005c20 <HAL_RCC_OscConfig+0x2ac>)
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bf6:	60bb      	str	r3, [r7, #8]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bfe:	4b0b      	ldr	r3, [pc, #44]	; (8005c2c <HAL_RCC_OscConfig+0x2b8>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d121      	bne.n	8005c4e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c0a:	4b08      	ldr	r3, [pc, #32]	; (8005c2c <HAL_RCC_OscConfig+0x2b8>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a07      	ldr	r2, [pc, #28]	; (8005c2c <HAL_RCC_OscConfig+0x2b8>)
 8005c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c16:	f7fe fae1 	bl	80041dc <HAL_GetTick>
 8005c1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c1c:	e011      	b.n	8005c42 <HAL_RCC_OscConfig+0x2ce>
 8005c1e:	bf00      	nop
 8005c20:	40023800 	.word	0x40023800
 8005c24:	42470000 	.word	0x42470000
 8005c28:	42470e80 	.word	0x42470e80
 8005c2c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c30:	f7fe fad4 	bl	80041dc <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e106      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c42:	4b85      	ldr	r3, [pc, #532]	; (8005e58 <HAL_RCC_OscConfig+0x4e4>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0f0      	beq.n	8005c30 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d106      	bne.n	8005c64 <HAL_RCC_OscConfig+0x2f0>
 8005c56:	4b81      	ldr	r3, [pc, #516]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c5a:	4a80      	ldr	r2, [pc, #512]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c5c:	f043 0301 	orr.w	r3, r3, #1
 8005c60:	6713      	str	r3, [r2, #112]	; 0x70
 8005c62:	e01c      	b.n	8005c9e <HAL_RCC_OscConfig+0x32a>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	2b05      	cmp	r3, #5
 8005c6a:	d10c      	bne.n	8005c86 <HAL_RCC_OscConfig+0x312>
 8005c6c:	4b7b      	ldr	r3, [pc, #492]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c70:	4a7a      	ldr	r2, [pc, #488]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c72:	f043 0304 	orr.w	r3, r3, #4
 8005c76:	6713      	str	r3, [r2, #112]	; 0x70
 8005c78:	4b78      	ldr	r3, [pc, #480]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c7c:	4a77      	ldr	r2, [pc, #476]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c7e:	f043 0301 	orr.w	r3, r3, #1
 8005c82:	6713      	str	r3, [r2, #112]	; 0x70
 8005c84:	e00b      	b.n	8005c9e <HAL_RCC_OscConfig+0x32a>
 8005c86:	4b75      	ldr	r3, [pc, #468]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c8a:	4a74      	ldr	r2, [pc, #464]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c8c:	f023 0301 	bic.w	r3, r3, #1
 8005c90:	6713      	str	r3, [r2, #112]	; 0x70
 8005c92:	4b72      	ldr	r3, [pc, #456]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c96:	4a71      	ldr	r2, [pc, #452]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005c98:	f023 0304 	bic.w	r3, r3, #4
 8005c9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d015      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca6:	f7fe fa99 	bl	80041dc <HAL_GetTick>
 8005caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cac:	e00a      	b.n	8005cc4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cae:	f7fe fa95 	bl	80041dc <HAL_GetTick>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d901      	bls.n	8005cc4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e0c5      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cc4:	4b65      	ldr	r3, [pc, #404]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cc8:	f003 0302 	and.w	r3, r3, #2
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d0ee      	beq.n	8005cae <HAL_RCC_OscConfig+0x33a>
 8005cd0:	e014      	b.n	8005cfc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cd2:	f7fe fa83 	bl	80041dc <HAL_GetTick>
 8005cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cd8:	e00a      	b.n	8005cf0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cda:	f7fe fa7f 	bl	80041dc <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d901      	bls.n	8005cf0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e0af      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf0:	4b5a      	ldr	r3, [pc, #360]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf4:	f003 0302 	and.w	r3, r3, #2
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1ee      	bne.n	8005cda <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005cfc:	7dfb      	ldrb	r3, [r7, #23]
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d105      	bne.n	8005d0e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d02:	4b56      	ldr	r3, [pc, #344]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d06:	4a55      	ldr	r2, [pc, #340]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005d08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f000 809b 	beq.w	8005e4e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d18:	4b50      	ldr	r3, [pc, #320]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f003 030c 	and.w	r3, r3, #12
 8005d20:	2b08      	cmp	r3, #8
 8005d22:	d05c      	beq.n	8005dde <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d141      	bne.n	8005db0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d2c:	4b4c      	ldr	r3, [pc, #304]	; (8005e60 <HAL_RCC_OscConfig+0x4ec>)
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d32:	f7fe fa53 	bl	80041dc <HAL_GetTick>
 8005d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d38:	e008      	b.n	8005d4c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d3a:	f7fe fa4f 	bl	80041dc <HAL_GetTick>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e081      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d4c:	4b43      	ldr	r3, [pc, #268]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1f0      	bne.n	8005d3a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	431a      	orrs	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	019b      	lsls	r3, r3, #6
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6e:	085b      	lsrs	r3, r3, #1
 8005d70:	3b01      	subs	r3, #1
 8005d72:	041b      	lsls	r3, r3, #16
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7a:	061b      	lsls	r3, r3, #24
 8005d7c:	4937      	ldr	r1, [pc, #220]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d82:	4b37      	ldr	r3, [pc, #220]	; (8005e60 <HAL_RCC_OscConfig+0x4ec>)
 8005d84:	2201      	movs	r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d88:	f7fe fa28 	bl	80041dc <HAL_GetTick>
 8005d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d8e:	e008      	b.n	8005da2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d90:	f7fe fa24 	bl	80041dc <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d901      	bls.n	8005da2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e056      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005da2:	4b2e      	ldr	r3, [pc, #184]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0f0      	beq.n	8005d90 <HAL_RCC_OscConfig+0x41c>
 8005dae:	e04e      	b.n	8005e4e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005db0:	4b2b      	ldr	r3, [pc, #172]	; (8005e60 <HAL_RCC_OscConfig+0x4ec>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db6:	f7fe fa11 	bl	80041dc <HAL_GetTick>
 8005dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dbc:	e008      	b.n	8005dd0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dbe:	f7fe fa0d 	bl	80041dc <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d901      	bls.n	8005dd0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e03f      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dd0:	4b22      	ldr	r3, [pc, #136]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d1f0      	bne.n	8005dbe <HAL_RCC_OscConfig+0x44a>
 8005ddc:	e037      	b.n	8005e4e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d101      	bne.n	8005dea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e032      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005dea:	4b1c      	ldr	r3, [pc, #112]	; (8005e5c <HAL_RCC_OscConfig+0x4e8>)
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d028      	beq.n	8005e4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d121      	bne.n	8005e4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d11a      	bne.n	8005e4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e20:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d111      	bne.n	8005e4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e30:	085b      	lsrs	r3, r3, #1
 8005e32:	3b01      	subs	r3, #1
 8005e34:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d107      	bne.n	8005e4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e44:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d001      	beq.n	8005e4e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e000      	b.n	8005e50 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3718      	adds	r7, #24
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	40007000 	.word	0x40007000
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	42470060 	.word	0x42470060

08005e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d101      	bne.n	8005e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e0cc      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e78:	4b68      	ldr	r3, [pc, #416]	; (800601c <HAL_RCC_ClockConfig+0x1b8>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0307 	and.w	r3, r3, #7
 8005e80:	683a      	ldr	r2, [r7, #0]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d90c      	bls.n	8005ea0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e86:	4b65      	ldr	r3, [pc, #404]	; (800601c <HAL_RCC_ClockConfig+0x1b8>)
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	b2d2      	uxtb	r2, r2
 8005e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e8e:	4b63      	ldr	r3, [pc, #396]	; (800601c <HAL_RCC_ClockConfig+0x1b8>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0307 	and.w	r3, r3, #7
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d001      	beq.n	8005ea0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e0b8      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0302 	and.w	r3, r3, #2
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d020      	beq.n	8005eee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d005      	beq.n	8005ec4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005eb8:	4b59      	ldr	r3, [pc, #356]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	4a58      	ldr	r2, [pc, #352]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005ebe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005ec2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0308 	and.w	r3, r3, #8
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d005      	beq.n	8005edc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ed0:	4b53      	ldr	r3, [pc, #332]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	4a52      	ldr	r2, [pc, #328]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005eda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005edc:	4b50      	ldr	r3, [pc, #320]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	494d      	ldr	r1, [pc, #308]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d044      	beq.n	8005f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d107      	bne.n	8005f12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f02:	4b47      	ldr	r3, [pc, #284]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d119      	bne.n	8005f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e07f      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b02      	cmp	r3, #2
 8005f18:	d003      	beq.n	8005f22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f1e:	2b03      	cmp	r3, #3
 8005f20:	d107      	bne.n	8005f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f22:	4b3f      	ldr	r3, [pc, #252]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d109      	bne.n	8005f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e06f      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f32:	4b3b      	ldr	r3, [pc, #236]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0302 	and.w	r3, r3, #2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e067      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f42:	4b37      	ldr	r3, [pc, #220]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f023 0203 	bic.w	r2, r3, #3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	4934      	ldr	r1, [pc, #208]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005f50:	4313      	orrs	r3, r2
 8005f52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f54:	f7fe f942 	bl	80041dc <HAL_GetTick>
 8005f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f5a:	e00a      	b.n	8005f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f5c:	f7fe f93e 	bl	80041dc <HAL_GetTick>
 8005f60:	4602      	mov	r2, r0
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e04f      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f72:	4b2b      	ldr	r3, [pc, #172]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f003 020c 	and.w	r2, r3, #12
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d1eb      	bne.n	8005f5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f84:	4b25      	ldr	r3, [pc, #148]	; (800601c <HAL_RCC_ClockConfig+0x1b8>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	683a      	ldr	r2, [r7, #0]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d20c      	bcs.n	8005fac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f92:	4b22      	ldr	r3, [pc, #136]	; (800601c <HAL_RCC_ClockConfig+0x1b8>)
 8005f94:	683a      	ldr	r2, [r7, #0]
 8005f96:	b2d2      	uxtb	r2, r2
 8005f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f9a:	4b20      	ldr	r3, [pc, #128]	; (800601c <HAL_RCC_ClockConfig+0x1b8>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0307 	and.w	r3, r3, #7
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d001      	beq.n	8005fac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e032      	b.n	8006012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0304 	and.w	r3, r3, #4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d008      	beq.n	8005fca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fb8:	4b19      	ldr	r3, [pc, #100]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	4916      	ldr	r1, [pc, #88]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 0308 	and.w	r3, r3, #8
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d009      	beq.n	8005fea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fd6:	4b12      	ldr	r3, [pc, #72]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	00db      	lsls	r3, r3, #3
 8005fe4:	490e      	ldr	r1, [pc, #56]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005fea:	f000 f821 	bl	8006030 <HAL_RCC_GetSysClockFreq>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	4b0b      	ldr	r3, [pc, #44]	; (8006020 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	091b      	lsrs	r3, r3, #4
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	490a      	ldr	r1, [pc, #40]	; (8006024 <HAL_RCC_ClockConfig+0x1c0>)
 8005ffc:	5ccb      	ldrb	r3, [r1, r3]
 8005ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8006002:	4a09      	ldr	r2, [pc, #36]	; (8006028 <HAL_RCC_ClockConfig+0x1c4>)
 8006004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006006:	4b09      	ldr	r3, [pc, #36]	; (800602c <HAL_RCC_ClockConfig+0x1c8>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4618      	mov	r0, r3
 800600c:	f7fe f8a2 	bl	8004154 <HAL_InitTick>

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	40023c00 	.word	0x40023c00
 8006020:	40023800 	.word	0x40023800
 8006024:	0800b404 	.word	0x0800b404
 8006028:	20000028 	.word	0x20000028
 800602c:	2000002c 	.word	0x2000002c

08006030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006030:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006034:	b084      	sub	sp, #16
 8006036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	607b      	str	r3, [r7, #4]
 800603c:	2300      	movs	r3, #0
 800603e:	60fb      	str	r3, [r7, #12]
 8006040:	2300      	movs	r3, #0
 8006042:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006044:	2300      	movs	r3, #0
 8006046:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006048:	4b67      	ldr	r3, [pc, #412]	; (80061e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 030c 	and.w	r3, r3, #12
 8006050:	2b08      	cmp	r3, #8
 8006052:	d00d      	beq.n	8006070 <HAL_RCC_GetSysClockFreq+0x40>
 8006054:	2b08      	cmp	r3, #8
 8006056:	f200 80bd 	bhi.w	80061d4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <HAL_RCC_GetSysClockFreq+0x34>
 800605e:	2b04      	cmp	r3, #4
 8006060:	d003      	beq.n	800606a <HAL_RCC_GetSysClockFreq+0x3a>
 8006062:	e0b7      	b.n	80061d4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006064:	4b61      	ldr	r3, [pc, #388]	; (80061ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006066:	60bb      	str	r3, [r7, #8]
       break;
 8006068:	e0b7      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800606a:	4b61      	ldr	r3, [pc, #388]	; (80061f0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800606c:	60bb      	str	r3, [r7, #8]
      break;
 800606e:	e0b4      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006070:	4b5d      	ldr	r3, [pc, #372]	; (80061e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006078:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800607a:	4b5b      	ldr	r3, [pc, #364]	; (80061e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d04d      	beq.n	8006122 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006086:	4b58      	ldr	r3, [pc, #352]	; (80061e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	099b      	lsrs	r3, r3, #6
 800608c:	461a      	mov	r2, r3
 800608e:	f04f 0300 	mov.w	r3, #0
 8006092:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006096:	f04f 0100 	mov.w	r1, #0
 800609a:	ea02 0800 	and.w	r8, r2, r0
 800609e:	ea03 0901 	and.w	r9, r3, r1
 80060a2:	4640      	mov	r0, r8
 80060a4:	4649      	mov	r1, r9
 80060a6:	f04f 0200 	mov.w	r2, #0
 80060aa:	f04f 0300 	mov.w	r3, #0
 80060ae:	014b      	lsls	r3, r1, #5
 80060b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80060b4:	0142      	lsls	r2, r0, #5
 80060b6:	4610      	mov	r0, r2
 80060b8:	4619      	mov	r1, r3
 80060ba:	ebb0 0008 	subs.w	r0, r0, r8
 80060be:	eb61 0109 	sbc.w	r1, r1, r9
 80060c2:	f04f 0200 	mov.w	r2, #0
 80060c6:	f04f 0300 	mov.w	r3, #0
 80060ca:	018b      	lsls	r3, r1, #6
 80060cc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80060d0:	0182      	lsls	r2, r0, #6
 80060d2:	1a12      	subs	r2, r2, r0
 80060d4:	eb63 0301 	sbc.w	r3, r3, r1
 80060d8:	f04f 0000 	mov.w	r0, #0
 80060dc:	f04f 0100 	mov.w	r1, #0
 80060e0:	00d9      	lsls	r1, r3, #3
 80060e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060e6:	00d0      	lsls	r0, r2, #3
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	eb12 0208 	adds.w	r2, r2, r8
 80060f0:	eb43 0309 	adc.w	r3, r3, r9
 80060f4:	f04f 0000 	mov.w	r0, #0
 80060f8:	f04f 0100 	mov.w	r1, #0
 80060fc:	0259      	lsls	r1, r3, #9
 80060fe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006102:	0250      	lsls	r0, r2, #9
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	4610      	mov	r0, r2
 800610a:	4619      	mov	r1, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	461a      	mov	r2, r3
 8006110:	f04f 0300 	mov.w	r3, #0
 8006114:	f7fa fdb0 	bl	8000c78 <__aeabi_uldivmod>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4613      	mov	r3, r2
 800611e:	60fb      	str	r3, [r7, #12]
 8006120:	e04a      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006122:	4b31      	ldr	r3, [pc, #196]	; (80061e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	099b      	lsrs	r3, r3, #6
 8006128:	461a      	mov	r2, r3
 800612a:	f04f 0300 	mov.w	r3, #0
 800612e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006132:	f04f 0100 	mov.w	r1, #0
 8006136:	ea02 0400 	and.w	r4, r2, r0
 800613a:	ea03 0501 	and.w	r5, r3, r1
 800613e:	4620      	mov	r0, r4
 8006140:	4629      	mov	r1, r5
 8006142:	f04f 0200 	mov.w	r2, #0
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	014b      	lsls	r3, r1, #5
 800614c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006150:	0142      	lsls	r2, r0, #5
 8006152:	4610      	mov	r0, r2
 8006154:	4619      	mov	r1, r3
 8006156:	1b00      	subs	r0, r0, r4
 8006158:	eb61 0105 	sbc.w	r1, r1, r5
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	018b      	lsls	r3, r1, #6
 8006166:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800616a:	0182      	lsls	r2, r0, #6
 800616c:	1a12      	subs	r2, r2, r0
 800616e:	eb63 0301 	sbc.w	r3, r3, r1
 8006172:	f04f 0000 	mov.w	r0, #0
 8006176:	f04f 0100 	mov.w	r1, #0
 800617a:	00d9      	lsls	r1, r3, #3
 800617c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006180:	00d0      	lsls	r0, r2, #3
 8006182:	4602      	mov	r2, r0
 8006184:	460b      	mov	r3, r1
 8006186:	1912      	adds	r2, r2, r4
 8006188:	eb45 0303 	adc.w	r3, r5, r3
 800618c:	f04f 0000 	mov.w	r0, #0
 8006190:	f04f 0100 	mov.w	r1, #0
 8006194:	0299      	lsls	r1, r3, #10
 8006196:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800619a:	0290      	lsls	r0, r2, #10
 800619c:	4602      	mov	r2, r0
 800619e:	460b      	mov	r3, r1
 80061a0:	4610      	mov	r0, r2
 80061a2:	4619      	mov	r1, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	461a      	mov	r2, r3
 80061a8:	f04f 0300 	mov.w	r3, #0
 80061ac:	f7fa fd64 	bl	8000c78 <__aeabi_uldivmod>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4613      	mov	r3, r2
 80061b6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80061b8:	4b0b      	ldr	r3, [pc, #44]	; (80061e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	0c1b      	lsrs	r3, r3, #16
 80061be:	f003 0303 	and.w	r3, r3, #3
 80061c2:	3301      	adds	r3, #1
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d0:	60bb      	str	r3, [r7, #8]
      break;
 80061d2:	e002      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061d4:	4b05      	ldr	r3, [pc, #20]	; (80061ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80061d6:	60bb      	str	r3, [r7, #8]
      break;
 80061d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061da:	68bb      	ldr	r3, [r7, #8]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80061e6:	bf00      	nop
 80061e8:	40023800 	.word	0x40023800
 80061ec:	00f42400 	.word	0x00f42400
 80061f0:	007a1200 	.word	0x007a1200

080061f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061f8:	4b03      	ldr	r3, [pc, #12]	; (8006208 <HAL_RCC_GetHCLKFreq+0x14>)
 80061fa:	681b      	ldr	r3, [r3, #0]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20000028 	.word	0x20000028

0800620c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006210:	f7ff fff0 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8006214:	4602      	mov	r2, r0
 8006216:	4b05      	ldr	r3, [pc, #20]	; (800622c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	0a9b      	lsrs	r3, r3, #10
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	4903      	ldr	r1, [pc, #12]	; (8006230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006222:	5ccb      	ldrb	r3, [r1, r3]
 8006224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006228:	4618      	mov	r0, r3
 800622a:	bd80      	pop	{r7, pc}
 800622c:	40023800 	.word	0x40023800
 8006230:	0800b414 	.word	0x0800b414

08006234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006238:	f7ff ffdc 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 800623c:	4602      	mov	r2, r0
 800623e:	4b05      	ldr	r3, [pc, #20]	; (8006254 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	0b5b      	lsrs	r3, r3, #13
 8006244:	f003 0307 	and.w	r3, r3, #7
 8006248:	4903      	ldr	r1, [pc, #12]	; (8006258 <HAL_RCC_GetPCLK2Freq+0x24>)
 800624a:	5ccb      	ldrb	r3, [r1, r3]
 800624c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006250:	4618      	mov	r0, r3
 8006252:	bd80      	pop	{r7, pc}
 8006254:	40023800 	.word	0x40023800
 8006258:	0800b414 	.word	0x0800b414

0800625c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e07b      	b.n	8006366 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006272:	2b00      	cmp	r3, #0
 8006274:	d108      	bne.n	8006288 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800627e:	d009      	beq.n	8006294 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	61da      	str	r2, [r3, #28]
 8006286:	e005      	b.n	8006294 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fd fbdc 	bl	8003a6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80062dc:	431a      	orrs	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	431a      	orrs	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006318:	ea42 0103 	orr.w	r1, r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006320:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	430a      	orrs	r2, r1
 800632a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	f003 0104 	and.w	r1, r3, #4
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633a:	f003 0210 	and.w	r2, r3, #16
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006354:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b088      	sub	sp, #32
 8006372:	af00      	add	r7, sp, #0
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	60b9      	str	r1, [r7, #8]
 8006378:	603b      	str	r3, [r7, #0]
 800637a:	4613      	mov	r3, r2
 800637c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006388:	2b01      	cmp	r3, #1
 800638a:	d101      	bne.n	8006390 <HAL_SPI_Transmit+0x22>
 800638c:	2302      	movs	r3, #2
 800638e:	e126      	b.n	80065de <HAL_SPI_Transmit+0x270>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006398:	f7fd ff20 	bl	80041dc <HAL_GetTick>
 800639c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800639e:	88fb      	ldrh	r3, [r7, #6]
 80063a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d002      	beq.n	80063b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80063ae:	2302      	movs	r3, #2
 80063b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063b2:	e10b      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d002      	beq.n	80063c0 <HAL_SPI_Transmit+0x52>
 80063ba:	88fb      	ldrh	r3, [r7, #6]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d102      	bne.n	80063c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063c4:	e102      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2203      	movs	r2, #3
 80063ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	88fa      	ldrh	r2, [r7, #6]
 80063de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	88fa      	ldrh	r2, [r7, #6]
 80063e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800640c:	d10f      	bne.n	800642e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800641c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800642c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006438:	2b40      	cmp	r3, #64	; 0x40
 800643a:	d007      	beq.n	800644c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800644a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006454:	d14b      	bne.n	80064ee <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <HAL_SPI_Transmit+0xf6>
 800645e:	8afb      	ldrh	r3, [r7, #22]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d13e      	bne.n	80064e2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006468:	881a      	ldrh	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006474:	1c9a      	adds	r2, r3, #2
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800647e:	b29b      	uxth	r3, r3
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006488:	e02b      	b.n	80064e2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b02      	cmp	r3, #2
 8006496:	d112      	bne.n	80064be <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649c:	881a      	ldrh	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a8:	1c9a      	adds	r2, r3, #2
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80064bc:	e011      	b.n	80064e2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064be:	f7fd fe8d 	bl	80041dc <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d803      	bhi.n	80064d6 <HAL_SPI_Transmit+0x168>
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d4:	d102      	bne.n	80064dc <HAL_SPI_Transmit+0x16e>
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d102      	bne.n	80064e2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064e0:	e074      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1ce      	bne.n	800648a <HAL_SPI_Transmit+0x11c>
 80064ec:	e04c      	b.n	8006588 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d002      	beq.n	80064fc <HAL_SPI_Transmit+0x18e>
 80064f6:	8afb      	ldrh	r3, [r7, #22]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d140      	bne.n	800657e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	330c      	adds	r3, #12
 8006506:	7812      	ldrb	r2, [r2, #0]
 8006508:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006518:	b29b      	uxth	r3, r3
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006522:	e02c      	b.n	800657e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f003 0302 	and.w	r3, r3, #2
 800652e:	2b02      	cmp	r3, #2
 8006530:	d113      	bne.n	800655a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	330c      	adds	r3, #12
 800653c:	7812      	ldrb	r2, [r2, #0]
 800653e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800654e:	b29b      	uxth	r3, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	b29a      	uxth	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	86da      	strh	r2, [r3, #54]	; 0x36
 8006558:	e011      	b.n	800657e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800655a:	f7fd fe3f 	bl	80041dc <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d803      	bhi.n	8006572 <HAL_SPI_Transmit+0x204>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006570:	d102      	bne.n	8006578 <HAL_SPI_Transmit+0x20a>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d102      	bne.n	800657e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800657c:	e026      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006582:	b29b      	uxth	r3, r3
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1cd      	bne.n	8006524 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	6839      	ldr	r1, [r7, #0]
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 fa63 	bl	8006a58 <SPI_EndRxTxTransaction>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2220      	movs	r2, #32
 800659c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10a      	bne.n	80065bc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065a6:	2300      	movs	r3, #0
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	613b      	str	r3, [r7, #16]
 80065ba:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d002      	beq.n	80065ca <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	77fb      	strb	r3, [r7, #31]
 80065c8:	e000      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
  }

error:
 80065ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3720      	adds	r7, #32
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065e6:	b580      	push	{r7, lr}
 80065e8:	b08c      	sub	sp, #48	; 0x30
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	60f8      	str	r0, [r7, #12]
 80065ee:	60b9      	str	r1, [r7, #8]
 80065f0:	607a      	str	r2, [r7, #4]
 80065f2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065f4:	2301      	movs	r3, #1
 80065f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_SPI_TransmitReceive+0x26>
 8006608:	2302      	movs	r3, #2
 800660a:	e18a      	b.n	8006922 <HAL_SPI_TransmitReceive+0x33c>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006614:	f7fd fde2 	bl	80041dc <HAL_GetTick>
 8006618:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006620:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800662a:	887b      	ldrh	r3, [r7, #2]
 800662c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800662e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006632:	2b01      	cmp	r3, #1
 8006634:	d00f      	beq.n	8006656 <HAL_SPI_TransmitReceive+0x70>
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800663c:	d107      	bne.n	800664e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d103      	bne.n	800664e <HAL_SPI_TransmitReceive+0x68>
 8006646:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800664a:	2b04      	cmp	r3, #4
 800664c:	d003      	beq.n	8006656 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800664e:	2302      	movs	r3, #2
 8006650:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006654:	e15b      	b.n	800690e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_SPI_TransmitReceive+0x82>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d002      	beq.n	8006668 <HAL_SPI_TransmitReceive+0x82>
 8006662:	887b      	ldrh	r3, [r7, #2]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d103      	bne.n	8006670 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800666e:	e14e      	b.n	800690e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b04      	cmp	r3, #4
 800667a:	d003      	beq.n	8006684 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2205      	movs	r2, #5
 8006680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2200      	movs	r2, #0
 8006688:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	887a      	ldrh	r2, [r7, #2]
 8006694:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	887a      	ldrh	r2, [r7, #2]
 800669a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	887a      	ldrh	r2, [r7, #2]
 80066a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	887a      	ldrh	r2, [r7, #2]
 80066ac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c4:	2b40      	cmp	r3, #64	; 0x40
 80066c6:	d007      	beq.n	80066d8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066e0:	d178      	bne.n	80067d4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <HAL_SPI_TransmitReceive+0x10a>
 80066ea:	8b7b      	ldrh	r3, [r7, #26]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d166      	bne.n	80067be <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f4:	881a      	ldrh	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006700:	1c9a      	adds	r2, r3, #2
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800670a:	b29b      	uxth	r3, r3
 800670c:	3b01      	subs	r3, #1
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006714:	e053      	b.n	80067be <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f003 0302 	and.w	r3, r3, #2
 8006720:	2b02      	cmp	r3, #2
 8006722:	d11b      	bne.n	800675c <HAL_SPI_TransmitReceive+0x176>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d016      	beq.n	800675c <HAL_SPI_TransmitReceive+0x176>
 800672e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006730:	2b01      	cmp	r3, #1
 8006732:	d113      	bne.n	800675c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006738:	881a      	ldrh	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006744:	1c9a      	adds	r2, r3, #2
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800674e:	b29b      	uxth	r3, r3
 8006750:	3b01      	subs	r3, #1
 8006752:	b29a      	uxth	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b01      	cmp	r3, #1
 8006768:	d119      	bne.n	800679e <HAL_SPI_TransmitReceive+0x1b8>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800676e:	b29b      	uxth	r3, r3
 8006770:	2b00      	cmp	r3, #0
 8006772:	d014      	beq.n	800679e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68da      	ldr	r2, [r3, #12]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677e:	b292      	uxth	r2, r2
 8006780:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006786:	1c9a      	adds	r2, r3, #2
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006790:	b29b      	uxth	r3, r3
 8006792:	3b01      	subs	r3, #1
 8006794:	b29a      	uxth	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800679a:	2301      	movs	r3, #1
 800679c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800679e:	f7fd fd1d 	bl	80041dc <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d807      	bhi.n	80067be <HAL_SPI_TransmitReceive+0x1d8>
 80067ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b4:	d003      	beq.n	80067be <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80067bc:	e0a7      	b.n	800690e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1a6      	bne.n	8006716 <HAL_SPI_TransmitReceive+0x130>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1a1      	bne.n	8006716 <HAL_SPI_TransmitReceive+0x130>
 80067d2:	e07c      	b.n	80068ce <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d002      	beq.n	80067e2 <HAL_SPI_TransmitReceive+0x1fc>
 80067dc:	8b7b      	ldrh	r3, [r7, #26]
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d16b      	bne.n	80068ba <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	330c      	adds	r3, #12
 80067ec:	7812      	ldrb	r2, [r2, #0]
 80067ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067fe:	b29b      	uxth	r3, r3
 8006800:	3b01      	subs	r3, #1
 8006802:	b29a      	uxth	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006808:	e057      	b.n	80068ba <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f003 0302 	and.w	r3, r3, #2
 8006814:	2b02      	cmp	r3, #2
 8006816:	d11c      	bne.n	8006852 <HAL_SPI_TransmitReceive+0x26c>
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800681c:	b29b      	uxth	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d017      	beq.n	8006852 <HAL_SPI_TransmitReceive+0x26c>
 8006822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006824:	2b01      	cmp	r3, #1
 8006826:	d114      	bne.n	8006852 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	330c      	adds	r3, #12
 8006832:	7812      	ldrb	r2, [r2, #0]
 8006834:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800683a:	1c5a      	adds	r2, r3, #1
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006844:	b29b      	uxth	r3, r3
 8006846:	3b01      	subs	r3, #1
 8006848:	b29a      	uxth	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b01      	cmp	r3, #1
 800685e:	d119      	bne.n	8006894 <HAL_SPI_TransmitReceive+0x2ae>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006864:	b29b      	uxth	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d014      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68da      	ldr	r2, [r3, #12]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006874:	b2d2      	uxtb	r2, r2
 8006876:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687c:	1c5a      	adds	r2, r3, #1
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006886:	b29b      	uxth	r3, r3
 8006888:	3b01      	subs	r3, #1
 800688a:	b29a      	uxth	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006890:	2301      	movs	r3, #1
 8006892:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006894:	f7fd fca2 	bl	80041dc <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d803      	bhi.n	80068ac <HAL_SPI_TransmitReceive+0x2c6>
 80068a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068aa:	d102      	bne.n	80068b2 <HAL_SPI_TransmitReceive+0x2cc>
 80068ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d103      	bne.n	80068ba <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068b8:	e029      	b.n	800690e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068be:	b29b      	uxth	r3, r3
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1a2      	bne.n	800680a <HAL_SPI_TransmitReceive+0x224>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d19d      	bne.n	800680a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f000 f8c0 	bl	8006a58 <SPI_EndRxTxTransaction>
 80068d8:	4603      	mov	r3, r0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d006      	beq.n	80068ec <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2220      	movs	r2, #32
 80068e8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068ea:	e010      	b.n	800690e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10b      	bne.n	800690c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068f4:	2300      	movs	r3, #0
 80068f6:	617b      	str	r3, [r7, #20]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	617b      	str	r3, [r7, #20]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	617b      	str	r3, [r7, #20]
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	e000      	b.n	800690e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800690c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800691e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006922:	4618      	mov	r0, r3
 8006924:	3730      	adds	r7, #48	; 0x30
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006938:	b2db      	uxtb	r3, r3
}
 800693a:	4618      	mov	r0, r3
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
	...

08006948 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b088      	sub	sp, #32
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	603b      	str	r3, [r7, #0]
 8006954:	4613      	mov	r3, r2
 8006956:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006958:	f7fd fc40 	bl	80041dc <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006960:	1a9b      	subs	r3, r3, r2
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	4413      	add	r3, r2
 8006966:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006968:	f7fd fc38 	bl	80041dc <HAL_GetTick>
 800696c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800696e:	4b39      	ldr	r3, [pc, #228]	; (8006a54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	015b      	lsls	r3, r3, #5
 8006974:	0d1b      	lsrs	r3, r3, #20
 8006976:	69fa      	ldr	r2, [r7, #28]
 8006978:	fb02 f303 	mul.w	r3, r2, r3
 800697c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800697e:	e054      	b.n	8006a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006986:	d050      	beq.n	8006a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006988:	f7fd fc28 	bl	80041dc <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	69fa      	ldr	r2, [r7, #28]
 8006994:	429a      	cmp	r2, r3
 8006996:	d902      	bls.n	800699e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d13d      	bne.n	8006a1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80069ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069b6:	d111      	bne.n	80069dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069c0:	d004      	beq.n	80069cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ca:	d107      	bne.n	80069dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069e4:	d10f      	bne.n	8006a06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069f4:	601a      	str	r2, [r3, #0]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e017      	b.n	8006a4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006a20:	2300      	movs	r3, #0
 8006a22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	3b01      	subs	r3, #1
 8006a28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	4013      	ands	r3, r2
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	bf0c      	ite	eq
 8006a3a:	2301      	moveq	r3, #1
 8006a3c:	2300      	movne	r3, #0
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	461a      	mov	r2, r3
 8006a42:	79fb      	ldrb	r3, [r7, #7]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d19b      	bne.n	8006980 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3720      	adds	r7, #32
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	20000028 	.word	0x20000028

08006a58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b088      	sub	sp, #32
 8006a5c:	af02      	add	r7, sp, #8
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a64:	4b1b      	ldr	r3, [pc, #108]	; (8006ad4 <SPI_EndRxTxTransaction+0x7c>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a1b      	ldr	r2, [pc, #108]	; (8006ad8 <SPI_EndRxTxTransaction+0x80>)
 8006a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a6e:	0d5b      	lsrs	r3, r3, #21
 8006a70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a74:	fb02 f303 	mul.w	r3, r2, r3
 8006a78:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a82:	d112      	bne.n	8006aaa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	2180      	movs	r1, #128	; 0x80
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f7ff ff5a 	bl	8006948 <SPI_WaitFlagStateUntilTimeout>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d016      	beq.n	8006ac8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a9e:	f043 0220 	orr.w	r2, r3, #32
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e00f      	b.n	8006aca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00a      	beq.n	8006ac6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ac0:	2b80      	cmp	r3, #128	; 0x80
 8006ac2:	d0f2      	beq.n	8006aaa <SPI_EndRxTxTransaction+0x52>
 8006ac4:	e000      	b.n	8006ac8 <SPI_EndRxTxTransaction+0x70>
        break;
 8006ac6:	bf00      	nop
  }

  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3718      	adds	r7, #24
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	20000028 	.word	0x20000028
 8006ad8:	165e9f81 	.word	0x165e9f81

08006adc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d101      	bne.n	8006aee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e041      	b.n	8006b72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d106      	bne.n	8006b08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7fc fffa 	bl	8003afc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	3304      	adds	r3, #4
 8006b18:	4619      	mov	r1, r3
 8006b1a:	4610      	mov	r0, r2
 8006b1c:	f000 fab6 	bl	800708c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
	...

08006b7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d001      	beq.n	8006b94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e044      	b.n	8006c1e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68da      	ldr	r2, [r3, #12]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f042 0201 	orr.w	r2, r2, #1
 8006baa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a1e      	ldr	r2, [pc, #120]	; (8006c2c <HAL_TIM_Base_Start_IT+0xb0>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d018      	beq.n	8006be8 <HAL_TIM_Base_Start_IT+0x6c>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bbe:	d013      	beq.n	8006be8 <HAL_TIM_Base_Start_IT+0x6c>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a1a      	ldr	r2, [pc, #104]	; (8006c30 <HAL_TIM_Base_Start_IT+0xb4>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00e      	beq.n	8006be8 <HAL_TIM_Base_Start_IT+0x6c>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a19      	ldr	r2, [pc, #100]	; (8006c34 <HAL_TIM_Base_Start_IT+0xb8>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d009      	beq.n	8006be8 <HAL_TIM_Base_Start_IT+0x6c>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a17      	ldr	r2, [pc, #92]	; (8006c38 <HAL_TIM_Base_Start_IT+0xbc>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d004      	beq.n	8006be8 <HAL_TIM_Base_Start_IT+0x6c>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a16      	ldr	r2, [pc, #88]	; (8006c3c <HAL_TIM_Base_Start_IT+0xc0>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d111      	bne.n	8006c0c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	f003 0307 	and.w	r3, r3, #7
 8006bf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2b06      	cmp	r3, #6
 8006bf8:	d010      	beq.n	8006c1c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f042 0201 	orr.w	r2, r2, #1
 8006c08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c0a:	e007      	b.n	8006c1c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0201 	orr.w	r2, r2, #1
 8006c1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40010000 	.word	0x40010000
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40014000 	.word	0x40014000

08006c40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68da      	ldr	r2, [r3, #12]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6a1a      	ldr	r2, [r3, #32]
 8006c5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006c62:	4013      	ands	r3, r2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d10f      	bne.n	8006c88 <HAL_TIM_Base_Stop_IT+0x48>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	f240 4344 	movw	r3, #1092	; 0x444
 8006c72:	4013      	ands	r3, r2
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d107      	bne.n	8006c88 <HAL_TIM_Base_Stop_IT+0x48>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0201 	bic.w	r2, r2, #1
 8006c86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	370c      	adds	r7, #12
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b082      	sub	sp, #8
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	f003 0302 	and.w	r3, r3, #2
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d122      	bne.n	8006cfa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	f003 0302 	and.w	r3, r3, #2
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d11b      	bne.n	8006cfa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f06f 0202 	mvn.w	r2, #2
 8006cca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	699b      	ldr	r3, [r3, #24]
 8006cd8:	f003 0303 	and.w	r3, r3, #3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d003      	beq.n	8006ce8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 f9b5 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
 8006ce6:	e005      	b.n	8006cf4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 f9a7 	bl	800703c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f9b8 	bl	8007064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	f003 0304 	and.w	r3, r3, #4
 8006d04:	2b04      	cmp	r3, #4
 8006d06:	d122      	bne.n	8006d4e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	f003 0304 	and.w	r3, r3, #4
 8006d12:	2b04      	cmp	r3, #4
 8006d14:	d11b      	bne.n	8006d4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f06f 0204 	mvn.w	r2, #4
 8006d1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2202      	movs	r2, #2
 8006d24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d003      	beq.n	8006d3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f98b 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
 8006d3a:	e005      	b.n	8006d48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 f97d 	bl	800703c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f98e 	bl	8007064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	f003 0308 	and.w	r3, r3, #8
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d122      	bne.n	8006da2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	f003 0308 	and.w	r3, r3, #8
 8006d66:	2b08      	cmp	r3, #8
 8006d68:	d11b      	bne.n	8006da2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f06f 0208 	mvn.w	r2, #8
 8006d72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2204      	movs	r2, #4
 8006d78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	69db      	ldr	r3, [r3, #28]
 8006d80:	f003 0303 	and.w	r3, r3, #3
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 f961 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
 8006d8e:	e005      	b.n	8006d9c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 f953 	bl	800703c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 f964 	bl	8007064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	f003 0310 	and.w	r3, r3, #16
 8006dac:	2b10      	cmp	r3, #16
 8006dae:	d122      	bne.n	8006df6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b10      	cmp	r3, #16
 8006dbc:	d11b      	bne.n	8006df6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f06f 0210 	mvn.w	r2, #16
 8006dc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2208      	movs	r2, #8
 8006dcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	69db      	ldr	r3, [r3, #28]
 8006dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d003      	beq.n	8006de4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 f937 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
 8006de2:	e005      	b.n	8006df0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 f929 	bl	800703c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f93a 	bl	8007064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	f003 0301 	and.w	r3, r3, #1
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d10e      	bne.n	8006e22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d107      	bne.n	8006e22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f06f 0201 	mvn.w	r2, #1
 8006e1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f7fc fb39 	bl	8003494 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e2c:	2b80      	cmp	r3, #128	; 0x80
 8006e2e:	d10e      	bne.n	8006e4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e3a:	2b80      	cmp	r3, #128	; 0x80
 8006e3c:	d107      	bne.n	8006e4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 fab1 	bl	80073b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e58:	2b40      	cmp	r3, #64	; 0x40
 8006e5a:	d10e      	bne.n	8006e7a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e66:	2b40      	cmp	r3, #64	; 0x40
 8006e68:	d107      	bne.n	8006e7a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f8ff 	bl	8007078 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	f003 0320 	and.w	r3, r3, #32
 8006e84:	2b20      	cmp	r3, #32
 8006e86:	d10e      	bne.n	8006ea6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f003 0320 	and.w	r3, r3, #32
 8006e92:	2b20      	cmp	r3, #32
 8006e94:	d107      	bne.n	8006ea6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f06f 0220 	mvn.w	r2, #32
 8006e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 fa7b 	bl	800739c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ea6:	bf00      	nop
 8006ea8:	3708      	adds	r7, #8
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d101      	bne.n	8006eca <HAL_TIM_ConfigClockSource+0x1c>
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	e0b4      	b.n	8007034 <HAL_TIM_ConfigClockSource+0x186>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ee8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ef0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f02:	d03e      	beq.n	8006f82 <HAL_TIM_ConfigClockSource+0xd4>
 8006f04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f08:	f200 8087 	bhi.w	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f10:	f000 8086 	beq.w	8007020 <HAL_TIM_ConfigClockSource+0x172>
 8006f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f18:	d87f      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f1a:	2b70      	cmp	r3, #112	; 0x70
 8006f1c:	d01a      	beq.n	8006f54 <HAL_TIM_ConfigClockSource+0xa6>
 8006f1e:	2b70      	cmp	r3, #112	; 0x70
 8006f20:	d87b      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f22:	2b60      	cmp	r3, #96	; 0x60
 8006f24:	d050      	beq.n	8006fc8 <HAL_TIM_ConfigClockSource+0x11a>
 8006f26:	2b60      	cmp	r3, #96	; 0x60
 8006f28:	d877      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f2a:	2b50      	cmp	r3, #80	; 0x50
 8006f2c:	d03c      	beq.n	8006fa8 <HAL_TIM_ConfigClockSource+0xfa>
 8006f2e:	2b50      	cmp	r3, #80	; 0x50
 8006f30:	d873      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f32:	2b40      	cmp	r3, #64	; 0x40
 8006f34:	d058      	beq.n	8006fe8 <HAL_TIM_ConfigClockSource+0x13a>
 8006f36:	2b40      	cmp	r3, #64	; 0x40
 8006f38:	d86f      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f3a:	2b30      	cmp	r3, #48	; 0x30
 8006f3c:	d064      	beq.n	8007008 <HAL_TIM_ConfigClockSource+0x15a>
 8006f3e:	2b30      	cmp	r3, #48	; 0x30
 8006f40:	d86b      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f42:	2b20      	cmp	r3, #32
 8006f44:	d060      	beq.n	8007008 <HAL_TIM_ConfigClockSource+0x15a>
 8006f46:	2b20      	cmp	r3, #32
 8006f48:	d867      	bhi.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d05c      	beq.n	8007008 <HAL_TIM_ConfigClockSource+0x15a>
 8006f4e:	2b10      	cmp	r3, #16
 8006f50:	d05a      	beq.n	8007008 <HAL_TIM_ConfigClockSource+0x15a>
 8006f52:	e062      	b.n	800701a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6818      	ldr	r0, [r3, #0]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	6899      	ldr	r1, [r3, #8]
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f000 f98c 	bl	8007280 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f76:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	609a      	str	r2, [r3, #8]
      break;
 8006f80:	e04f      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6818      	ldr	r0, [r3, #0]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	6899      	ldr	r1, [r3, #8]
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	f000 f975 	bl	8007280 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	689a      	ldr	r2, [r3, #8]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006fa4:	609a      	str	r2, [r3, #8]
      break;
 8006fa6:	e03c      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6818      	ldr	r0, [r3, #0]
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	6859      	ldr	r1, [r3, #4]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	f000 f8e9 	bl	800718c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2150      	movs	r1, #80	; 0x50
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 f942 	bl	800724a <TIM_ITRx_SetConfig>
      break;
 8006fc6:	e02c      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6818      	ldr	r0, [r3, #0]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	6859      	ldr	r1, [r3, #4]
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	f000 f908 	bl	80071ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2160      	movs	r1, #96	; 0x60
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f000 f932 	bl	800724a <TIM_ITRx_SetConfig>
      break;
 8006fe6:	e01c      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6818      	ldr	r0, [r3, #0]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	6859      	ldr	r1, [r3, #4]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	f000 f8c9 	bl	800718c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2140      	movs	r1, #64	; 0x40
 8007000:	4618      	mov	r0, r3
 8007002:	f000 f922 	bl	800724a <TIM_ITRx_SetConfig>
      break;
 8007006:	e00c      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4619      	mov	r1, r3
 8007012:	4610      	mov	r0, r2
 8007014:	f000 f919 	bl	800724a <TIM_ITRx_SetConfig>
      break;
 8007018:	e003      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	73fb      	strb	r3, [r7, #15]
      break;
 800701e:	e000      	b.n	8007022 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007020:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007032:	7bfb      	ldrb	r3, [r7, #15]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a34      	ldr	r2, [pc, #208]	; (8007170 <TIM_Base_SetConfig+0xe4>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d00f      	beq.n	80070c4 <TIM_Base_SetConfig+0x38>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070aa:	d00b      	beq.n	80070c4 <TIM_Base_SetConfig+0x38>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a31      	ldr	r2, [pc, #196]	; (8007174 <TIM_Base_SetConfig+0xe8>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d007      	beq.n	80070c4 <TIM_Base_SetConfig+0x38>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a30      	ldr	r2, [pc, #192]	; (8007178 <TIM_Base_SetConfig+0xec>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d003      	beq.n	80070c4 <TIM_Base_SetConfig+0x38>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a2f      	ldr	r2, [pc, #188]	; (800717c <TIM_Base_SetConfig+0xf0>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d108      	bne.n	80070d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a25      	ldr	r2, [pc, #148]	; (8007170 <TIM_Base_SetConfig+0xe4>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d01b      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070e4:	d017      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a22      	ldr	r2, [pc, #136]	; (8007174 <TIM_Base_SetConfig+0xe8>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d013      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a21      	ldr	r2, [pc, #132]	; (8007178 <TIM_Base_SetConfig+0xec>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d00f      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a20      	ldr	r2, [pc, #128]	; (800717c <TIM_Base_SetConfig+0xf0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d00b      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a1f      	ldr	r2, [pc, #124]	; (8007180 <TIM_Base_SetConfig+0xf4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d007      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a1e      	ldr	r2, [pc, #120]	; (8007184 <TIM_Base_SetConfig+0xf8>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d003      	beq.n	8007116 <TIM_Base_SetConfig+0x8a>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a1d      	ldr	r2, [pc, #116]	; (8007188 <TIM_Base_SetConfig+0xfc>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d108      	bne.n	8007128 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800711c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	4313      	orrs	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689a      	ldr	r2, [r3, #8]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a08      	ldr	r2, [pc, #32]	; (8007170 <TIM_Base_SetConfig+0xe4>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d103      	bne.n	800715c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	691a      	ldr	r2, [r3, #16]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	615a      	str	r2, [r3, #20]
}
 8007162:	bf00      	nop
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40010000 	.word	0x40010000
 8007174:	40000400 	.word	0x40000400
 8007178:	40000800 	.word	0x40000800
 800717c:	40000c00 	.word	0x40000c00
 8007180:	40014000 	.word	0x40014000
 8007184:	40014400 	.word	0x40014400
 8007188:	40014800 	.word	0x40014800

0800718c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800718c:	b480      	push	{r7}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a1b      	ldr	r3, [r3, #32]
 800719c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	f023 0201 	bic.w	r2, r3, #1
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	011b      	lsls	r3, r3, #4
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	4313      	orrs	r3, r2
 80071c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f023 030a 	bic.w	r3, r3, #10
 80071c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	693a      	ldr	r2, [r7, #16]
 80071d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	697a      	ldr	r2, [r7, #20]
 80071dc:	621a      	str	r2, [r3, #32]
}
 80071de:	bf00      	nop
 80071e0:	371c      	adds	r7, #28
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b087      	sub	sp, #28
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	60f8      	str	r0, [r7, #12]
 80071f2:	60b9      	str	r1, [r7, #8]
 80071f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6a1b      	ldr	r3, [r3, #32]
 80071fa:	f023 0210 	bic.w	r2, r3, #16
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007214:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	031b      	lsls	r3, r3, #12
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007226:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	011b      	lsls	r3, r3, #4
 800722c:	693a      	ldr	r2, [r7, #16]
 800722e:	4313      	orrs	r3, r2
 8007230:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	693a      	ldr	r2, [r7, #16]
 800723c:	621a      	str	r2, [r3, #32]
}
 800723e:	bf00      	nop
 8007240:	371c      	adds	r7, #28
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800724a:	b480      	push	{r7}
 800724c:	b085      	sub	sp, #20
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007260:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	4313      	orrs	r3, r2
 8007268:	f043 0307 	orr.w	r3, r3, #7
 800726c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	609a      	str	r2, [r3, #8]
}
 8007274:	bf00      	nop
 8007276:	3714      	adds	r7, #20
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
 800728c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800729a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	021a      	lsls	r2, r3, #8
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	431a      	orrs	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	697a      	ldr	r2, [r7, #20]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	697a      	ldr	r2, [r7, #20]
 80072b2:	609a      	str	r2, [r3, #8]
}
 80072b4:	bf00      	nop
 80072b6:	371c      	adds	r7, #28
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d101      	bne.n	80072d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072d4:	2302      	movs	r3, #2
 80072d6:	e050      	b.n	800737a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	4313      	orrs	r3, r2
 8007308:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	68fa      	ldr	r2, [r7, #12]
 8007310:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a1c      	ldr	r2, [pc, #112]	; (8007388 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d018      	beq.n	800734e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007324:	d013      	beq.n	800734e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a18      	ldr	r2, [pc, #96]	; (800738c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d00e      	beq.n	800734e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a16      	ldr	r2, [pc, #88]	; (8007390 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d009      	beq.n	800734e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a15      	ldr	r2, [pc, #84]	; (8007394 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d004      	beq.n	800734e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a13      	ldr	r2, [pc, #76]	; (8007398 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d10c      	bne.n	8007368 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007354:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	68ba      	ldr	r2, [r7, #8]
 800735c:	4313      	orrs	r3, r2
 800735e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	68ba      	ldr	r2, [r7, #8]
 8007366:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr
 8007386:	bf00      	nop
 8007388:	40010000 	.word	0x40010000
 800738c:	40000400 	.word	0x40000400
 8007390:	40000800 	.word	0x40000800
 8007394:	40000c00 	.word	0x40000c00
 8007398:	40014000 	.word	0x40014000

0800739c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e03f      	b.n	8007456 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d106      	bne.n	80073f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7fc fc06 	bl	8003bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2224      	movs	r2, #36	; 0x24
 80073f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68da      	ldr	r2, [r3, #12]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007406:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 feb7 	bl	800817c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	691a      	ldr	r2, [r3, #16]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800741c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	695a      	ldr	r2, [r3, #20]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800742c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68da      	ldr	r2, [r3, #12]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800743c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2220      	movs	r2, #32
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2220      	movs	r2, #32
 8007450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	3708      	adds	r7, #8
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b08a      	sub	sp, #40	; 0x28
 8007462:	af02      	add	r7, sp, #8
 8007464:	60f8      	str	r0, [r7, #12]
 8007466:	60b9      	str	r1, [r7, #8]
 8007468:	603b      	str	r3, [r7, #0]
 800746a:	4613      	mov	r3, r2
 800746c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800746e:	2300      	movs	r3, #0
 8007470:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007478:	b2db      	uxtb	r3, r3
 800747a:	2b20      	cmp	r3, #32
 800747c:	d17c      	bne.n	8007578 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d002      	beq.n	800748a <HAL_UART_Transmit+0x2c>
 8007484:	88fb      	ldrh	r3, [r7, #6]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e075      	b.n	800757a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007494:	2b01      	cmp	r3, #1
 8007496:	d101      	bne.n	800749c <HAL_UART_Transmit+0x3e>
 8007498:	2302      	movs	r3, #2
 800749a:	e06e      	b.n	800757a <HAL_UART_Transmit+0x11c>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2200      	movs	r2, #0
 80074a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2221      	movs	r2, #33	; 0x21
 80074ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074b2:	f7fc fe93 	bl	80041dc <HAL_GetTick>
 80074b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	88fa      	ldrh	r2, [r7, #6]
 80074bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	88fa      	ldrh	r2, [r7, #6]
 80074c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074cc:	d108      	bne.n	80074e0 <HAL_UART_Transmit+0x82>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d104      	bne.n	80074e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80074d6:	2300      	movs	r3, #0
 80074d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	61bb      	str	r3, [r7, #24]
 80074de:	e003      	b.n	80074e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074e4:	2300      	movs	r3, #0
 80074e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80074f0:	e02a      	b.n	8007548 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	2200      	movs	r2, #0
 80074fa:	2180      	movs	r1, #128	; 0x80
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 fbfb 	bl	8007cf8 <UART_WaitOnFlagUntilTimeout>
 8007502:	4603      	mov	r3, r0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	e036      	b.n	800757a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d10b      	bne.n	800752a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	881b      	ldrh	r3, [r3, #0]
 8007516:	461a      	mov	r2, r3
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007520:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	3302      	adds	r3, #2
 8007526:	61bb      	str	r3, [r7, #24]
 8007528:	e007      	b.n	800753a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	781a      	ldrb	r2, [r3, #0]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	3301      	adds	r3, #1
 8007538:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800753e:	b29b      	uxth	r3, r3
 8007540:	3b01      	subs	r3, #1
 8007542:	b29a      	uxth	r2, r3
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800754c:	b29b      	uxth	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1cf      	bne.n	80074f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	2200      	movs	r2, #0
 800755a:	2140      	movs	r1, #64	; 0x40
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f000 fbcb 	bl	8007cf8 <UART_WaitOnFlagUntilTimeout>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d001      	beq.n	800756c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	e006      	b.n	800757a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2220      	movs	r2, #32
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	e000      	b.n	800757a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007578:	2302      	movs	r3, #2
  }
}
 800757a:	4618      	mov	r0, r3
 800757c:	3720      	adds	r7, #32
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}

08007582 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007582:	b580      	push	{r7, lr}
 8007584:	b08a      	sub	sp, #40	; 0x28
 8007586:	af02      	add	r7, sp, #8
 8007588:	60f8      	str	r0, [r7, #12]
 800758a:	60b9      	str	r1, [r7, #8]
 800758c:	603b      	str	r3, [r7, #0]
 800758e:	4613      	mov	r3, r2
 8007590:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007592:	2300      	movs	r3, #0
 8007594:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b20      	cmp	r3, #32
 80075a0:	f040 808c 	bne.w	80076bc <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d002      	beq.n	80075b0 <HAL_UART_Receive+0x2e>
 80075aa:	88fb      	ldrh	r3, [r7, #6]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e084      	b.n	80076be <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d101      	bne.n	80075c2 <HAL_UART_Receive+0x40>
 80075be:	2302      	movs	r3, #2
 80075c0:	e07d      	b.n	80076be <HAL_UART_Receive+0x13c>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2222      	movs	r2, #34	; 0x22
 80075d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075de:	f7fc fdfd 	bl	80041dc <HAL_GetTick>
 80075e2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	88fa      	ldrh	r2, [r7, #6]
 80075e8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	88fa      	ldrh	r2, [r7, #6]
 80075ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075f8:	d108      	bne.n	800760c <HAL_UART_Receive+0x8a>
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d104      	bne.n	800760c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8007602:	2300      	movs	r3, #0
 8007604:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	61bb      	str	r3, [r7, #24]
 800760a:	e003      	b.n	8007614 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007610:	2300      	movs	r3, #0
 8007612:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2200      	movs	r2, #0
 8007618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800761c:	e043      	b.n	80076a6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	9300      	str	r3, [sp, #0]
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	2200      	movs	r2, #0
 8007626:	2120      	movs	r1, #32
 8007628:	68f8      	ldr	r0, [r7, #12]
 800762a:	f000 fb65 	bl	8007cf8 <UART_WaitOnFlagUntilTimeout>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d001      	beq.n	8007638 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e042      	b.n	80076be <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10c      	bne.n	8007658 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	b29b      	uxth	r3, r3
 8007646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800764a:	b29a      	uxth	r2, r3
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	3302      	adds	r3, #2
 8007654:	61bb      	str	r3, [r7, #24]
 8007656:	e01f      	b.n	8007698 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007660:	d007      	beq.n	8007672 <HAL_UART_Receive+0xf0>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10a      	bne.n	8007680 <HAL_UART_Receive+0xfe>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d106      	bne.n	8007680 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	b2da      	uxtb	r2, r3
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	701a      	strb	r2, [r3, #0]
 800767e:	e008      	b.n	8007692 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	b2db      	uxtb	r3, r3
 8007688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800768c:	b2da      	uxtb	r2, r3
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	3301      	adds	r3, #1
 8007696:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800769c:	b29b      	uxth	r3, r3
 800769e:	3b01      	subs	r3, #1
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1b6      	bne.n	800761e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2220      	movs	r2, #32
 80076b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80076b8:	2300      	movs	r3, #0
 80076ba:	e000      	b.n	80076be <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80076bc:	2302      	movs	r3, #2
  }
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3720      	adds	r7, #32
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b085      	sub	sp, #20
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	60b9      	str	r1, [r7, #8]
 80076d0:	4613      	mov	r3, r2
 80076d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b20      	cmp	r3, #32
 80076de:	d130      	bne.n	8007742 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d002      	beq.n	80076ec <HAL_UART_Transmit_IT+0x26>
 80076e6:	88fb      	ldrh	r3, [r7, #6]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e029      	b.n	8007744 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d101      	bne.n	80076fe <HAL_UART_Transmit_IT+0x38>
 80076fa:	2302      	movs	r3, #2
 80076fc:	e022      	b.n	8007744 <HAL_UART_Transmit_IT+0x7e>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2201      	movs	r2, #1
 8007702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	68ba      	ldr	r2, [r7, #8]
 800770a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	88fa      	ldrh	r2, [r7, #6]
 8007710:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	88fa      	ldrh	r2, [r7, #6]
 8007716:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2221      	movs	r2, #33	; 0x21
 8007722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68da      	ldr	r2, [r3, #12]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800773c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800773e:	2300      	movs	r3, #0
 8007740:	e000      	b.n	8007744 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007742:	2302      	movs	r3, #2
  }
}
 8007744:	4618      	mov	r0, r3
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	4613      	mov	r3, r2
 800775c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b20      	cmp	r3, #32
 8007768:	d11d      	bne.n	80077a6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d002      	beq.n	8007776 <HAL_UART_Receive_IT+0x26>
 8007770:	88fb      	ldrh	r3, [r7, #6]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d101      	bne.n	800777a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e016      	b.n	80077a8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007780:	2b01      	cmp	r3, #1
 8007782:	d101      	bne.n	8007788 <HAL_UART_Receive_IT+0x38>
 8007784:	2302      	movs	r3, #2
 8007786:	e00f      	b.n	80077a8 <HAL_UART_Receive_IT+0x58>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2200      	movs	r2, #0
 8007794:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007796:	88fb      	ldrh	r3, [r7, #6]
 8007798:	461a      	mov	r2, r3
 800779a:	68b9      	ldr	r1, [r7, #8]
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f000 fb19 	bl	8007dd4 <UART_Start_Receive_IT>
 80077a2:	4603      	mov	r3, r0
 80077a4:	e000      	b.n	80077a8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80077a6:	2302      	movs	r3, #2
  }
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3710      	adds	r7, #16
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b0ba      	sub	sp, #232	; 0xe8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80077d6:	2300      	movs	r3, #0
 80077d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80077dc:	2300      	movs	r3, #0
 80077de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80077e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e6:	f003 030f 	and.w	r3, r3, #15
 80077ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80077ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d10f      	bne.n	8007816 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d009      	beq.n	8007816 <HAL_UART_IRQHandler+0x66>
 8007802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007806:	f003 0320 	and.w	r3, r3, #32
 800780a:	2b00      	cmp	r3, #0
 800780c:	d003      	beq.n	8007816 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 fbf9 	bl	8008006 <UART_Receive_IT>
      return;
 8007814:	e256      	b.n	8007cc4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007816:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800781a:	2b00      	cmp	r3, #0
 800781c:	f000 80de 	beq.w	80079dc <HAL_UART_IRQHandler+0x22c>
 8007820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	d106      	bne.n	800783a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800782c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007830:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007834:	2b00      	cmp	r3, #0
 8007836:	f000 80d1 	beq.w	80079dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800783a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800783e:	f003 0301 	and.w	r3, r3, #1
 8007842:	2b00      	cmp	r3, #0
 8007844:	d00b      	beq.n	800785e <HAL_UART_IRQHandler+0xae>
 8007846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800784a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800784e:	2b00      	cmp	r3, #0
 8007850:	d005      	beq.n	800785e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007856:	f043 0201 	orr.w	r2, r3, #1
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800785e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00b      	beq.n	8007882 <HAL_UART_IRQHandler+0xd2>
 800786a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800786e:	f003 0301 	and.w	r3, r3, #1
 8007872:	2b00      	cmp	r3, #0
 8007874:	d005      	beq.n	8007882 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787a:	f043 0202 	orr.w	r2, r3, #2
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007886:	f003 0302 	and.w	r3, r3, #2
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00b      	beq.n	80078a6 <HAL_UART_IRQHandler+0xf6>
 800788e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	2b00      	cmp	r3, #0
 8007898:	d005      	beq.n	80078a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789e:	f043 0204 	orr.w	r2, r3, #4
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80078a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078aa:	f003 0308 	and.w	r3, r3, #8
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d011      	beq.n	80078d6 <HAL_UART_IRQHandler+0x126>
 80078b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078b6:	f003 0320 	and.w	r3, r3, #32
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d105      	bne.n	80078ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80078be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d005      	beq.n	80078d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ce:	f043 0208 	orr.w	r2, r3, #8
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f000 81ed 	beq.w	8007cba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078e4:	f003 0320 	and.w	r3, r3, #32
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d008      	beq.n	80078fe <HAL_UART_IRQHandler+0x14e>
 80078ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078f0:	f003 0320 	and.w	r3, r3, #32
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 fb84 	bl	8008006 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	695b      	ldr	r3, [r3, #20]
 8007904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007908:	2b40      	cmp	r3, #64	; 0x40
 800790a:	bf0c      	ite	eq
 800790c:	2301      	moveq	r3, #1
 800790e:	2300      	movne	r3, #0
 8007910:	b2db      	uxtb	r3, r3
 8007912:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800791a:	f003 0308 	and.w	r3, r3, #8
 800791e:	2b00      	cmp	r3, #0
 8007920:	d103      	bne.n	800792a <HAL_UART_IRQHandler+0x17a>
 8007922:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007926:	2b00      	cmp	r3, #0
 8007928:	d04f      	beq.n	80079ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 fa8c 	bl	8007e48 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793a:	2b40      	cmp	r3, #64	; 0x40
 800793c:	d141      	bne.n	80079c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	3314      	adds	r3, #20
 8007944:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007948:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800794c:	e853 3f00 	ldrex	r3, [r3]
 8007950:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007954:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800795c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3314      	adds	r3, #20
 8007966:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800796a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800796e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007972:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007976:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1d9      	bne.n	800793e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800798e:	2b00      	cmp	r3, #0
 8007990:	d013      	beq.n	80079ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007996:	4a7d      	ldr	r2, [pc, #500]	; (8007b8c <HAL_UART_IRQHandler+0x3dc>)
 8007998:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799e:	4618      	mov	r0, r3
 80079a0:	f7fd fbbc 	bl	800511c <HAL_DMA_Abort_IT>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d016      	beq.n	80079d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079b4:	4610      	mov	r0, r2
 80079b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079b8:	e00e      	b.n	80079d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7fb fd1a 	bl	80033f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079c0:	e00a      	b.n	80079d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7fb fd16 	bl	80033f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079c8:	e006      	b.n	80079d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7fb fd12 	bl	80033f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80079d6:	e170      	b.n	8007cba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d8:	bf00      	nop
    return;
 80079da:	e16e      	b.n	8007cba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	f040 814a 	bne.w	8007c7a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80079e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079ea:	f003 0310 	and.w	r3, r3, #16
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 8143 	beq.w	8007c7a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80079f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079f8:	f003 0310 	and.w	r3, r3, #16
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	f000 813c 	beq.w	8007c7a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a02:	2300      	movs	r3, #0
 8007a04:	60bb      	str	r3, [r7, #8]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	60bb      	str	r3, [r7, #8]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	60bb      	str	r3, [r7, #8]
 8007a16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	695b      	ldr	r3, [r3, #20]
 8007a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a22:	2b40      	cmp	r3, #64	; 0x40
 8007a24:	f040 80b4 	bne.w	8007b90 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 8140 	beq.w	8007cbe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a46:	429a      	cmp	r2, r3
 8007a48:	f080 8139 	bcs.w	8007cbe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a52:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a5e:	f000 8088 	beq.w	8007b72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	330c      	adds	r3, #12
 8007a68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	330c      	adds	r3, #12
 8007a8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007a8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007a92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007a9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1d9      	bne.n	8007a62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3314      	adds	r3, #20
 8007ab4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ab8:	e853 3f00 	ldrex	r3, [r3]
 8007abc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007abe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ac0:	f023 0301 	bic.w	r3, r3, #1
 8007ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	3314      	adds	r3, #20
 8007ace:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ad2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ad6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ada:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007ade:	e841 2300 	strex	r3, r2, [r1]
 8007ae2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007ae4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1e1      	bne.n	8007aae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3314      	adds	r3, #20
 8007af0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007af4:	e853 3f00 	ldrex	r3, [r3]
 8007af8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007afa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007afc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	3314      	adds	r3, #20
 8007b0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b0e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b10:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b16:	e841 2300 	strex	r3, r2, [r1]
 8007b1a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1e3      	bne.n	8007aea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2220      	movs	r2, #32
 8007b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	330c      	adds	r3, #12
 8007b36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b3a:	e853 3f00 	ldrex	r3, [r3]
 8007b3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b42:	f023 0310 	bic.w	r3, r3, #16
 8007b46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	330c      	adds	r3, #12
 8007b50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007b54:	65ba      	str	r2, [r7, #88]	; 0x58
 8007b56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b5c:	e841 2300 	strex	r3, r2, [r1]
 8007b60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e3      	bne.n	8007b30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f7fd fa65 	bl	800503c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	1ad3      	subs	r3, r2, r3
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	4619      	mov	r1, r3
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f8ac 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b88:	e099      	b.n	8007cbe <HAL_UART_IRQHandler+0x50e>
 8007b8a:	bf00      	nop
 8007b8c:	08007f0f 	.word	0x08007f0f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f000 808b 	beq.w	8007cc2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007bac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 8086 	beq.w	8007cc2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	330c      	adds	r3, #12
 8007bbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	330c      	adds	r3, #12
 8007bd6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007bda:	647a      	str	r2, [r7, #68]	; 0x44
 8007bdc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bde:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007be0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1e3      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3314      	adds	r3, #20
 8007bf4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	623b      	str	r3, [r7, #32]
   return(result);
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	f023 0301 	bic.w	r3, r3, #1
 8007c04:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3314      	adds	r3, #20
 8007c0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c12:	633a      	str	r2, [r7, #48]	; 0x30
 8007c14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c1a:	e841 2300 	strex	r3, r2, [r1]
 8007c1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1e3      	bne.n	8007bee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	330c      	adds	r3, #12
 8007c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	e853 3f00 	ldrex	r3, [r3]
 8007c42:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0310 	bic.w	r3, r3, #16
 8007c4a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	330c      	adds	r3, #12
 8007c54:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007c58:	61fa      	str	r2, [r7, #28]
 8007c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	69b9      	ldr	r1, [r7, #24]
 8007c5e:	69fa      	ldr	r2, [r7, #28]
 8007c60:	e841 2300 	strex	r3, r2, [r1]
 8007c64:	617b      	str	r3, [r7, #20]
   return(result);
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1e3      	bne.n	8007c34 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c70:	4619      	mov	r1, r3
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 f834 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007c78:	e023      	b.n	8007cc2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d009      	beq.n	8007c9a <HAL_UART_IRQHandler+0x4ea>
 8007c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d003      	beq.n	8007c9a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 f94f 	bl	8007f36 <UART_Transmit_IT>
    return;
 8007c98:	e014      	b.n	8007cc4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00e      	beq.n	8007cc4 <HAL_UART_IRQHandler+0x514>
 8007ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d008      	beq.n	8007cc4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f98f 	bl	8007fd6 <UART_EndTransmit_IT>
    return;
 8007cb8:	e004      	b.n	8007cc4 <HAL_UART_IRQHandler+0x514>
    return;
 8007cba:	bf00      	nop
 8007cbc:	e002      	b.n	8007cc4 <HAL_UART_IRQHandler+0x514>
      return;
 8007cbe:	bf00      	nop
 8007cc0:	e000      	b.n	8007cc4 <HAL_UART_IRQHandler+0x514>
      return;
 8007cc2:	bf00      	nop
  }
}
 8007cc4:	37e8      	adds	r7, #232	; 0xe8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop

08007ccc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	460b      	mov	r3, r1
 8007cea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b090      	sub	sp, #64	; 0x40
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	603b      	str	r3, [r7, #0]
 8007d04:	4613      	mov	r3, r2
 8007d06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d08:	e050      	b.n	8007dac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d10:	d04c      	beq.n	8007dac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007d12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d007      	beq.n	8007d28 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d18:	f7fc fa60 	bl	80041dc <HAL_GetTick>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	1ad3      	subs	r3, r2, r3
 8007d22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d241      	bcs.n	8007dac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	330c      	adds	r3, #12
 8007d2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d32:	e853 3f00 	ldrex	r3, [r3]
 8007d36:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	330c      	adds	r3, #12
 8007d46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007d48:	637a      	str	r2, [r7, #52]	; 0x34
 8007d4a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d50:	e841 2300 	strex	r3, r2, [r1]
 8007d54:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1e5      	bne.n	8007d28 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	3314      	adds	r3, #20
 8007d62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	e853 3f00 	ldrex	r3, [r3]
 8007d6a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	f023 0301 	bic.w	r3, r3, #1
 8007d72:	63bb      	str	r3, [r7, #56]	; 0x38
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	3314      	adds	r3, #20
 8007d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d7c:	623a      	str	r2, [r7, #32]
 8007d7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d80:	69f9      	ldr	r1, [r7, #28]
 8007d82:	6a3a      	ldr	r2, [r7, #32]
 8007d84:	e841 2300 	strex	r3, r2, [r1]
 8007d88:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1e5      	bne.n	8007d5c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2220      	movs	r2, #32
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2220      	movs	r2, #32
 8007d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e00f      	b.n	8007dcc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	4013      	ands	r3, r2
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	bf0c      	ite	eq
 8007dbc:	2301      	moveq	r3, #1
 8007dbe:	2300      	movne	r3, #0
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	79fb      	ldrb	r3, [r7, #7]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d09f      	beq.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3740      	adds	r7, #64	; 0x40
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	4613      	mov	r3, r2
 8007de0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	88fa      	ldrh	r2, [r7, #6]
 8007dec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	88fa      	ldrh	r2, [r7, #6]
 8007df2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2200      	movs	r2, #0
 8007df8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2222      	movs	r2, #34	; 0x22
 8007dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68da      	ldr	r2, [r3, #12]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e18:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695a      	ldr	r2, [r3, #20]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f042 0201 	orr.w	r2, r2, #1
 8007e28:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f042 0220 	orr.w	r2, r2, #32
 8007e38:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3714      	adds	r7, #20
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b095      	sub	sp, #84	; 0x54
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	330c      	adds	r3, #12
 8007e56:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e5a:	e853 3f00 	ldrex	r3, [r3]
 8007e5e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	330c      	adds	r3, #12
 8007e6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e70:	643a      	str	r2, [r7, #64]	; 0x40
 8007e72:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e74:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e76:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e78:	e841 2300 	strex	r3, r2, [r1]
 8007e7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1e5      	bne.n	8007e50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3314      	adds	r3, #20
 8007e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8c:	6a3b      	ldr	r3, [r7, #32]
 8007e8e:	e853 3f00 	ldrex	r3, [r3]
 8007e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	f023 0301 	bic.w	r3, r3, #1
 8007e9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	3314      	adds	r3, #20
 8007ea2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ea4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ea6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007eaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007eac:	e841 2300 	strex	r3, r2, [r1]
 8007eb0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1e5      	bne.n	8007e84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d119      	bne.n	8007ef4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	330c      	adds	r3, #12
 8007ec6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	e853 3f00 	ldrex	r3, [r3]
 8007ece:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f023 0310 	bic.w	r3, r3, #16
 8007ed6:	647b      	str	r3, [r7, #68]	; 0x44
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	330c      	adds	r3, #12
 8007ede:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ee0:	61ba      	str	r2, [r7, #24]
 8007ee2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee4:	6979      	ldr	r1, [r7, #20]
 8007ee6:	69ba      	ldr	r2, [r7, #24]
 8007ee8:	e841 2300 	strex	r3, r2, [r1]
 8007eec:	613b      	str	r3, [r7, #16]
   return(result);
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1e5      	bne.n	8007ec0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2220      	movs	r2, #32
 8007ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007f02:	bf00      	nop
 8007f04:	3754      	adds	r7, #84	; 0x54
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr

08007f0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b084      	sub	sp, #16
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f7fb fa63 	bl	80033f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f2e:	bf00      	nop
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007f36:	b480      	push	{r7}
 8007f38:	b085      	sub	sp, #20
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b21      	cmp	r3, #33	; 0x21
 8007f48:	d13e      	bne.n	8007fc8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f52:	d114      	bne.n	8007f7e <UART_Transmit_IT+0x48>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d110      	bne.n	8007f7e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6a1b      	ldr	r3, [r3, #32]
 8007f60:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	881b      	ldrh	r3, [r3, #0]
 8007f66:	461a      	mov	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f70:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a1b      	ldr	r3, [r3, #32]
 8007f76:	1c9a      	adds	r2, r3, #2
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	621a      	str	r2, [r3, #32]
 8007f7c:	e008      	b.n	8007f90 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a1b      	ldr	r3, [r3, #32]
 8007f82:	1c59      	adds	r1, r3, #1
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	6211      	str	r1, [r2, #32]
 8007f88:	781a      	ldrb	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d10f      	bne.n	8007fc4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68da      	ldr	r2, [r3, #12]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007fb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68da      	ldr	r2, [r3, #12]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fc2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	e000      	b.n	8007fca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007fc8:	2302      	movs	r3, #2
  }
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3714      	adds	r7, #20
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	b082      	sub	sp, #8
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68da      	ldr	r2, [r3, #12]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7ff fe68 	bl	8007ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3708      	adds	r7, #8
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b08c      	sub	sp, #48	; 0x30
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b22      	cmp	r3, #34	; 0x22
 8008018:	f040 80ab 	bne.w	8008172 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008024:	d117      	bne.n	8008056 <UART_Receive_IT+0x50>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d113      	bne.n	8008056 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800802e:	2300      	movs	r3, #0
 8008030:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008036:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	b29b      	uxth	r3, r3
 8008040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008044:	b29a      	uxth	r2, r3
 8008046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008048:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800804e:	1c9a      	adds	r2, r3, #2
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	629a      	str	r2, [r3, #40]	; 0x28
 8008054:	e026      	b.n	80080a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800805a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800805c:	2300      	movs	r3, #0
 800805e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008068:	d007      	beq.n	800807a <UART_Receive_IT+0x74>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10a      	bne.n	8008088 <UART_Receive_IT+0x82>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d106      	bne.n	8008088 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	b2da      	uxtb	r2, r3
 8008082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008084:	701a      	strb	r2, [r3, #0]
 8008086:	e008      	b.n	800809a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	b2db      	uxtb	r3, r3
 8008090:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008094:	b2da      	uxtb	r2, r3
 8008096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008098:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800809e:	1c5a      	adds	r2, r3, #1
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	3b01      	subs	r3, #1
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	4619      	mov	r1, r3
 80080b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d15a      	bne.n	800816e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68da      	ldr	r2, [r3, #12]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f022 0220 	bic.w	r2, r2, #32
 80080c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68da      	ldr	r2, [r3, #12]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80080d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	695a      	ldr	r2, [r3, #20]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f022 0201 	bic.w	r2, r2, #1
 80080e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2220      	movs	r2, #32
 80080ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d135      	bne.n	8008164 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	330c      	adds	r3, #12
 8008104:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	e853 3f00 	ldrex	r3, [r3]
 800810c:	613b      	str	r3, [r7, #16]
   return(result);
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	f023 0310 	bic.w	r3, r3, #16
 8008114:	627b      	str	r3, [r7, #36]	; 0x24
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	330c      	adds	r3, #12
 800811c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800811e:	623a      	str	r2, [r7, #32]
 8008120:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	69f9      	ldr	r1, [r7, #28]
 8008124:	6a3a      	ldr	r2, [r7, #32]
 8008126:	e841 2300 	strex	r3, r2, [r1]
 800812a:	61bb      	str	r3, [r7, #24]
   return(result);
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1e5      	bne.n	80080fe <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0310 	and.w	r3, r3, #16
 800813c:	2b10      	cmp	r3, #16
 800813e:	d10a      	bne.n	8008156 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008140:	2300      	movs	r3, #0
 8008142:	60fb      	str	r3, [r7, #12]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	60fb      	str	r3, [r7, #12]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	60fb      	str	r3, [r7, #12]
 8008154:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800815a:	4619      	mov	r1, r3
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f7ff fdbf 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
 8008162:	e002      	b.n	800816a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f7fb f8a5 	bl	80032b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800816a:	2300      	movs	r3, #0
 800816c:	e002      	b.n	8008174 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800816e:	2300      	movs	r3, #0
 8008170:	e000      	b.n	8008174 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008172:	2302      	movs	r3, #2
  }
}
 8008174:	4618      	mov	r0, r3
 8008176:	3730      	adds	r7, #48	; 0x30
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800817c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008180:	b09f      	sub	sp, #124	; 0x7c
 8008182:	af00      	add	r7, sp, #0
 8008184:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008192:	68d9      	ldr	r1, [r3, #12]
 8008194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	ea40 0301 	orr.w	r3, r0, r1
 800819c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800819e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081a0:	689a      	ldr	r2, [r3, #8]
 80081a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	431a      	orrs	r2, r3
 80081a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081aa:	695b      	ldr	r3, [r3, #20]
 80081ac:	431a      	orrs	r2, r3
 80081ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081b0:	69db      	ldr	r3, [r3, #28]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80081b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80081c0:	f021 010c 	bic.w	r1, r1, #12
 80081c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081ca:	430b      	orrs	r3, r1
 80081cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	695b      	ldr	r3, [r3, #20]
 80081d4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80081d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081da:	6999      	ldr	r1, [r3, #24]
 80081dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	ea40 0301 	orr.w	r3, r0, r1
 80081e4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80081e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	4bc5      	ldr	r3, [pc, #788]	; (8008500 <UART_SetConfig+0x384>)
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d004      	beq.n	80081fa <UART_SetConfig+0x7e>
 80081f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	4bc3      	ldr	r3, [pc, #780]	; (8008504 <UART_SetConfig+0x388>)
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d103      	bne.n	8008202 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081fa:	f7fe f81b 	bl	8006234 <HAL_RCC_GetPCLK2Freq>
 80081fe:	6778      	str	r0, [r7, #116]	; 0x74
 8008200:	e002      	b.n	8008208 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008202:	f7fe f803 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8008206:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800820a:	69db      	ldr	r3, [r3, #28]
 800820c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008210:	f040 80b6 	bne.w	8008380 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008214:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008216:	461c      	mov	r4, r3
 8008218:	f04f 0500 	mov.w	r5, #0
 800821c:	4622      	mov	r2, r4
 800821e:	462b      	mov	r3, r5
 8008220:	1891      	adds	r1, r2, r2
 8008222:	6439      	str	r1, [r7, #64]	; 0x40
 8008224:	415b      	adcs	r3, r3
 8008226:	647b      	str	r3, [r7, #68]	; 0x44
 8008228:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800822c:	1912      	adds	r2, r2, r4
 800822e:	eb45 0303 	adc.w	r3, r5, r3
 8008232:	f04f 0000 	mov.w	r0, #0
 8008236:	f04f 0100 	mov.w	r1, #0
 800823a:	00d9      	lsls	r1, r3, #3
 800823c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008240:	00d0      	lsls	r0, r2, #3
 8008242:	4602      	mov	r2, r0
 8008244:	460b      	mov	r3, r1
 8008246:	1911      	adds	r1, r2, r4
 8008248:	6639      	str	r1, [r7, #96]	; 0x60
 800824a:	416b      	adcs	r3, r5
 800824c:	667b      	str	r3, [r7, #100]	; 0x64
 800824e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	461a      	mov	r2, r3
 8008254:	f04f 0300 	mov.w	r3, #0
 8008258:	1891      	adds	r1, r2, r2
 800825a:	63b9      	str	r1, [r7, #56]	; 0x38
 800825c:	415b      	adcs	r3, r3
 800825e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008260:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008264:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008268:	f7f8 fd06 	bl	8000c78 <__aeabi_uldivmod>
 800826c:	4602      	mov	r2, r0
 800826e:	460b      	mov	r3, r1
 8008270:	4ba5      	ldr	r3, [pc, #660]	; (8008508 <UART_SetConfig+0x38c>)
 8008272:	fba3 2302 	umull	r2, r3, r3, r2
 8008276:	095b      	lsrs	r3, r3, #5
 8008278:	011e      	lsls	r6, r3, #4
 800827a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800827c:	461c      	mov	r4, r3
 800827e:	f04f 0500 	mov.w	r5, #0
 8008282:	4622      	mov	r2, r4
 8008284:	462b      	mov	r3, r5
 8008286:	1891      	adds	r1, r2, r2
 8008288:	6339      	str	r1, [r7, #48]	; 0x30
 800828a:	415b      	adcs	r3, r3
 800828c:	637b      	str	r3, [r7, #52]	; 0x34
 800828e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008292:	1912      	adds	r2, r2, r4
 8008294:	eb45 0303 	adc.w	r3, r5, r3
 8008298:	f04f 0000 	mov.w	r0, #0
 800829c:	f04f 0100 	mov.w	r1, #0
 80082a0:	00d9      	lsls	r1, r3, #3
 80082a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80082a6:	00d0      	lsls	r0, r2, #3
 80082a8:	4602      	mov	r2, r0
 80082aa:	460b      	mov	r3, r1
 80082ac:	1911      	adds	r1, r2, r4
 80082ae:	65b9      	str	r1, [r7, #88]	; 0x58
 80082b0:	416b      	adcs	r3, r5
 80082b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80082b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	461a      	mov	r2, r3
 80082ba:	f04f 0300 	mov.w	r3, #0
 80082be:	1891      	adds	r1, r2, r2
 80082c0:	62b9      	str	r1, [r7, #40]	; 0x28
 80082c2:	415b      	adcs	r3, r3
 80082c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80082ca:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80082ce:	f7f8 fcd3 	bl	8000c78 <__aeabi_uldivmod>
 80082d2:	4602      	mov	r2, r0
 80082d4:	460b      	mov	r3, r1
 80082d6:	4b8c      	ldr	r3, [pc, #560]	; (8008508 <UART_SetConfig+0x38c>)
 80082d8:	fba3 1302 	umull	r1, r3, r3, r2
 80082dc:	095b      	lsrs	r3, r3, #5
 80082de:	2164      	movs	r1, #100	; 0x64
 80082e0:	fb01 f303 	mul.w	r3, r1, r3
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	00db      	lsls	r3, r3, #3
 80082e8:	3332      	adds	r3, #50	; 0x32
 80082ea:	4a87      	ldr	r2, [pc, #540]	; (8008508 <UART_SetConfig+0x38c>)
 80082ec:	fba2 2303 	umull	r2, r3, r2, r3
 80082f0:	095b      	lsrs	r3, r3, #5
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80082f8:	441e      	add	r6, r3
 80082fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082fc:	4618      	mov	r0, r3
 80082fe:	f04f 0100 	mov.w	r1, #0
 8008302:	4602      	mov	r2, r0
 8008304:	460b      	mov	r3, r1
 8008306:	1894      	adds	r4, r2, r2
 8008308:	623c      	str	r4, [r7, #32]
 800830a:	415b      	adcs	r3, r3
 800830c:	627b      	str	r3, [r7, #36]	; 0x24
 800830e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008312:	1812      	adds	r2, r2, r0
 8008314:	eb41 0303 	adc.w	r3, r1, r3
 8008318:	f04f 0400 	mov.w	r4, #0
 800831c:	f04f 0500 	mov.w	r5, #0
 8008320:	00dd      	lsls	r5, r3, #3
 8008322:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008326:	00d4      	lsls	r4, r2, #3
 8008328:	4622      	mov	r2, r4
 800832a:	462b      	mov	r3, r5
 800832c:	1814      	adds	r4, r2, r0
 800832e:	653c      	str	r4, [r7, #80]	; 0x50
 8008330:	414b      	adcs	r3, r1
 8008332:	657b      	str	r3, [r7, #84]	; 0x54
 8008334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	461a      	mov	r2, r3
 800833a:	f04f 0300 	mov.w	r3, #0
 800833e:	1891      	adds	r1, r2, r2
 8008340:	61b9      	str	r1, [r7, #24]
 8008342:	415b      	adcs	r3, r3
 8008344:	61fb      	str	r3, [r7, #28]
 8008346:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800834a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800834e:	f7f8 fc93 	bl	8000c78 <__aeabi_uldivmod>
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	4b6c      	ldr	r3, [pc, #432]	; (8008508 <UART_SetConfig+0x38c>)
 8008358:	fba3 1302 	umull	r1, r3, r3, r2
 800835c:	095b      	lsrs	r3, r3, #5
 800835e:	2164      	movs	r1, #100	; 0x64
 8008360:	fb01 f303 	mul.w	r3, r1, r3
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	00db      	lsls	r3, r3, #3
 8008368:	3332      	adds	r3, #50	; 0x32
 800836a:	4a67      	ldr	r2, [pc, #412]	; (8008508 <UART_SetConfig+0x38c>)
 800836c:	fba2 2303 	umull	r2, r3, r2, r3
 8008370:	095b      	lsrs	r3, r3, #5
 8008372:	f003 0207 	and.w	r2, r3, #7
 8008376:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4432      	add	r2, r6
 800837c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800837e:	e0b9      	b.n	80084f4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008380:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008382:	461c      	mov	r4, r3
 8008384:	f04f 0500 	mov.w	r5, #0
 8008388:	4622      	mov	r2, r4
 800838a:	462b      	mov	r3, r5
 800838c:	1891      	adds	r1, r2, r2
 800838e:	6139      	str	r1, [r7, #16]
 8008390:	415b      	adcs	r3, r3
 8008392:	617b      	str	r3, [r7, #20]
 8008394:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008398:	1912      	adds	r2, r2, r4
 800839a:	eb45 0303 	adc.w	r3, r5, r3
 800839e:	f04f 0000 	mov.w	r0, #0
 80083a2:	f04f 0100 	mov.w	r1, #0
 80083a6:	00d9      	lsls	r1, r3, #3
 80083a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80083ac:	00d0      	lsls	r0, r2, #3
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	eb12 0804 	adds.w	r8, r2, r4
 80083b6:	eb43 0905 	adc.w	r9, r3, r5
 80083ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	4618      	mov	r0, r3
 80083c0:	f04f 0100 	mov.w	r1, #0
 80083c4:	f04f 0200 	mov.w	r2, #0
 80083c8:	f04f 0300 	mov.w	r3, #0
 80083cc:	008b      	lsls	r3, r1, #2
 80083ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80083d2:	0082      	lsls	r2, r0, #2
 80083d4:	4640      	mov	r0, r8
 80083d6:	4649      	mov	r1, r9
 80083d8:	f7f8 fc4e 	bl	8000c78 <__aeabi_uldivmod>
 80083dc:	4602      	mov	r2, r0
 80083de:	460b      	mov	r3, r1
 80083e0:	4b49      	ldr	r3, [pc, #292]	; (8008508 <UART_SetConfig+0x38c>)
 80083e2:	fba3 2302 	umull	r2, r3, r3, r2
 80083e6:	095b      	lsrs	r3, r3, #5
 80083e8:	011e      	lsls	r6, r3, #4
 80083ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083ec:	4618      	mov	r0, r3
 80083ee:	f04f 0100 	mov.w	r1, #0
 80083f2:	4602      	mov	r2, r0
 80083f4:	460b      	mov	r3, r1
 80083f6:	1894      	adds	r4, r2, r2
 80083f8:	60bc      	str	r4, [r7, #8]
 80083fa:	415b      	adcs	r3, r3
 80083fc:	60fb      	str	r3, [r7, #12]
 80083fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008402:	1812      	adds	r2, r2, r0
 8008404:	eb41 0303 	adc.w	r3, r1, r3
 8008408:	f04f 0400 	mov.w	r4, #0
 800840c:	f04f 0500 	mov.w	r5, #0
 8008410:	00dd      	lsls	r5, r3, #3
 8008412:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008416:	00d4      	lsls	r4, r2, #3
 8008418:	4622      	mov	r2, r4
 800841a:	462b      	mov	r3, r5
 800841c:	1814      	adds	r4, r2, r0
 800841e:	64bc      	str	r4, [r7, #72]	; 0x48
 8008420:	414b      	adcs	r3, r1
 8008422:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008424:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	4618      	mov	r0, r3
 800842a:	f04f 0100 	mov.w	r1, #0
 800842e:	f04f 0200 	mov.w	r2, #0
 8008432:	f04f 0300 	mov.w	r3, #0
 8008436:	008b      	lsls	r3, r1, #2
 8008438:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800843c:	0082      	lsls	r2, r0, #2
 800843e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008442:	f7f8 fc19 	bl	8000c78 <__aeabi_uldivmod>
 8008446:	4602      	mov	r2, r0
 8008448:	460b      	mov	r3, r1
 800844a:	4b2f      	ldr	r3, [pc, #188]	; (8008508 <UART_SetConfig+0x38c>)
 800844c:	fba3 1302 	umull	r1, r3, r3, r2
 8008450:	095b      	lsrs	r3, r3, #5
 8008452:	2164      	movs	r1, #100	; 0x64
 8008454:	fb01 f303 	mul.w	r3, r1, r3
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	011b      	lsls	r3, r3, #4
 800845c:	3332      	adds	r3, #50	; 0x32
 800845e:	4a2a      	ldr	r2, [pc, #168]	; (8008508 <UART_SetConfig+0x38c>)
 8008460:	fba2 2303 	umull	r2, r3, r2, r3
 8008464:	095b      	lsrs	r3, r3, #5
 8008466:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800846a:	441e      	add	r6, r3
 800846c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800846e:	4618      	mov	r0, r3
 8008470:	f04f 0100 	mov.w	r1, #0
 8008474:	4602      	mov	r2, r0
 8008476:	460b      	mov	r3, r1
 8008478:	1894      	adds	r4, r2, r2
 800847a:	603c      	str	r4, [r7, #0]
 800847c:	415b      	adcs	r3, r3
 800847e:	607b      	str	r3, [r7, #4]
 8008480:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008484:	1812      	adds	r2, r2, r0
 8008486:	eb41 0303 	adc.w	r3, r1, r3
 800848a:	f04f 0400 	mov.w	r4, #0
 800848e:	f04f 0500 	mov.w	r5, #0
 8008492:	00dd      	lsls	r5, r3, #3
 8008494:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008498:	00d4      	lsls	r4, r2, #3
 800849a:	4622      	mov	r2, r4
 800849c:	462b      	mov	r3, r5
 800849e:	eb12 0a00 	adds.w	sl, r2, r0
 80084a2:	eb43 0b01 	adc.w	fp, r3, r1
 80084a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	4618      	mov	r0, r3
 80084ac:	f04f 0100 	mov.w	r1, #0
 80084b0:	f04f 0200 	mov.w	r2, #0
 80084b4:	f04f 0300 	mov.w	r3, #0
 80084b8:	008b      	lsls	r3, r1, #2
 80084ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80084be:	0082      	lsls	r2, r0, #2
 80084c0:	4650      	mov	r0, sl
 80084c2:	4659      	mov	r1, fp
 80084c4:	f7f8 fbd8 	bl	8000c78 <__aeabi_uldivmod>
 80084c8:	4602      	mov	r2, r0
 80084ca:	460b      	mov	r3, r1
 80084cc:	4b0e      	ldr	r3, [pc, #56]	; (8008508 <UART_SetConfig+0x38c>)
 80084ce:	fba3 1302 	umull	r1, r3, r3, r2
 80084d2:	095b      	lsrs	r3, r3, #5
 80084d4:	2164      	movs	r1, #100	; 0x64
 80084d6:	fb01 f303 	mul.w	r3, r1, r3
 80084da:	1ad3      	subs	r3, r2, r3
 80084dc:	011b      	lsls	r3, r3, #4
 80084de:	3332      	adds	r3, #50	; 0x32
 80084e0:	4a09      	ldr	r2, [pc, #36]	; (8008508 <UART_SetConfig+0x38c>)
 80084e2:	fba2 2303 	umull	r2, r3, r2, r3
 80084e6:	095b      	lsrs	r3, r3, #5
 80084e8:	f003 020f 	and.w	r2, r3, #15
 80084ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4432      	add	r2, r6
 80084f2:	609a      	str	r2, [r3, #8]
}
 80084f4:	bf00      	nop
 80084f6:	377c      	adds	r7, #124	; 0x7c
 80084f8:	46bd      	mov	sp, r7
 80084fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084fe:	bf00      	nop
 8008500:	40011000 	.word	0x40011000
 8008504:	40011400 	.word	0x40011400
 8008508:	51eb851f 	.word	0x51eb851f

0800850c <__errno>:
 800850c:	4b01      	ldr	r3, [pc, #4]	; (8008514 <__errno+0x8>)
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	20000034 	.word	0x20000034

08008518 <__libc_init_array>:
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	4d0d      	ldr	r5, [pc, #52]	; (8008550 <__libc_init_array+0x38>)
 800851c:	4c0d      	ldr	r4, [pc, #52]	; (8008554 <__libc_init_array+0x3c>)
 800851e:	1b64      	subs	r4, r4, r5
 8008520:	10a4      	asrs	r4, r4, #2
 8008522:	2600      	movs	r6, #0
 8008524:	42a6      	cmp	r6, r4
 8008526:	d109      	bne.n	800853c <__libc_init_array+0x24>
 8008528:	4d0b      	ldr	r5, [pc, #44]	; (8008558 <__libc_init_array+0x40>)
 800852a:	4c0c      	ldr	r4, [pc, #48]	; (800855c <__libc_init_array+0x44>)
 800852c:	f002 fefc 	bl	800b328 <_init>
 8008530:	1b64      	subs	r4, r4, r5
 8008532:	10a4      	asrs	r4, r4, #2
 8008534:	2600      	movs	r6, #0
 8008536:	42a6      	cmp	r6, r4
 8008538:	d105      	bne.n	8008546 <__libc_init_array+0x2e>
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008540:	4798      	blx	r3
 8008542:	3601      	adds	r6, #1
 8008544:	e7ee      	b.n	8008524 <__libc_init_array+0xc>
 8008546:	f855 3b04 	ldr.w	r3, [r5], #4
 800854a:	4798      	blx	r3
 800854c:	3601      	adds	r6, #1
 800854e:	e7f2      	b.n	8008536 <__libc_init_array+0x1e>
 8008550:	0800b80c 	.word	0x0800b80c
 8008554:	0800b80c 	.word	0x0800b80c
 8008558:	0800b80c 	.word	0x0800b80c
 800855c:	0800b810 	.word	0x0800b810

08008560 <memcpy>:
 8008560:	440a      	add	r2, r1
 8008562:	4291      	cmp	r1, r2
 8008564:	f100 33ff 	add.w	r3, r0, #4294967295
 8008568:	d100      	bne.n	800856c <memcpy+0xc>
 800856a:	4770      	bx	lr
 800856c:	b510      	push	{r4, lr}
 800856e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008576:	4291      	cmp	r1, r2
 8008578:	d1f9      	bne.n	800856e <memcpy+0xe>
 800857a:	bd10      	pop	{r4, pc}

0800857c <memset>:
 800857c:	4402      	add	r2, r0
 800857e:	4603      	mov	r3, r0
 8008580:	4293      	cmp	r3, r2
 8008582:	d100      	bne.n	8008586 <memset+0xa>
 8008584:	4770      	bx	lr
 8008586:	f803 1b01 	strb.w	r1, [r3], #1
 800858a:	e7f9      	b.n	8008580 <memset+0x4>

0800858c <__cvt>:
 800858c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008590:	ec55 4b10 	vmov	r4, r5, d0
 8008594:	2d00      	cmp	r5, #0
 8008596:	460e      	mov	r6, r1
 8008598:	4619      	mov	r1, r3
 800859a:	462b      	mov	r3, r5
 800859c:	bfbb      	ittet	lt
 800859e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80085a2:	461d      	movlt	r5, r3
 80085a4:	2300      	movge	r3, #0
 80085a6:	232d      	movlt	r3, #45	; 0x2d
 80085a8:	700b      	strb	r3, [r1, #0]
 80085aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80085b0:	4691      	mov	r9, r2
 80085b2:	f023 0820 	bic.w	r8, r3, #32
 80085b6:	bfbc      	itt	lt
 80085b8:	4622      	movlt	r2, r4
 80085ba:	4614      	movlt	r4, r2
 80085bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80085c0:	d005      	beq.n	80085ce <__cvt+0x42>
 80085c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80085c6:	d100      	bne.n	80085ca <__cvt+0x3e>
 80085c8:	3601      	adds	r6, #1
 80085ca:	2102      	movs	r1, #2
 80085cc:	e000      	b.n	80085d0 <__cvt+0x44>
 80085ce:	2103      	movs	r1, #3
 80085d0:	ab03      	add	r3, sp, #12
 80085d2:	9301      	str	r3, [sp, #4]
 80085d4:	ab02      	add	r3, sp, #8
 80085d6:	9300      	str	r3, [sp, #0]
 80085d8:	ec45 4b10 	vmov	d0, r4, r5
 80085dc:	4653      	mov	r3, sl
 80085de:	4632      	mov	r2, r6
 80085e0:	f000 fd32 	bl	8009048 <_dtoa_r>
 80085e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80085e8:	4607      	mov	r7, r0
 80085ea:	d102      	bne.n	80085f2 <__cvt+0x66>
 80085ec:	f019 0f01 	tst.w	r9, #1
 80085f0:	d022      	beq.n	8008638 <__cvt+0xac>
 80085f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80085f6:	eb07 0906 	add.w	r9, r7, r6
 80085fa:	d110      	bne.n	800861e <__cvt+0x92>
 80085fc:	783b      	ldrb	r3, [r7, #0]
 80085fe:	2b30      	cmp	r3, #48	; 0x30
 8008600:	d10a      	bne.n	8008618 <__cvt+0x8c>
 8008602:	2200      	movs	r2, #0
 8008604:	2300      	movs	r3, #0
 8008606:	4620      	mov	r0, r4
 8008608:	4629      	mov	r1, r5
 800860a:	f7f8 fa75 	bl	8000af8 <__aeabi_dcmpeq>
 800860e:	b918      	cbnz	r0, 8008618 <__cvt+0x8c>
 8008610:	f1c6 0601 	rsb	r6, r6, #1
 8008614:	f8ca 6000 	str.w	r6, [sl]
 8008618:	f8da 3000 	ldr.w	r3, [sl]
 800861c:	4499      	add	r9, r3
 800861e:	2200      	movs	r2, #0
 8008620:	2300      	movs	r3, #0
 8008622:	4620      	mov	r0, r4
 8008624:	4629      	mov	r1, r5
 8008626:	f7f8 fa67 	bl	8000af8 <__aeabi_dcmpeq>
 800862a:	b108      	cbz	r0, 8008630 <__cvt+0xa4>
 800862c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008630:	2230      	movs	r2, #48	; 0x30
 8008632:	9b03      	ldr	r3, [sp, #12]
 8008634:	454b      	cmp	r3, r9
 8008636:	d307      	bcc.n	8008648 <__cvt+0xbc>
 8008638:	9b03      	ldr	r3, [sp, #12]
 800863a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800863c:	1bdb      	subs	r3, r3, r7
 800863e:	4638      	mov	r0, r7
 8008640:	6013      	str	r3, [r2, #0]
 8008642:	b004      	add	sp, #16
 8008644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008648:	1c59      	adds	r1, r3, #1
 800864a:	9103      	str	r1, [sp, #12]
 800864c:	701a      	strb	r2, [r3, #0]
 800864e:	e7f0      	b.n	8008632 <__cvt+0xa6>

08008650 <__exponent>:
 8008650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008652:	4603      	mov	r3, r0
 8008654:	2900      	cmp	r1, #0
 8008656:	bfb8      	it	lt
 8008658:	4249      	neglt	r1, r1
 800865a:	f803 2b02 	strb.w	r2, [r3], #2
 800865e:	bfb4      	ite	lt
 8008660:	222d      	movlt	r2, #45	; 0x2d
 8008662:	222b      	movge	r2, #43	; 0x2b
 8008664:	2909      	cmp	r1, #9
 8008666:	7042      	strb	r2, [r0, #1]
 8008668:	dd2a      	ble.n	80086c0 <__exponent+0x70>
 800866a:	f10d 0407 	add.w	r4, sp, #7
 800866e:	46a4      	mov	ip, r4
 8008670:	270a      	movs	r7, #10
 8008672:	46a6      	mov	lr, r4
 8008674:	460a      	mov	r2, r1
 8008676:	fb91 f6f7 	sdiv	r6, r1, r7
 800867a:	fb07 1516 	mls	r5, r7, r6, r1
 800867e:	3530      	adds	r5, #48	; 0x30
 8008680:	2a63      	cmp	r2, #99	; 0x63
 8008682:	f104 34ff 	add.w	r4, r4, #4294967295
 8008686:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800868a:	4631      	mov	r1, r6
 800868c:	dcf1      	bgt.n	8008672 <__exponent+0x22>
 800868e:	3130      	adds	r1, #48	; 0x30
 8008690:	f1ae 0502 	sub.w	r5, lr, #2
 8008694:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008698:	1c44      	adds	r4, r0, #1
 800869a:	4629      	mov	r1, r5
 800869c:	4561      	cmp	r1, ip
 800869e:	d30a      	bcc.n	80086b6 <__exponent+0x66>
 80086a0:	f10d 0209 	add.w	r2, sp, #9
 80086a4:	eba2 020e 	sub.w	r2, r2, lr
 80086a8:	4565      	cmp	r5, ip
 80086aa:	bf88      	it	hi
 80086ac:	2200      	movhi	r2, #0
 80086ae:	4413      	add	r3, r2
 80086b0:	1a18      	subs	r0, r3, r0
 80086b2:	b003      	add	sp, #12
 80086b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 80086be:	e7ed      	b.n	800869c <__exponent+0x4c>
 80086c0:	2330      	movs	r3, #48	; 0x30
 80086c2:	3130      	adds	r1, #48	; 0x30
 80086c4:	7083      	strb	r3, [r0, #2]
 80086c6:	70c1      	strb	r1, [r0, #3]
 80086c8:	1d03      	adds	r3, r0, #4
 80086ca:	e7f1      	b.n	80086b0 <__exponent+0x60>

080086cc <_printf_float>:
 80086cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d0:	ed2d 8b02 	vpush	{d8}
 80086d4:	b08d      	sub	sp, #52	; 0x34
 80086d6:	460c      	mov	r4, r1
 80086d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80086dc:	4616      	mov	r6, r2
 80086de:	461f      	mov	r7, r3
 80086e0:	4605      	mov	r5, r0
 80086e2:	f001 fa9d 	bl	8009c20 <_localeconv_r>
 80086e6:	f8d0 a000 	ldr.w	sl, [r0]
 80086ea:	4650      	mov	r0, sl
 80086ec:	f7f7 fd82 	bl	80001f4 <strlen>
 80086f0:	2300      	movs	r3, #0
 80086f2:	930a      	str	r3, [sp, #40]	; 0x28
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	9305      	str	r3, [sp, #20]
 80086f8:	f8d8 3000 	ldr.w	r3, [r8]
 80086fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008700:	3307      	adds	r3, #7
 8008702:	f023 0307 	bic.w	r3, r3, #7
 8008706:	f103 0208 	add.w	r2, r3, #8
 800870a:	f8c8 2000 	str.w	r2, [r8]
 800870e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008712:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008716:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800871a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800871e:	9307      	str	r3, [sp, #28]
 8008720:	f8cd 8018 	str.w	r8, [sp, #24]
 8008724:	ee08 0a10 	vmov	s16, r0
 8008728:	4b9f      	ldr	r3, [pc, #636]	; (80089a8 <_printf_float+0x2dc>)
 800872a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800872e:	f04f 32ff 	mov.w	r2, #4294967295
 8008732:	f7f8 fa13 	bl	8000b5c <__aeabi_dcmpun>
 8008736:	bb88      	cbnz	r0, 800879c <_printf_float+0xd0>
 8008738:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800873c:	4b9a      	ldr	r3, [pc, #616]	; (80089a8 <_printf_float+0x2dc>)
 800873e:	f04f 32ff 	mov.w	r2, #4294967295
 8008742:	f7f8 f9ed 	bl	8000b20 <__aeabi_dcmple>
 8008746:	bb48      	cbnz	r0, 800879c <_printf_float+0xd0>
 8008748:	2200      	movs	r2, #0
 800874a:	2300      	movs	r3, #0
 800874c:	4640      	mov	r0, r8
 800874e:	4649      	mov	r1, r9
 8008750:	f7f8 f9dc 	bl	8000b0c <__aeabi_dcmplt>
 8008754:	b110      	cbz	r0, 800875c <_printf_float+0x90>
 8008756:	232d      	movs	r3, #45	; 0x2d
 8008758:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800875c:	4b93      	ldr	r3, [pc, #588]	; (80089ac <_printf_float+0x2e0>)
 800875e:	4894      	ldr	r0, [pc, #592]	; (80089b0 <_printf_float+0x2e4>)
 8008760:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008764:	bf94      	ite	ls
 8008766:	4698      	movls	r8, r3
 8008768:	4680      	movhi	r8, r0
 800876a:	2303      	movs	r3, #3
 800876c:	6123      	str	r3, [r4, #16]
 800876e:	9b05      	ldr	r3, [sp, #20]
 8008770:	f023 0204 	bic.w	r2, r3, #4
 8008774:	6022      	str	r2, [r4, #0]
 8008776:	f04f 0900 	mov.w	r9, #0
 800877a:	9700      	str	r7, [sp, #0]
 800877c:	4633      	mov	r3, r6
 800877e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008780:	4621      	mov	r1, r4
 8008782:	4628      	mov	r0, r5
 8008784:	f000 f9d8 	bl	8008b38 <_printf_common>
 8008788:	3001      	adds	r0, #1
 800878a:	f040 8090 	bne.w	80088ae <_printf_float+0x1e2>
 800878e:	f04f 30ff 	mov.w	r0, #4294967295
 8008792:	b00d      	add	sp, #52	; 0x34
 8008794:	ecbd 8b02 	vpop	{d8}
 8008798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879c:	4642      	mov	r2, r8
 800879e:	464b      	mov	r3, r9
 80087a0:	4640      	mov	r0, r8
 80087a2:	4649      	mov	r1, r9
 80087a4:	f7f8 f9da 	bl	8000b5c <__aeabi_dcmpun>
 80087a8:	b140      	cbz	r0, 80087bc <_printf_float+0xf0>
 80087aa:	464b      	mov	r3, r9
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	bfbc      	itt	lt
 80087b0:	232d      	movlt	r3, #45	; 0x2d
 80087b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80087b6:	487f      	ldr	r0, [pc, #508]	; (80089b4 <_printf_float+0x2e8>)
 80087b8:	4b7f      	ldr	r3, [pc, #508]	; (80089b8 <_printf_float+0x2ec>)
 80087ba:	e7d1      	b.n	8008760 <_printf_float+0x94>
 80087bc:	6863      	ldr	r3, [r4, #4]
 80087be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80087c2:	9206      	str	r2, [sp, #24]
 80087c4:	1c5a      	adds	r2, r3, #1
 80087c6:	d13f      	bne.n	8008848 <_printf_float+0x17c>
 80087c8:	2306      	movs	r3, #6
 80087ca:	6063      	str	r3, [r4, #4]
 80087cc:	9b05      	ldr	r3, [sp, #20]
 80087ce:	6861      	ldr	r1, [r4, #4]
 80087d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80087d4:	2300      	movs	r3, #0
 80087d6:	9303      	str	r3, [sp, #12]
 80087d8:	ab0a      	add	r3, sp, #40	; 0x28
 80087da:	e9cd b301 	strd	fp, r3, [sp, #4]
 80087de:	ab09      	add	r3, sp, #36	; 0x24
 80087e0:	ec49 8b10 	vmov	d0, r8, r9
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	6022      	str	r2, [r4, #0]
 80087e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80087ec:	4628      	mov	r0, r5
 80087ee:	f7ff fecd 	bl	800858c <__cvt>
 80087f2:	9b06      	ldr	r3, [sp, #24]
 80087f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80087f6:	2b47      	cmp	r3, #71	; 0x47
 80087f8:	4680      	mov	r8, r0
 80087fa:	d108      	bne.n	800880e <_printf_float+0x142>
 80087fc:	1cc8      	adds	r0, r1, #3
 80087fe:	db02      	blt.n	8008806 <_printf_float+0x13a>
 8008800:	6863      	ldr	r3, [r4, #4]
 8008802:	4299      	cmp	r1, r3
 8008804:	dd41      	ble.n	800888a <_printf_float+0x1be>
 8008806:	f1ab 0b02 	sub.w	fp, fp, #2
 800880a:	fa5f fb8b 	uxtb.w	fp, fp
 800880e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008812:	d820      	bhi.n	8008856 <_printf_float+0x18a>
 8008814:	3901      	subs	r1, #1
 8008816:	465a      	mov	r2, fp
 8008818:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800881c:	9109      	str	r1, [sp, #36]	; 0x24
 800881e:	f7ff ff17 	bl	8008650 <__exponent>
 8008822:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008824:	1813      	adds	r3, r2, r0
 8008826:	2a01      	cmp	r2, #1
 8008828:	4681      	mov	r9, r0
 800882a:	6123      	str	r3, [r4, #16]
 800882c:	dc02      	bgt.n	8008834 <_printf_float+0x168>
 800882e:	6822      	ldr	r2, [r4, #0]
 8008830:	07d2      	lsls	r2, r2, #31
 8008832:	d501      	bpl.n	8008838 <_printf_float+0x16c>
 8008834:	3301      	adds	r3, #1
 8008836:	6123      	str	r3, [r4, #16]
 8008838:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800883c:	2b00      	cmp	r3, #0
 800883e:	d09c      	beq.n	800877a <_printf_float+0xae>
 8008840:	232d      	movs	r3, #45	; 0x2d
 8008842:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008846:	e798      	b.n	800877a <_printf_float+0xae>
 8008848:	9a06      	ldr	r2, [sp, #24]
 800884a:	2a47      	cmp	r2, #71	; 0x47
 800884c:	d1be      	bne.n	80087cc <_printf_float+0x100>
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1bc      	bne.n	80087cc <_printf_float+0x100>
 8008852:	2301      	movs	r3, #1
 8008854:	e7b9      	b.n	80087ca <_printf_float+0xfe>
 8008856:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800885a:	d118      	bne.n	800888e <_printf_float+0x1c2>
 800885c:	2900      	cmp	r1, #0
 800885e:	6863      	ldr	r3, [r4, #4]
 8008860:	dd0b      	ble.n	800887a <_printf_float+0x1ae>
 8008862:	6121      	str	r1, [r4, #16]
 8008864:	b913      	cbnz	r3, 800886c <_printf_float+0x1a0>
 8008866:	6822      	ldr	r2, [r4, #0]
 8008868:	07d0      	lsls	r0, r2, #31
 800886a:	d502      	bpl.n	8008872 <_printf_float+0x1a6>
 800886c:	3301      	adds	r3, #1
 800886e:	440b      	add	r3, r1
 8008870:	6123      	str	r3, [r4, #16]
 8008872:	65a1      	str	r1, [r4, #88]	; 0x58
 8008874:	f04f 0900 	mov.w	r9, #0
 8008878:	e7de      	b.n	8008838 <_printf_float+0x16c>
 800887a:	b913      	cbnz	r3, 8008882 <_printf_float+0x1b6>
 800887c:	6822      	ldr	r2, [r4, #0]
 800887e:	07d2      	lsls	r2, r2, #31
 8008880:	d501      	bpl.n	8008886 <_printf_float+0x1ba>
 8008882:	3302      	adds	r3, #2
 8008884:	e7f4      	b.n	8008870 <_printf_float+0x1a4>
 8008886:	2301      	movs	r3, #1
 8008888:	e7f2      	b.n	8008870 <_printf_float+0x1a4>
 800888a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800888e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008890:	4299      	cmp	r1, r3
 8008892:	db05      	blt.n	80088a0 <_printf_float+0x1d4>
 8008894:	6823      	ldr	r3, [r4, #0]
 8008896:	6121      	str	r1, [r4, #16]
 8008898:	07d8      	lsls	r0, r3, #31
 800889a:	d5ea      	bpl.n	8008872 <_printf_float+0x1a6>
 800889c:	1c4b      	adds	r3, r1, #1
 800889e:	e7e7      	b.n	8008870 <_printf_float+0x1a4>
 80088a0:	2900      	cmp	r1, #0
 80088a2:	bfd4      	ite	le
 80088a4:	f1c1 0202 	rsble	r2, r1, #2
 80088a8:	2201      	movgt	r2, #1
 80088aa:	4413      	add	r3, r2
 80088ac:	e7e0      	b.n	8008870 <_printf_float+0x1a4>
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	055a      	lsls	r2, r3, #21
 80088b2:	d407      	bmi.n	80088c4 <_printf_float+0x1f8>
 80088b4:	6923      	ldr	r3, [r4, #16]
 80088b6:	4642      	mov	r2, r8
 80088b8:	4631      	mov	r1, r6
 80088ba:	4628      	mov	r0, r5
 80088bc:	47b8      	blx	r7
 80088be:	3001      	adds	r0, #1
 80088c0:	d12c      	bne.n	800891c <_printf_float+0x250>
 80088c2:	e764      	b.n	800878e <_printf_float+0xc2>
 80088c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80088c8:	f240 80e0 	bls.w	8008a8c <_printf_float+0x3c0>
 80088cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80088d0:	2200      	movs	r2, #0
 80088d2:	2300      	movs	r3, #0
 80088d4:	f7f8 f910 	bl	8000af8 <__aeabi_dcmpeq>
 80088d8:	2800      	cmp	r0, #0
 80088da:	d034      	beq.n	8008946 <_printf_float+0x27a>
 80088dc:	4a37      	ldr	r2, [pc, #220]	; (80089bc <_printf_float+0x2f0>)
 80088de:	2301      	movs	r3, #1
 80088e0:	4631      	mov	r1, r6
 80088e2:	4628      	mov	r0, r5
 80088e4:	47b8      	blx	r7
 80088e6:	3001      	adds	r0, #1
 80088e8:	f43f af51 	beq.w	800878e <_printf_float+0xc2>
 80088ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088f0:	429a      	cmp	r2, r3
 80088f2:	db02      	blt.n	80088fa <_printf_float+0x22e>
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	07d8      	lsls	r0, r3, #31
 80088f8:	d510      	bpl.n	800891c <_printf_float+0x250>
 80088fa:	ee18 3a10 	vmov	r3, s16
 80088fe:	4652      	mov	r2, sl
 8008900:	4631      	mov	r1, r6
 8008902:	4628      	mov	r0, r5
 8008904:	47b8      	blx	r7
 8008906:	3001      	adds	r0, #1
 8008908:	f43f af41 	beq.w	800878e <_printf_float+0xc2>
 800890c:	f04f 0800 	mov.w	r8, #0
 8008910:	f104 091a 	add.w	r9, r4, #26
 8008914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008916:	3b01      	subs	r3, #1
 8008918:	4543      	cmp	r3, r8
 800891a:	dc09      	bgt.n	8008930 <_printf_float+0x264>
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	079b      	lsls	r3, r3, #30
 8008920:	f100 8105 	bmi.w	8008b2e <_printf_float+0x462>
 8008924:	68e0      	ldr	r0, [r4, #12]
 8008926:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008928:	4298      	cmp	r0, r3
 800892a:	bfb8      	it	lt
 800892c:	4618      	movlt	r0, r3
 800892e:	e730      	b.n	8008792 <_printf_float+0xc6>
 8008930:	2301      	movs	r3, #1
 8008932:	464a      	mov	r2, r9
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	47b8      	blx	r7
 800893a:	3001      	adds	r0, #1
 800893c:	f43f af27 	beq.w	800878e <_printf_float+0xc2>
 8008940:	f108 0801 	add.w	r8, r8, #1
 8008944:	e7e6      	b.n	8008914 <_printf_float+0x248>
 8008946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008948:	2b00      	cmp	r3, #0
 800894a:	dc39      	bgt.n	80089c0 <_printf_float+0x2f4>
 800894c:	4a1b      	ldr	r2, [pc, #108]	; (80089bc <_printf_float+0x2f0>)
 800894e:	2301      	movs	r3, #1
 8008950:	4631      	mov	r1, r6
 8008952:	4628      	mov	r0, r5
 8008954:	47b8      	blx	r7
 8008956:	3001      	adds	r0, #1
 8008958:	f43f af19 	beq.w	800878e <_printf_float+0xc2>
 800895c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008960:	4313      	orrs	r3, r2
 8008962:	d102      	bne.n	800896a <_printf_float+0x29e>
 8008964:	6823      	ldr	r3, [r4, #0]
 8008966:	07d9      	lsls	r1, r3, #31
 8008968:	d5d8      	bpl.n	800891c <_printf_float+0x250>
 800896a:	ee18 3a10 	vmov	r3, s16
 800896e:	4652      	mov	r2, sl
 8008970:	4631      	mov	r1, r6
 8008972:	4628      	mov	r0, r5
 8008974:	47b8      	blx	r7
 8008976:	3001      	adds	r0, #1
 8008978:	f43f af09 	beq.w	800878e <_printf_float+0xc2>
 800897c:	f04f 0900 	mov.w	r9, #0
 8008980:	f104 0a1a 	add.w	sl, r4, #26
 8008984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008986:	425b      	negs	r3, r3
 8008988:	454b      	cmp	r3, r9
 800898a:	dc01      	bgt.n	8008990 <_printf_float+0x2c4>
 800898c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800898e:	e792      	b.n	80088b6 <_printf_float+0x1ea>
 8008990:	2301      	movs	r3, #1
 8008992:	4652      	mov	r2, sl
 8008994:	4631      	mov	r1, r6
 8008996:	4628      	mov	r0, r5
 8008998:	47b8      	blx	r7
 800899a:	3001      	adds	r0, #1
 800899c:	f43f aef7 	beq.w	800878e <_printf_float+0xc2>
 80089a0:	f109 0901 	add.w	r9, r9, #1
 80089a4:	e7ee      	b.n	8008984 <_printf_float+0x2b8>
 80089a6:	bf00      	nop
 80089a8:	7fefffff 	.word	0x7fefffff
 80089ac:	0800b428 	.word	0x0800b428
 80089b0:	0800b42c 	.word	0x0800b42c
 80089b4:	0800b434 	.word	0x0800b434
 80089b8:	0800b430 	.word	0x0800b430
 80089bc:	0800b438 	.word	0x0800b438
 80089c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089c4:	429a      	cmp	r2, r3
 80089c6:	bfa8      	it	ge
 80089c8:	461a      	movge	r2, r3
 80089ca:	2a00      	cmp	r2, #0
 80089cc:	4691      	mov	r9, r2
 80089ce:	dc37      	bgt.n	8008a40 <_printf_float+0x374>
 80089d0:	f04f 0b00 	mov.w	fp, #0
 80089d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80089d8:	f104 021a 	add.w	r2, r4, #26
 80089dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089de:	9305      	str	r3, [sp, #20]
 80089e0:	eba3 0309 	sub.w	r3, r3, r9
 80089e4:	455b      	cmp	r3, fp
 80089e6:	dc33      	bgt.n	8008a50 <_printf_float+0x384>
 80089e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089ec:	429a      	cmp	r2, r3
 80089ee:	db3b      	blt.n	8008a68 <_printf_float+0x39c>
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	07da      	lsls	r2, r3, #31
 80089f4:	d438      	bmi.n	8008a68 <_printf_float+0x39c>
 80089f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089f8:	9b05      	ldr	r3, [sp, #20]
 80089fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	eba2 0901 	sub.w	r9, r2, r1
 8008a02:	4599      	cmp	r9, r3
 8008a04:	bfa8      	it	ge
 8008a06:	4699      	movge	r9, r3
 8008a08:	f1b9 0f00 	cmp.w	r9, #0
 8008a0c:	dc35      	bgt.n	8008a7a <_printf_float+0x3ae>
 8008a0e:	f04f 0800 	mov.w	r8, #0
 8008a12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a16:	f104 0a1a 	add.w	sl, r4, #26
 8008a1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a1e:	1a9b      	subs	r3, r3, r2
 8008a20:	eba3 0309 	sub.w	r3, r3, r9
 8008a24:	4543      	cmp	r3, r8
 8008a26:	f77f af79 	ble.w	800891c <_printf_float+0x250>
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	4652      	mov	r2, sl
 8008a2e:	4631      	mov	r1, r6
 8008a30:	4628      	mov	r0, r5
 8008a32:	47b8      	blx	r7
 8008a34:	3001      	adds	r0, #1
 8008a36:	f43f aeaa 	beq.w	800878e <_printf_float+0xc2>
 8008a3a:	f108 0801 	add.w	r8, r8, #1
 8008a3e:	e7ec      	b.n	8008a1a <_printf_float+0x34e>
 8008a40:	4613      	mov	r3, r2
 8008a42:	4631      	mov	r1, r6
 8008a44:	4642      	mov	r2, r8
 8008a46:	4628      	mov	r0, r5
 8008a48:	47b8      	blx	r7
 8008a4a:	3001      	adds	r0, #1
 8008a4c:	d1c0      	bne.n	80089d0 <_printf_float+0x304>
 8008a4e:	e69e      	b.n	800878e <_printf_float+0xc2>
 8008a50:	2301      	movs	r3, #1
 8008a52:	4631      	mov	r1, r6
 8008a54:	4628      	mov	r0, r5
 8008a56:	9205      	str	r2, [sp, #20]
 8008a58:	47b8      	blx	r7
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	f43f ae97 	beq.w	800878e <_printf_float+0xc2>
 8008a60:	9a05      	ldr	r2, [sp, #20]
 8008a62:	f10b 0b01 	add.w	fp, fp, #1
 8008a66:	e7b9      	b.n	80089dc <_printf_float+0x310>
 8008a68:	ee18 3a10 	vmov	r3, s16
 8008a6c:	4652      	mov	r2, sl
 8008a6e:	4631      	mov	r1, r6
 8008a70:	4628      	mov	r0, r5
 8008a72:	47b8      	blx	r7
 8008a74:	3001      	adds	r0, #1
 8008a76:	d1be      	bne.n	80089f6 <_printf_float+0x32a>
 8008a78:	e689      	b.n	800878e <_printf_float+0xc2>
 8008a7a:	9a05      	ldr	r2, [sp, #20]
 8008a7c:	464b      	mov	r3, r9
 8008a7e:	4442      	add	r2, r8
 8008a80:	4631      	mov	r1, r6
 8008a82:	4628      	mov	r0, r5
 8008a84:	47b8      	blx	r7
 8008a86:	3001      	adds	r0, #1
 8008a88:	d1c1      	bne.n	8008a0e <_printf_float+0x342>
 8008a8a:	e680      	b.n	800878e <_printf_float+0xc2>
 8008a8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a8e:	2a01      	cmp	r2, #1
 8008a90:	dc01      	bgt.n	8008a96 <_printf_float+0x3ca>
 8008a92:	07db      	lsls	r3, r3, #31
 8008a94:	d538      	bpl.n	8008b08 <_printf_float+0x43c>
 8008a96:	2301      	movs	r3, #1
 8008a98:	4642      	mov	r2, r8
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	4628      	mov	r0, r5
 8008a9e:	47b8      	blx	r7
 8008aa0:	3001      	adds	r0, #1
 8008aa2:	f43f ae74 	beq.w	800878e <_printf_float+0xc2>
 8008aa6:	ee18 3a10 	vmov	r3, s16
 8008aaa:	4652      	mov	r2, sl
 8008aac:	4631      	mov	r1, r6
 8008aae:	4628      	mov	r0, r5
 8008ab0:	47b8      	blx	r7
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	f43f ae6b 	beq.w	800878e <_printf_float+0xc2>
 8008ab8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008abc:	2200      	movs	r2, #0
 8008abe:	2300      	movs	r3, #0
 8008ac0:	f7f8 f81a 	bl	8000af8 <__aeabi_dcmpeq>
 8008ac4:	b9d8      	cbnz	r0, 8008afe <_printf_float+0x432>
 8008ac6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ac8:	f108 0201 	add.w	r2, r8, #1
 8008acc:	3b01      	subs	r3, #1
 8008ace:	4631      	mov	r1, r6
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b8      	blx	r7
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	d10e      	bne.n	8008af6 <_printf_float+0x42a>
 8008ad8:	e659      	b.n	800878e <_printf_float+0xc2>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4652      	mov	r2, sl
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	f43f ae52 	beq.w	800878e <_printf_float+0xc2>
 8008aea:	f108 0801 	add.w	r8, r8, #1
 8008aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008af0:	3b01      	subs	r3, #1
 8008af2:	4543      	cmp	r3, r8
 8008af4:	dcf1      	bgt.n	8008ada <_printf_float+0x40e>
 8008af6:	464b      	mov	r3, r9
 8008af8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008afc:	e6dc      	b.n	80088b8 <_printf_float+0x1ec>
 8008afe:	f04f 0800 	mov.w	r8, #0
 8008b02:	f104 0a1a 	add.w	sl, r4, #26
 8008b06:	e7f2      	b.n	8008aee <_printf_float+0x422>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	4642      	mov	r2, r8
 8008b0c:	e7df      	b.n	8008ace <_printf_float+0x402>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	464a      	mov	r2, r9
 8008b12:	4631      	mov	r1, r6
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b8      	blx	r7
 8008b18:	3001      	adds	r0, #1
 8008b1a:	f43f ae38 	beq.w	800878e <_printf_float+0xc2>
 8008b1e:	f108 0801 	add.w	r8, r8, #1
 8008b22:	68e3      	ldr	r3, [r4, #12]
 8008b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b26:	1a5b      	subs	r3, r3, r1
 8008b28:	4543      	cmp	r3, r8
 8008b2a:	dcf0      	bgt.n	8008b0e <_printf_float+0x442>
 8008b2c:	e6fa      	b.n	8008924 <_printf_float+0x258>
 8008b2e:	f04f 0800 	mov.w	r8, #0
 8008b32:	f104 0919 	add.w	r9, r4, #25
 8008b36:	e7f4      	b.n	8008b22 <_printf_float+0x456>

08008b38 <_printf_common>:
 8008b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b3c:	4616      	mov	r6, r2
 8008b3e:	4699      	mov	r9, r3
 8008b40:	688a      	ldr	r2, [r1, #8]
 8008b42:	690b      	ldr	r3, [r1, #16]
 8008b44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	bfb8      	it	lt
 8008b4c:	4613      	movlt	r3, r2
 8008b4e:	6033      	str	r3, [r6, #0]
 8008b50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b54:	4607      	mov	r7, r0
 8008b56:	460c      	mov	r4, r1
 8008b58:	b10a      	cbz	r2, 8008b5e <_printf_common+0x26>
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	6033      	str	r3, [r6, #0]
 8008b5e:	6823      	ldr	r3, [r4, #0]
 8008b60:	0699      	lsls	r1, r3, #26
 8008b62:	bf42      	ittt	mi
 8008b64:	6833      	ldrmi	r3, [r6, #0]
 8008b66:	3302      	addmi	r3, #2
 8008b68:	6033      	strmi	r3, [r6, #0]
 8008b6a:	6825      	ldr	r5, [r4, #0]
 8008b6c:	f015 0506 	ands.w	r5, r5, #6
 8008b70:	d106      	bne.n	8008b80 <_printf_common+0x48>
 8008b72:	f104 0a19 	add.w	sl, r4, #25
 8008b76:	68e3      	ldr	r3, [r4, #12]
 8008b78:	6832      	ldr	r2, [r6, #0]
 8008b7a:	1a9b      	subs	r3, r3, r2
 8008b7c:	42ab      	cmp	r3, r5
 8008b7e:	dc26      	bgt.n	8008bce <_printf_common+0x96>
 8008b80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b84:	1e13      	subs	r3, r2, #0
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	bf18      	it	ne
 8008b8a:	2301      	movne	r3, #1
 8008b8c:	0692      	lsls	r2, r2, #26
 8008b8e:	d42b      	bmi.n	8008be8 <_printf_common+0xb0>
 8008b90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b94:	4649      	mov	r1, r9
 8008b96:	4638      	mov	r0, r7
 8008b98:	47c0      	blx	r8
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	d01e      	beq.n	8008bdc <_printf_common+0xa4>
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	68e5      	ldr	r5, [r4, #12]
 8008ba2:	6832      	ldr	r2, [r6, #0]
 8008ba4:	f003 0306 	and.w	r3, r3, #6
 8008ba8:	2b04      	cmp	r3, #4
 8008baa:	bf08      	it	eq
 8008bac:	1aad      	subeq	r5, r5, r2
 8008bae:	68a3      	ldr	r3, [r4, #8]
 8008bb0:	6922      	ldr	r2, [r4, #16]
 8008bb2:	bf0c      	ite	eq
 8008bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bb8:	2500      	movne	r5, #0
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	bfc4      	itt	gt
 8008bbe:	1a9b      	subgt	r3, r3, r2
 8008bc0:	18ed      	addgt	r5, r5, r3
 8008bc2:	2600      	movs	r6, #0
 8008bc4:	341a      	adds	r4, #26
 8008bc6:	42b5      	cmp	r5, r6
 8008bc8:	d11a      	bne.n	8008c00 <_printf_common+0xc8>
 8008bca:	2000      	movs	r0, #0
 8008bcc:	e008      	b.n	8008be0 <_printf_common+0xa8>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	4652      	mov	r2, sl
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	4638      	mov	r0, r7
 8008bd6:	47c0      	blx	r8
 8008bd8:	3001      	adds	r0, #1
 8008bda:	d103      	bne.n	8008be4 <_printf_common+0xac>
 8008bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be4:	3501      	adds	r5, #1
 8008be6:	e7c6      	b.n	8008b76 <_printf_common+0x3e>
 8008be8:	18e1      	adds	r1, r4, r3
 8008bea:	1c5a      	adds	r2, r3, #1
 8008bec:	2030      	movs	r0, #48	; 0x30
 8008bee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008bf2:	4422      	add	r2, r4
 8008bf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008bf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008bfc:	3302      	adds	r3, #2
 8008bfe:	e7c7      	b.n	8008b90 <_printf_common+0x58>
 8008c00:	2301      	movs	r3, #1
 8008c02:	4622      	mov	r2, r4
 8008c04:	4649      	mov	r1, r9
 8008c06:	4638      	mov	r0, r7
 8008c08:	47c0      	blx	r8
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	d0e6      	beq.n	8008bdc <_printf_common+0xa4>
 8008c0e:	3601      	adds	r6, #1
 8008c10:	e7d9      	b.n	8008bc6 <_printf_common+0x8e>
	...

08008c14 <_printf_i>:
 8008c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c18:	460c      	mov	r4, r1
 8008c1a:	4691      	mov	r9, r2
 8008c1c:	7e27      	ldrb	r7, [r4, #24]
 8008c1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c20:	2f78      	cmp	r7, #120	; 0x78
 8008c22:	4680      	mov	r8, r0
 8008c24:	469a      	mov	sl, r3
 8008c26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c2a:	d807      	bhi.n	8008c3c <_printf_i+0x28>
 8008c2c:	2f62      	cmp	r7, #98	; 0x62
 8008c2e:	d80a      	bhi.n	8008c46 <_printf_i+0x32>
 8008c30:	2f00      	cmp	r7, #0
 8008c32:	f000 80d8 	beq.w	8008de6 <_printf_i+0x1d2>
 8008c36:	2f58      	cmp	r7, #88	; 0x58
 8008c38:	f000 80a3 	beq.w	8008d82 <_printf_i+0x16e>
 8008c3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008c40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c44:	e03a      	b.n	8008cbc <_printf_i+0xa8>
 8008c46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c4a:	2b15      	cmp	r3, #21
 8008c4c:	d8f6      	bhi.n	8008c3c <_printf_i+0x28>
 8008c4e:	a001      	add	r0, pc, #4	; (adr r0, 8008c54 <_printf_i+0x40>)
 8008c50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008c54:	08008cad 	.word	0x08008cad
 8008c58:	08008cc1 	.word	0x08008cc1
 8008c5c:	08008c3d 	.word	0x08008c3d
 8008c60:	08008c3d 	.word	0x08008c3d
 8008c64:	08008c3d 	.word	0x08008c3d
 8008c68:	08008c3d 	.word	0x08008c3d
 8008c6c:	08008cc1 	.word	0x08008cc1
 8008c70:	08008c3d 	.word	0x08008c3d
 8008c74:	08008c3d 	.word	0x08008c3d
 8008c78:	08008c3d 	.word	0x08008c3d
 8008c7c:	08008c3d 	.word	0x08008c3d
 8008c80:	08008dcd 	.word	0x08008dcd
 8008c84:	08008cf1 	.word	0x08008cf1
 8008c88:	08008daf 	.word	0x08008daf
 8008c8c:	08008c3d 	.word	0x08008c3d
 8008c90:	08008c3d 	.word	0x08008c3d
 8008c94:	08008def 	.word	0x08008def
 8008c98:	08008c3d 	.word	0x08008c3d
 8008c9c:	08008cf1 	.word	0x08008cf1
 8008ca0:	08008c3d 	.word	0x08008c3d
 8008ca4:	08008c3d 	.word	0x08008c3d
 8008ca8:	08008db7 	.word	0x08008db7
 8008cac:	680b      	ldr	r3, [r1, #0]
 8008cae:	1d1a      	adds	r2, r3, #4
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	600a      	str	r2, [r1, #0]
 8008cb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008cb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e0a3      	b.n	8008e08 <_printf_i+0x1f4>
 8008cc0:	6825      	ldr	r5, [r4, #0]
 8008cc2:	6808      	ldr	r0, [r1, #0]
 8008cc4:	062e      	lsls	r6, r5, #24
 8008cc6:	f100 0304 	add.w	r3, r0, #4
 8008cca:	d50a      	bpl.n	8008ce2 <_printf_i+0xce>
 8008ccc:	6805      	ldr	r5, [r0, #0]
 8008cce:	600b      	str	r3, [r1, #0]
 8008cd0:	2d00      	cmp	r5, #0
 8008cd2:	da03      	bge.n	8008cdc <_printf_i+0xc8>
 8008cd4:	232d      	movs	r3, #45	; 0x2d
 8008cd6:	426d      	negs	r5, r5
 8008cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cdc:	485e      	ldr	r0, [pc, #376]	; (8008e58 <_printf_i+0x244>)
 8008cde:	230a      	movs	r3, #10
 8008ce0:	e019      	b.n	8008d16 <_printf_i+0x102>
 8008ce2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008ce6:	6805      	ldr	r5, [r0, #0]
 8008ce8:	600b      	str	r3, [r1, #0]
 8008cea:	bf18      	it	ne
 8008cec:	b22d      	sxthne	r5, r5
 8008cee:	e7ef      	b.n	8008cd0 <_printf_i+0xbc>
 8008cf0:	680b      	ldr	r3, [r1, #0]
 8008cf2:	6825      	ldr	r5, [r4, #0]
 8008cf4:	1d18      	adds	r0, r3, #4
 8008cf6:	6008      	str	r0, [r1, #0]
 8008cf8:	0628      	lsls	r0, r5, #24
 8008cfa:	d501      	bpl.n	8008d00 <_printf_i+0xec>
 8008cfc:	681d      	ldr	r5, [r3, #0]
 8008cfe:	e002      	b.n	8008d06 <_printf_i+0xf2>
 8008d00:	0669      	lsls	r1, r5, #25
 8008d02:	d5fb      	bpl.n	8008cfc <_printf_i+0xe8>
 8008d04:	881d      	ldrh	r5, [r3, #0]
 8008d06:	4854      	ldr	r0, [pc, #336]	; (8008e58 <_printf_i+0x244>)
 8008d08:	2f6f      	cmp	r7, #111	; 0x6f
 8008d0a:	bf0c      	ite	eq
 8008d0c:	2308      	moveq	r3, #8
 8008d0e:	230a      	movne	r3, #10
 8008d10:	2100      	movs	r1, #0
 8008d12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d16:	6866      	ldr	r6, [r4, #4]
 8008d18:	60a6      	str	r6, [r4, #8]
 8008d1a:	2e00      	cmp	r6, #0
 8008d1c:	bfa2      	ittt	ge
 8008d1e:	6821      	ldrge	r1, [r4, #0]
 8008d20:	f021 0104 	bicge.w	r1, r1, #4
 8008d24:	6021      	strge	r1, [r4, #0]
 8008d26:	b90d      	cbnz	r5, 8008d2c <_printf_i+0x118>
 8008d28:	2e00      	cmp	r6, #0
 8008d2a:	d04d      	beq.n	8008dc8 <_printf_i+0x1b4>
 8008d2c:	4616      	mov	r6, r2
 8008d2e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d32:	fb03 5711 	mls	r7, r3, r1, r5
 8008d36:	5dc7      	ldrb	r7, [r0, r7]
 8008d38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d3c:	462f      	mov	r7, r5
 8008d3e:	42bb      	cmp	r3, r7
 8008d40:	460d      	mov	r5, r1
 8008d42:	d9f4      	bls.n	8008d2e <_printf_i+0x11a>
 8008d44:	2b08      	cmp	r3, #8
 8008d46:	d10b      	bne.n	8008d60 <_printf_i+0x14c>
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	07df      	lsls	r7, r3, #31
 8008d4c:	d508      	bpl.n	8008d60 <_printf_i+0x14c>
 8008d4e:	6923      	ldr	r3, [r4, #16]
 8008d50:	6861      	ldr	r1, [r4, #4]
 8008d52:	4299      	cmp	r1, r3
 8008d54:	bfde      	ittt	le
 8008d56:	2330      	movle	r3, #48	; 0x30
 8008d58:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d60:	1b92      	subs	r2, r2, r6
 8008d62:	6122      	str	r2, [r4, #16]
 8008d64:	f8cd a000 	str.w	sl, [sp]
 8008d68:	464b      	mov	r3, r9
 8008d6a:	aa03      	add	r2, sp, #12
 8008d6c:	4621      	mov	r1, r4
 8008d6e:	4640      	mov	r0, r8
 8008d70:	f7ff fee2 	bl	8008b38 <_printf_common>
 8008d74:	3001      	adds	r0, #1
 8008d76:	d14c      	bne.n	8008e12 <_printf_i+0x1fe>
 8008d78:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7c:	b004      	add	sp, #16
 8008d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d82:	4835      	ldr	r0, [pc, #212]	; (8008e58 <_printf_i+0x244>)
 8008d84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008d88:	6823      	ldr	r3, [r4, #0]
 8008d8a:	680e      	ldr	r6, [r1, #0]
 8008d8c:	061f      	lsls	r7, r3, #24
 8008d8e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008d92:	600e      	str	r6, [r1, #0]
 8008d94:	d514      	bpl.n	8008dc0 <_printf_i+0x1ac>
 8008d96:	07d9      	lsls	r1, r3, #31
 8008d98:	bf44      	itt	mi
 8008d9a:	f043 0320 	orrmi.w	r3, r3, #32
 8008d9e:	6023      	strmi	r3, [r4, #0]
 8008da0:	b91d      	cbnz	r5, 8008daa <_printf_i+0x196>
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	f023 0320 	bic.w	r3, r3, #32
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	2310      	movs	r3, #16
 8008dac:	e7b0      	b.n	8008d10 <_printf_i+0xfc>
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	f043 0320 	orr.w	r3, r3, #32
 8008db4:	6023      	str	r3, [r4, #0]
 8008db6:	2378      	movs	r3, #120	; 0x78
 8008db8:	4828      	ldr	r0, [pc, #160]	; (8008e5c <_printf_i+0x248>)
 8008dba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008dbe:	e7e3      	b.n	8008d88 <_printf_i+0x174>
 8008dc0:	065e      	lsls	r6, r3, #25
 8008dc2:	bf48      	it	mi
 8008dc4:	b2ad      	uxthmi	r5, r5
 8008dc6:	e7e6      	b.n	8008d96 <_printf_i+0x182>
 8008dc8:	4616      	mov	r6, r2
 8008dca:	e7bb      	b.n	8008d44 <_printf_i+0x130>
 8008dcc:	680b      	ldr	r3, [r1, #0]
 8008dce:	6826      	ldr	r6, [r4, #0]
 8008dd0:	6960      	ldr	r0, [r4, #20]
 8008dd2:	1d1d      	adds	r5, r3, #4
 8008dd4:	600d      	str	r5, [r1, #0]
 8008dd6:	0635      	lsls	r5, r6, #24
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	d501      	bpl.n	8008de0 <_printf_i+0x1cc>
 8008ddc:	6018      	str	r0, [r3, #0]
 8008dde:	e002      	b.n	8008de6 <_printf_i+0x1d2>
 8008de0:	0671      	lsls	r1, r6, #25
 8008de2:	d5fb      	bpl.n	8008ddc <_printf_i+0x1c8>
 8008de4:	8018      	strh	r0, [r3, #0]
 8008de6:	2300      	movs	r3, #0
 8008de8:	6123      	str	r3, [r4, #16]
 8008dea:	4616      	mov	r6, r2
 8008dec:	e7ba      	b.n	8008d64 <_printf_i+0x150>
 8008dee:	680b      	ldr	r3, [r1, #0]
 8008df0:	1d1a      	adds	r2, r3, #4
 8008df2:	600a      	str	r2, [r1, #0]
 8008df4:	681e      	ldr	r6, [r3, #0]
 8008df6:	6862      	ldr	r2, [r4, #4]
 8008df8:	2100      	movs	r1, #0
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f7f7 fa08 	bl	8000210 <memchr>
 8008e00:	b108      	cbz	r0, 8008e06 <_printf_i+0x1f2>
 8008e02:	1b80      	subs	r0, r0, r6
 8008e04:	6060      	str	r0, [r4, #4]
 8008e06:	6863      	ldr	r3, [r4, #4]
 8008e08:	6123      	str	r3, [r4, #16]
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e10:	e7a8      	b.n	8008d64 <_printf_i+0x150>
 8008e12:	6923      	ldr	r3, [r4, #16]
 8008e14:	4632      	mov	r2, r6
 8008e16:	4649      	mov	r1, r9
 8008e18:	4640      	mov	r0, r8
 8008e1a:	47d0      	blx	sl
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	d0ab      	beq.n	8008d78 <_printf_i+0x164>
 8008e20:	6823      	ldr	r3, [r4, #0]
 8008e22:	079b      	lsls	r3, r3, #30
 8008e24:	d413      	bmi.n	8008e4e <_printf_i+0x23a>
 8008e26:	68e0      	ldr	r0, [r4, #12]
 8008e28:	9b03      	ldr	r3, [sp, #12]
 8008e2a:	4298      	cmp	r0, r3
 8008e2c:	bfb8      	it	lt
 8008e2e:	4618      	movlt	r0, r3
 8008e30:	e7a4      	b.n	8008d7c <_printf_i+0x168>
 8008e32:	2301      	movs	r3, #1
 8008e34:	4632      	mov	r2, r6
 8008e36:	4649      	mov	r1, r9
 8008e38:	4640      	mov	r0, r8
 8008e3a:	47d0      	blx	sl
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	d09b      	beq.n	8008d78 <_printf_i+0x164>
 8008e40:	3501      	adds	r5, #1
 8008e42:	68e3      	ldr	r3, [r4, #12]
 8008e44:	9903      	ldr	r1, [sp, #12]
 8008e46:	1a5b      	subs	r3, r3, r1
 8008e48:	42ab      	cmp	r3, r5
 8008e4a:	dcf2      	bgt.n	8008e32 <_printf_i+0x21e>
 8008e4c:	e7eb      	b.n	8008e26 <_printf_i+0x212>
 8008e4e:	2500      	movs	r5, #0
 8008e50:	f104 0619 	add.w	r6, r4, #25
 8008e54:	e7f5      	b.n	8008e42 <_printf_i+0x22e>
 8008e56:	bf00      	nop
 8008e58:	0800b43a 	.word	0x0800b43a
 8008e5c:	0800b44b 	.word	0x0800b44b

08008e60 <sniprintf>:
 8008e60:	b40c      	push	{r2, r3}
 8008e62:	b530      	push	{r4, r5, lr}
 8008e64:	4b17      	ldr	r3, [pc, #92]	; (8008ec4 <sniprintf+0x64>)
 8008e66:	1e0c      	subs	r4, r1, #0
 8008e68:	681d      	ldr	r5, [r3, #0]
 8008e6a:	b09d      	sub	sp, #116	; 0x74
 8008e6c:	da08      	bge.n	8008e80 <sniprintf+0x20>
 8008e6e:	238b      	movs	r3, #139	; 0x8b
 8008e70:	602b      	str	r3, [r5, #0]
 8008e72:	f04f 30ff 	mov.w	r0, #4294967295
 8008e76:	b01d      	add	sp, #116	; 0x74
 8008e78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e7c:	b002      	add	sp, #8
 8008e7e:	4770      	bx	lr
 8008e80:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008e84:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e88:	bf14      	ite	ne
 8008e8a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e8e:	4623      	moveq	r3, r4
 8008e90:	9304      	str	r3, [sp, #16]
 8008e92:	9307      	str	r3, [sp, #28]
 8008e94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e98:	9002      	str	r0, [sp, #8]
 8008e9a:	9006      	str	r0, [sp, #24]
 8008e9c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008ea0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ea2:	ab21      	add	r3, sp, #132	; 0x84
 8008ea4:	a902      	add	r1, sp, #8
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	9301      	str	r3, [sp, #4]
 8008eaa:	f001 fb59 	bl	800a560 <_svfiprintf_r>
 8008eae:	1c43      	adds	r3, r0, #1
 8008eb0:	bfbc      	itt	lt
 8008eb2:	238b      	movlt	r3, #139	; 0x8b
 8008eb4:	602b      	strlt	r3, [r5, #0]
 8008eb6:	2c00      	cmp	r4, #0
 8008eb8:	d0dd      	beq.n	8008e76 <sniprintf+0x16>
 8008eba:	9b02      	ldr	r3, [sp, #8]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	701a      	strb	r2, [r3, #0]
 8008ec0:	e7d9      	b.n	8008e76 <sniprintf+0x16>
 8008ec2:	bf00      	nop
 8008ec4:	20000034 	.word	0x20000034

08008ec8 <siprintf>:
 8008ec8:	b40e      	push	{r1, r2, r3}
 8008eca:	b500      	push	{lr}
 8008ecc:	b09c      	sub	sp, #112	; 0x70
 8008ece:	ab1d      	add	r3, sp, #116	; 0x74
 8008ed0:	9002      	str	r0, [sp, #8]
 8008ed2:	9006      	str	r0, [sp, #24]
 8008ed4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ed8:	4809      	ldr	r0, [pc, #36]	; (8008f00 <siprintf+0x38>)
 8008eda:	9107      	str	r1, [sp, #28]
 8008edc:	9104      	str	r1, [sp, #16]
 8008ede:	4909      	ldr	r1, [pc, #36]	; (8008f04 <siprintf+0x3c>)
 8008ee0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ee4:	9105      	str	r1, [sp, #20]
 8008ee6:	6800      	ldr	r0, [r0, #0]
 8008ee8:	9301      	str	r3, [sp, #4]
 8008eea:	a902      	add	r1, sp, #8
 8008eec:	f001 fb38 	bl	800a560 <_svfiprintf_r>
 8008ef0:	9b02      	ldr	r3, [sp, #8]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	701a      	strb	r2, [r3, #0]
 8008ef6:	b01c      	add	sp, #112	; 0x70
 8008ef8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008efc:	b003      	add	sp, #12
 8008efe:	4770      	bx	lr
 8008f00:	20000034 	.word	0x20000034
 8008f04:	ffff0208 	.word	0xffff0208

08008f08 <strncmp>:
 8008f08:	b510      	push	{r4, lr}
 8008f0a:	b16a      	cbz	r2, 8008f28 <strncmp+0x20>
 8008f0c:	3901      	subs	r1, #1
 8008f0e:	1884      	adds	r4, r0, r2
 8008f10:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f14:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d103      	bne.n	8008f24 <strncmp+0x1c>
 8008f1c:	42a0      	cmp	r0, r4
 8008f1e:	d001      	beq.n	8008f24 <strncmp+0x1c>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d1f5      	bne.n	8008f10 <strncmp+0x8>
 8008f24:	1a98      	subs	r0, r3, r2
 8008f26:	bd10      	pop	{r4, pc}
 8008f28:	4610      	mov	r0, r2
 8008f2a:	e7fc      	b.n	8008f26 <strncmp+0x1e>

08008f2c <quorem>:
 8008f2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f30:	6903      	ldr	r3, [r0, #16]
 8008f32:	690c      	ldr	r4, [r1, #16]
 8008f34:	42a3      	cmp	r3, r4
 8008f36:	4607      	mov	r7, r0
 8008f38:	f2c0 8081 	blt.w	800903e <quorem+0x112>
 8008f3c:	3c01      	subs	r4, #1
 8008f3e:	f101 0814 	add.w	r8, r1, #20
 8008f42:	f100 0514 	add.w	r5, r0, #20
 8008f46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f4a:	9301      	str	r3, [sp, #4]
 8008f4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008f50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f54:	3301      	adds	r3, #1
 8008f56:	429a      	cmp	r2, r3
 8008f58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008f5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008f60:	fbb2 f6f3 	udiv	r6, r2, r3
 8008f64:	d331      	bcc.n	8008fca <quorem+0x9e>
 8008f66:	f04f 0e00 	mov.w	lr, #0
 8008f6a:	4640      	mov	r0, r8
 8008f6c:	46ac      	mov	ip, r5
 8008f6e:	46f2      	mov	sl, lr
 8008f70:	f850 2b04 	ldr.w	r2, [r0], #4
 8008f74:	b293      	uxth	r3, r2
 8008f76:	fb06 e303 	mla	r3, r6, r3, lr
 8008f7a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	ebaa 0303 	sub.w	r3, sl, r3
 8008f84:	0c12      	lsrs	r2, r2, #16
 8008f86:	f8dc a000 	ldr.w	sl, [ip]
 8008f8a:	fb06 e202 	mla	r2, r6, r2, lr
 8008f8e:	fa13 f38a 	uxtah	r3, r3, sl
 8008f92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008f96:	fa1f fa82 	uxth.w	sl, r2
 8008f9a:	f8dc 2000 	ldr.w	r2, [ip]
 8008f9e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008fa2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fac:	4581      	cmp	r9, r0
 8008fae:	f84c 3b04 	str.w	r3, [ip], #4
 8008fb2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008fb6:	d2db      	bcs.n	8008f70 <quorem+0x44>
 8008fb8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008fbc:	b92b      	cbnz	r3, 8008fca <quorem+0x9e>
 8008fbe:	9b01      	ldr	r3, [sp, #4]
 8008fc0:	3b04      	subs	r3, #4
 8008fc2:	429d      	cmp	r5, r3
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	d32e      	bcc.n	8009026 <quorem+0xfa>
 8008fc8:	613c      	str	r4, [r7, #16]
 8008fca:	4638      	mov	r0, r7
 8008fcc:	f001 f8b2 	bl	800a134 <__mcmp>
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	db24      	blt.n	800901e <quorem+0xf2>
 8008fd4:	3601      	adds	r6, #1
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	f04f 0c00 	mov.w	ip, #0
 8008fdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008fe0:	f8d0 e000 	ldr.w	lr, [r0]
 8008fe4:	b293      	uxth	r3, r2
 8008fe6:	ebac 0303 	sub.w	r3, ip, r3
 8008fea:	0c12      	lsrs	r2, r2, #16
 8008fec:	fa13 f38e 	uxtah	r3, r3, lr
 8008ff0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008ff4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ffe:	45c1      	cmp	r9, r8
 8009000:	f840 3b04 	str.w	r3, [r0], #4
 8009004:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009008:	d2e8      	bcs.n	8008fdc <quorem+0xb0>
 800900a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800900e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009012:	b922      	cbnz	r2, 800901e <quorem+0xf2>
 8009014:	3b04      	subs	r3, #4
 8009016:	429d      	cmp	r5, r3
 8009018:	461a      	mov	r2, r3
 800901a:	d30a      	bcc.n	8009032 <quorem+0x106>
 800901c:	613c      	str	r4, [r7, #16]
 800901e:	4630      	mov	r0, r6
 8009020:	b003      	add	sp, #12
 8009022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009026:	6812      	ldr	r2, [r2, #0]
 8009028:	3b04      	subs	r3, #4
 800902a:	2a00      	cmp	r2, #0
 800902c:	d1cc      	bne.n	8008fc8 <quorem+0x9c>
 800902e:	3c01      	subs	r4, #1
 8009030:	e7c7      	b.n	8008fc2 <quorem+0x96>
 8009032:	6812      	ldr	r2, [r2, #0]
 8009034:	3b04      	subs	r3, #4
 8009036:	2a00      	cmp	r2, #0
 8009038:	d1f0      	bne.n	800901c <quorem+0xf0>
 800903a:	3c01      	subs	r4, #1
 800903c:	e7eb      	b.n	8009016 <quorem+0xea>
 800903e:	2000      	movs	r0, #0
 8009040:	e7ee      	b.n	8009020 <quorem+0xf4>
 8009042:	0000      	movs	r0, r0
 8009044:	0000      	movs	r0, r0
	...

08009048 <_dtoa_r>:
 8009048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800904c:	ed2d 8b02 	vpush	{d8}
 8009050:	ec57 6b10 	vmov	r6, r7, d0
 8009054:	b095      	sub	sp, #84	; 0x54
 8009056:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009058:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800905c:	9105      	str	r1, [sp, #20]
 800905e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009062:	4604      	mov	r4, r0
 8009064:	9209      	str	r2, [sp, #36]	; 0x24
 8009066:	930f      	str	r3, [sp, #60]	; 0x3c
 8009068:	b975      	cbnz	r5, 8009088 <_dtoa_r+0x40>
 800906a:	2010      	movs	r0, #16
 800906c:	f000 fddc 	bl	8009c28 <malloc>
 8009070:	4602      	mov	r2, r0
 8009072:	6260      	str	r0, [r4, #36]	; 0x24
 8009074:	b920      	cbnz	r0, 8009080 <_dtoa_r+0x38>
 8009076:	4bb2      	ldr	r3, [pc, #712]	; (8009340 <_dtoa_r+0x2f8>)
 8009078:	21ea      	movs	r1, #234	; 0xea
 800907a:	48b2      	ldr	r0, [pc, #712]	; (8009344 <_dtoa_r+0x2fc>)
 800907c:	f001 fb80 	bl	800a780 <__assert_func>
 8009080:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009084:	6005      	str	r5, [r0, #0]
 8009086:	60c5      	str	r5, [r0, #12]
 8009088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800908a:	6819      	ldr	r1, [r3, #0]
 800908c:	b151      	cbz	r1, 80090a4 <_dtoa_r+0x5c>
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	604a      	str	r2, [r1, #4]
 8009092:	2301      	movs	r3, #1
 8009094:	4093      	lsls	r3, r2
 8009096:	608b      	str	r3, [r1, #8]
 8009098:	4620      	mov	r0, r4
 800909a:	f000 fe0d 	bl	8009cb8 <_Bfree>
 800909e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090a0:	2200      	movs	r2, #0
 80090a2:	601a      	str	r2, [r3, #0]
 80090a4:	1e3b      	subs	r3, r7, #0
 80090a6:	bfb9      	ittee	lt
 80090a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80090ac:	9303      	strlt	r3, [sp, #12]
 80090ae:	2300      	movge	r3, #0
 80090b0:	f8c8 3000 	strge.w	r3, [r8]
 80090b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80090b8:	4ba3      	ldr	r3, [pc, #652]	; (8009348 <_dtoa_r+0x300>)
 80090ba:	bfbc      	itt	lt
 80090bc:	2201      	movlt	r2, #1
 80090be:	f8c8 2000 	strlt.w	r2, [r8]
 80090c2:	ea33 0309 	bics.w	r3, r3, r9
 80090c6:	d11b      	bne.n	8009100 <_dtoa_r+0xb8>
 80090c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80090ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80090ce:	6013      	str	r3, [r2, #0]
 80090d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090d4:	4333      	orrs	r3, r6
 80090d6:	f000 857a 	beq.w	8009bce <_dtoa_r+0xb86>
 80090da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090dc:	b963      	cbnz	r3, 80090f8 <_dtoa_r+0xb0>
 80090de:	4b9b      	ldr	r3, [pc, #620]	; (800934c <_dtoa_r+0x304>)
 80090e0:	e024      	b.n	800912c <_dtoa_r+0xe4>
 80090e2:	4b9b      	ldr	r3, [pc, #620]	; (8009350 <_dtoa_r+0x308>)
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	3308      	adds	r3, #8
 80090e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80090ea:	6013      	str	r3, [r2, #0]
 80090ec:	9800      	ldr	r0, [sp, #0]
 80090ee:	b015      	add	sp, #84	; 0x54
 80090f0:	ecbd 8b02 	vpop	{d8}
 80090f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f8:	4b94      	ldr	r3, [pc, #592]	; (800934c <_dtoa_r+0x304>)
 80090fa:	9300      	str	r3, [sp, #0]
 80090fc:	3303      	adds	r3, #3
 80090fe:	e7f3      	b.n	80090e8 <_dtoa_r+0xa0>
 8009100:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009104:	2200      	movs	r2, #0
 8009106:	ec51 0b17 	vmov	r0, r1, d7
 800910a:	2300      	movs	r3, #0
 800910c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009110:	f7f7 fcf2 	bl	8000af8 <__aeabi_dcmpeq>
 8009114:	4680      	mov	r8, r0
 8009116:	b158      	cbz	r0, 8009130 <_dtoa_r+0xe8>
 8009118:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800911a:	2301      	movs	r3, #1
 800911c:	6013      	str	r3, [r2, #0]
 800911e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 8551 	beq.w	8009bc8 <_dtoa_r+0xb80>
 8009126:	488b      	ldr	r0, [pc, #556]	; (8009354 <_dtoa_r+0x30c>)
 8009128:	6018      	str	r0, [r3, #0]
 800912a:	1e43      	subs	r3, r0, #1
 800912c:	9300      	str	r3, [sp, #0]
 800912e:	e7dd      	b.n	80090ec <_dtoa_r+0xa4>
 8009130:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009134:	aa12      	add	r2, sp, #72	; 0x48
 8009136:	a913      	add	r1, sp, #76	; 0x4c
 8009138:	4620      	mov	r0, r4
 800913a:	f001 f89f 	bl	800a27c <__d2b>
 800913e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009142:	4683      	mov	fp, r0
 8009144:	2d00      	cmp	r5, #0
 8009146:	d07c      	beq.n	8009242 <_dtoa_r+0x1fa>
 8009148:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800914a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800914e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009152:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009156:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800915a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800915e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009162:	4b7d      	ldr	r3, [pc, #500]	; (8009358 <_dtoa_r+0x310>)
 8009164:	2200      	movs	r2, #0
 8009166:	4630      	mov	r0, r6
 8009168:	4639      	mov	r1, r7
 800916a:	f7f7 f8a5 	bl	80002b8 <__aeabi_dsub>
 800916e:	a36e      	add	r3, pc, #440	; (adr r3, 8009328 <_dtoa_r+0x2e0>)
 8009170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009174:	f7f7 fa58 	bl	8000628 <__aeabi_dmul>
 8009178:	a36d      	add	r3, pc, #436	; (adr r3, 8009330 <_dtoa_r+0x2e8>)
 800917a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917e:	f7f7 f89d 	bl	80002bc <__adddf3>
 8009182:	4606      	mov	r6, r0
 8009184:	4628      	mov	r0, r5
 8009186:	460f      	mov	r7, r1
 8009188:	f7f7 f9e4 	bl	8000554 <__aeabi_i2d>
 800918c:	a36a      	add	r3, pc, #424	; (adr r3, 8009338 <_dtoa_r+0x2f0>)
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	f7f7 fa49 	bl	8000628 <__aeabi_dmul>
 8009196:	4602      	mov	r2, r0
 8009198:	460b      	mov	r3, r1
 800919a:	4630      	mov	r0, r6
 800919c:	4639      	mov	r1, r7
 800919e:	f7f7 f88d 	bl	80002bc <__adddf3>
 80091a2:	4606      	mov	r6, r0
 80091a4:	460f      	mov	r7, r1
 80091a6:	f7f7 fcef 	bl	8000b88 <__aeabi_d2iz>
 80091aa:	2200      	movs	r2, #0
 80091ac:	4682      	mov	sl, r0
 80091ae:	2300      	movs	r3, #0
 80091b0:	4630      	mov	r0, r6
 80091b2:	4639      	mov	r1, r7
 80091b4:	f7f7 fcaa 	bl	8000b0c <__aeabi_dcmplt>
 80091b8:	b148      	cbz	r0, 80091ce <_dtoa_r+0x186>
 80091ba:	4650      	mov	r0, sl
 80091bc:	f7f7 f9ca 	bl	8000554 <__aeabi_i2d>
 80091c0:	4632      	mov	r2, r6
 80091c2:	463b      	mov	r3, r7
 80091c4:	f7f7 fc98 	bl	8000af8 <__aeabi_dcmpeq>
 80091c8:	b908      	cbnz	r0, 80091ce <_dtoa_r+0x186>
 80091ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091ce:	f1ba 0f16 	cmp.w	sl, #22
 80091d2:	d854      	bhi.n	800927e <_dtoa_r+0x236>
 80091d4:	4b61      	ldr	r3, [pc, #388]	; (800935c <_dtoa_r+0x314>)
 80091d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80091da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80091e2:	f7f7 fc93 	bl	8000b0c <__aeabi_dcmplt>
 80091e6:	2800      	cmp	r0, #0
 80091e8:	d04b      	beq.n	8009282 <_dtoa_r+0x23a>
 80091ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091ee:	2300      	movs	r3, #0
 80091f0:	930e      	str	r3, [sp, #56]	; 0x38
 80091f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80091f4:	1b5d      	subs	r5, r3, r5
 80091f6:	1e6b      	subs	r3, r5, #1
 80091f8:	9304      	str	r3, [sp, #16]
 80091fa:	bf43      	ittte	mi
 80091fc:	2300      	movmi	r3, #0
 80091fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8009202:	9304      	strmi	r3, [sp, #16]
 8009204:	f04f 0800 	movpl.w	r8, #0
 8009208:	f1ba 0f00 	cmp.w	sl, #0
 800920c:	db3b      	blt.n	8009286 <_dtoa_r+0x23e>
 800920e:	9b04      	ldr	r3, [sp, #16]
 8009210:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009214:	4453      	add	r3, sl
 8009216:	9304      	str	r3, [sp, #16]
 8009218:	2300      	movs	r3, #0
 800921a:	9306      	str	r3, [sp, #24]
 800921c:	9b05      	ldr	r3, [sp, #20]
 800921e:	2b09      	cmp	r3, #9
 8009220:	d869      	bhi.n	80092f6 <_dtoa_r+0x2ae>
 8009222:	2b05      	cmp	r3, #5
 8009224:	bfc4      	itt	gt
 8009226:	3b04      	subgt	r3, #4
 8009228:	9305      	strgt	r3, [sp, #20]
 800922a:	9b05      	ldr	r3, [sp, #20]
 800922c:	f1a3 0302 	sub.w	r3, r3, #2
 8009230:	bfcc      	ite	gt
 8009232:	2500      	movgt	r5, #0
 8009234:	2501      	movle	r5, #1
 8009236:	2b03      	cmp	r3, #3
 8009238:	d869      	bhi.n	800930e <_dtoa_r+0x2c6>
 800923a:	e8df f003 	tbb	[pc, r3]
 800923e:	4e2c      	.short	0x4e2c
 8009240:	5a4c      	.short	0x5a4c
 8009242:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009246:	441d      	add	r5, r3
 8009248:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800924c:	2b20      	cmp	r3, #32
 800924e:	bfc1      	itttt	gt
 8009250:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009254:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009258:	fa09 f303 	lslgt.w	r3, r9, r3
 800925c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009260:	bfda      	itte	le
 8009262:	f1c3 0320 	rsble	r3, r3, #32
 8009266:	fa06 f003 	lslle.w	r0, r6, r3
 800926a:	4318      	orrgt	r0, r3
 800926c:	f7f7 f962 	bl	8000534 <__aeabi_ui2d>
 8009270:	2301      	movs	r3, #1
 8009272:	4606      	mov	r6, r0
 8009274:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009278:	3d01      	subs	r5, #1
 800927a:	9310      	str	r3, [sp, #64]	; 0x40
 800927c:	e771      	b.n	8009162 <_dtoa_r+0x11a>
 800927e:	2301      	movs	r3, #1
 8009280:	e7b6      	b.n	80091f0 <_dtoa_r+0x1a8>
 8009282:	900e      	str	r0, [sp, #56]	; 0x38
 8009284:	e7b5      	b.n	80091f2 <_dtoa_r+0x1aa>
 8009286:	f1ca 0300 	rsb	r3, sl, #0
 800928a:	9306      	str	r3, [sp, #24]
 800928c:	2300      	movs	r3, #0
 800928e:	eba8 080a 	sub.w	r8, r8, sl
 8009292:	930d      	str	r3, [sp, #52]	; 0x34
 8009294:	e7c2      	b.n	800921c <_dtoa_r+0x1d4>
 8009296:	2300      	movs	r3, #0
 8009298:	9308      	str	r3, [sp, #32]
 800929a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929c:	2b00      	cmp	r3, #0
 800929e:	dc39      	bgt.n	8009314 <_dtoa_r+0x2cc>
 80092a0:	f04f 0901 	mov.w	r9, #1
 80092a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80092a8:	464b      	mov	r3, r9
 80092aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80092ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80092b0:	2200      	movs	r2, #0
 80092b2:	6042      	str	r2, [r0, #4]
 80092b4:	2204      	movs	r2, #4
 80092b6:	f102 0614 	add.w	r6, r2, #20
 80092ba:	429e      	cmp	r6, r3
 80092bc:	6841      	ldr	r1, [r0, #4]
 80092be:	d92f      	bls.n	8009320 <_dtoa_r+0x2d8>
 80092c0:	4620      	mov	r0, r4
 80092c2:	f000 fcb9 	bl	8009c38 <_Balloc>
 80092c6:	9000      	str	r0, [sp, #0]
 80092c8:	2800      	cmp	r0, #0
 80092ca:	d14b      	bne.n	8009364 <_dtoa_r+0x31c>
 80092cc:	4b24      	ldr	r3, [pc, #144]	; (8009360 <_dtoa_r+0x318>)
 80092ce:	4602      	mov	r2, r0
 80092d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80092d4:	e6d1      	b.n	800907a <_dtoa_r+0x32>
 80092d6:	2301      	movs	r3, #1
 80092d8:	e7de      	b.n	8009298 <_dtoa_r+0x250>
 80092da:	2300      	movs	r3, #0
 80092dc:	9308      	str	r3, [sp, #32]
 80092de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092e0:	eb0a 0903 	add.w	r9, sl, r3
 80092e4:	f109 0301 	add.w	r3, r9, #1
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	9301      	str	r3, [sp, #4]
 80092ec:	bfb8      	it	lt
 80092ee:	2301      	movlt	r3, #1
 80092f0:	e7dd      	b.n	80092ae <_dtoa_r+0x266>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e7f2      	b.n	80092dc <_dtoa_r+0x294>
 80092f6:	2501      	movs	r5, #1
 80092f8:	2300      	movs	r3, #0
 80092fa:	9305      	str	r3, [sp, #20]
 80092fc:	9508      	str	r5, [sp, #32]
 80092fe:	f04f 39ff 	mov.w	r9, #4294967295
 8009302:	2200      	movs	r2, #0
 8009304:	f8cd 9004 	str.w	r9, [sp, #4]
 8009308:	2312      	movs	r3, #18
 800930a:	9209      	str	r2, [sp, #36]	; 0x24
 800930c:	e7cf      	b.n	80092ae <_dtoa_r+0x266>
 800930e:	2301      	movs	r3, #1
 8009310:	9308      	str	r3, [sp, #32]
 8009312:	e7f4      	b.n	80092fe <_dtoa_r+0x2b6>
 8009314:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009318:	f8cd 9004 	str.w	r9, [sp, #4]
 800931c:	464b      	mov	r3, r9
 800931e:	e7c6      	b.n	80092ae <_dtoa_r+0x266>
 8009320:	3101      	adds	r1, #1
 8009322:	6041      	str	r1, [r0, #4]
 8009324:	0052      	lsls	r2, r2, #1
 8009326:	e7c6      	b.n	80092b6 <_dtoa_r+0x26e>
 8009328:	636f4361 	.word	0x636f4361
 800932c:	3fd287a7 	.word	0x3fd287a7
 8009330:	8b60c8b3 	.word	0x8b60c8b3
 8009334:	3fc68a28 	.word	0x3fc68a28
 8009338:	509f79fb 	.word	0x509f79fb
 800933c:	3fd34413 	.word	0x3fd34413
 8009340:	0800b469 	.word	0x0800b469
 8009344:	0800b480 	.word	0x0800b480
 8009348:	7ff00000 	.word	0x7ff00000
 800934c:	0800b465 	.word	0x0800b465
 8009350:	0800b45c 	.word	0x0800b45c
 8009354:	0800b439 	.word	0x0800b439
 8009358:	3ff80000 	.word	0x3ff80000
 800935c:	0800b578 	.word	0x0800b578
 8009360:	0800b4df 	.word	0x0800b4df
 8009364:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009366:	9a00      	ldr	r2, [sp, #0]
 8009368:	601a      	str	r2, [r3, #0]
 800936a:	9b01      	ldr	r3, [sp, #4]
 800936c:	2b0e      	cmp	r3, #14
 800936e:	f200 80ad 	bhi.w	80094cc <_dtoa_r+0x484>
 8009372:	2d00      	cmp	r5, #0
 8009374:	f000 80aa 	beq.w	80094cc <_dtoa_r+0x484>
 8009378:	f1ba 0f00 	cmp.w	sl, #0
 800937c:	dd36      	ble.n	80093ec <_dtoa_r+0x3a4>
 800937e:	4ac3      	ldr	r2, [pc, #780]	; (800968c <_dtoa_r+0x644>)
 8009380:	f00a 030f 	and.w	r3, sl, #15
 8009384:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009388:	ed93 7b00 	vldr	d7, [r3]
 800938c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009390:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009394:	eeb0 8a47 	vmov.f32	s16, s14
 8009398:	eef0 8a67 	vmov.f32	s17, s15
 800939c:	d016      	beq.n	80093cc <_dtoa_r+0x384>
 800939e:	4bbc      	ldr	r3, [pc, #752]	; (8009690 <_dtoa_r+0x648>)
 80093a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80093a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80093a8:	f7f7 fa68 	bl	800087c <__aeabi_ddiv>
 80093ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093b0:	f007 070f 	and.w	r7, r7, #15
 80093b4:	2503      	movs	r5, #3
 80093b6:	4eb6      	ldr	r6, [pc, #728]	; (8009690 <_dtoa_r+0x648>)
 80093b8:	b957      	cbnz	r7, 80093d0 <_dtoa_r+0x388>
 80093ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093be:	ec53 2b18 	vmov	r2, r3, d8
 80093c2:	f7f7 fa5b 	bl	800087c <__aeabi_ddiv>
 80093c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093ca:	e029      	b.n	8009420 <_dtoa_r+0x3d8>
 80093cc:	2502      	movs	r5, #2
 80093ce:	e7f2      	b.n	80093b6 <_dtoa_r+0x36e>
 80093d0:	07f9      	lsls	r1, r7, #31
 80093d2:	d508      	bpl.n	80093e6 <_dtoa_r+0x39e>
 80093d4:	ec51 0b18 	vmov	r0, r1, d8
 80093d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80093dc:	f7f7 f924 	bl	8000628 <__aeabi_dmul>
 80093e0:	ec41 0b18 	vmov	d8, r0, r1
 80093e4:	3501      	adds	r5, #1
 80093e6:	107f      	asrs	r7, r7, #1
 80093e8:	3608      	adds	r6, #8
 80093ea:	e7e5      	b.n	80093b8 <_dtoa_r+0x370>
 80093ec:	f000 80a6 	beq.w	800953c <_dtoa_r+0x4f4>
 80093f0:	f1ca 0600 	rsb	r6, sl, #0
 80093f4:	4ba5      	ldr	r3, [pc, #660]	; (800968c <_dtoa_r+0x644>)
 80093f6:	4fa6      	ldr	r7, [pc, #664]	; (8009690 <_dtoa_r+0x648>)
 80093f8:	f006 020f 	and.w	r2, r6, #15
 80093fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009404:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009408:	f7f7 f90e 	bl	8000628 <__aeabi_dmul>
 800940c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009410:	1136      	asrs	r6, r6, #4
 8009412:	2300      	movs	r3, #0
 8009414:	2502      	movs	r5, #2
 8009416:	2e00      	cmp	r6, #0
 8009418:	f040 8085 	bne.w	8009526 <_dtoa_r+0x4de>
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1d2      	bne.n	80093c6 <_dtoa_r+0x37e>
 8009420:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009422:	2b00      	cmp	r3, #0
 8009424:	f000 808c 	beq.w	8009540 <_dtoa_r+0x4f8>
 8009428:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800942c:	4b99      	ldr	r3, [pc, #612]	; (8009694 <_dtoa_r+0x64c>)
 800942e:	2200      	movs	r2, #0
 8009430:	4630      	mov	r0, r6
 8009432:	4639      	mov	r1, r7
 8009434:	f7f7 fb6a 	bl	8000b0c <__aeabi_dcmplt>
 8009438:	2800      	cmp	r0, #0
 800943a:	f000 8081 	beq.w	8009540 <_dtoa_r+0x4f8>
 800943e:	9b01      	ldr	r3, [sp, #4]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d07d      	beq.n	8009540 <_dtoa_r+0x4f8>
 8009444:	f1b9 0f00 	cmp.w	r9, #0
 8009448:	dd3c      	ble.n	80094c4 <_dtoa_r+0x47c>
 800944a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800944e:	9307      	str	r3, [sp, #28]
 8009450:	2200      	movs	r2, #0
 8009452:	4b91      	ldr	r3, [pc, #580]	; (8009698 <_dtoa_r+0x650>)
 8009454:	4630      	mov	r0, r6
 8009456:	4639      	mov	r1, r7
 8009458:	f7f7 f8e6 	bl	8000628 <__aeabi_dmul>
 800945c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009460:	3501      	adds	r5, #1
 8009462:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009466:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800946a:	4628      	mov	r0, r5
 800946c:	f7f7 f872 	bl	8000554 <__aeabi_i2d>
 8009470:	4632      	mov	r2, r6
 8009472:	463b      	mov	r3, r7
 8009474:	f7f7 f8d8 	bl	8000628 <__aeabi_dmul>
 8009478:	4b88      	ldr	r3, [pc, #544]	; (800969c <_dtoa_r+0x654>)
 800947a:	2200      	movs	r2, #0
 800947c:	f7f6 ff1e 	bl	80002bc <__adddf3>
 8009480:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009484:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009488:	9303      	str	r3, [sp, #12]
 800948a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800948c:	2b00      	cmp	r3, #0
 800948e:	d15c      	bne.n	800954a <_dtoa_r+0x502>
 8009490:	4b83      	ldr	r3, [pc, #524]	; (80096a0 <_dtoa_r+0x658>)
 8009492:	2200      	movs	r2, #0
 8009494:	4630      	mov	r0, r6
 8009496:	4639      	mov	r1, r7
 8009498:	f7f6 ff0e 	bl	80002b8 <__aeabi_dsub>
 800949c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80094a0:	4606      	mov	r6, r0
 80094a2:	460f      	mov	r7, r1
 80094a4:	f7f7 fb50 	bl	8000b48 <__aeabi_dcmpgt>
 80094a8:	2800      	cmp	r0, #0
 80094aa:	f040 8296 	bne.w	80099da <_dtoa_r+0x992>
 80094ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80094b2:	4630      	mov	r0, r6
 80094b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80094b8:	4639      	mov	r1, r7
 80094ba:	f7f7 fb27 	bl	8000b0c <__aeabi_dcmplt>
 80094be:	2800      	cmp	r0, #0
 80094c0:	f040 8288 	bne.w	80099d4 <_dtoa_r+0x98c>
 80094c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80094c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80094cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f2c0 8158 	blt.w	8009784 <_dtoa_r+0x73c>
 80094d4:	f1ba 0f0e 	cmp.w	sl, #14
 80094d8:	f300 8154 	bgt.w	8009784 <_dtoa_r+0x73c>
 80094dc:	4b6b      	ldr	r3, [pc, #428]	; (800968c <_dtoa_r+0x644>)
 80094de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80094e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80094e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f280 80e3 	bge.w	80096b4 <_dtoa_r+0x66c>
 80094ee:	9b01      	ldr	r3, [sp, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f300 80df 	bgt.w	80096b4 <_dtoa_r+0x66c>
 80094f6:	f040 826d 	bne.w	80099d4 <_dtoa_r+0x98c>
 80094fa:	4b69      	ldr	r3, [pc, #420]	; (80096a0 <_dtoa_r+0x658>)
 80094fc:	2200      	movs	r2, #0
 80094fe:	4640      	mov	r0, r8
 8009500:	4649      	mov	r1, r9
 8009502:	f7f7 f891 	bl	8000628 <__aeabi_dmul>
 8009506:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800950a:	f7f7 fb13 	bl	8000b34 <__aeabi_dcmpge>
 800950e:	9e01      	ldr	r6, [sp, #4]
 8009510:	4637      	mov	r7, r6
 8009512:	2800      	cmp	r0, #0
 8009514:	f040 8243 	bne.w	800999e <_dtoa_r+0x956>
 8009518:	9d00      	ldr	r5, [sp, #0]
 800951a:	2331      	movs	r3, #49	; 0x31
 800951c:	f805 3b01 	strb.w	r3, [r5], #1
 8009520:	f10a 0a01 	add.w	sl, sl, #1
 8009524:	e23f      	b.n	80099a6 <_dtoa_r+0x95e>
 8009526:	07f2      	lsls	r2, r6, #31
 8009528:	d505      	bpl.n	8009536 <_dtoa_r+0x4ee>
 800952a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800952e:	f7f7 f87b 	bl	8000628 <__aeabi_dmul>
 8009532:	3501      	adds	r5, #1
 8009534:	2301      	movs	r3, #1
 8009536:	1076      	asrs	r6, r6, #1
 8009538:	3708      	adds	r7, #8
 800953a:	e76c      	b.n	8009416 <_dtoa_r+0x3ce>
 800953c:	2502      	movs	r5, #2
 800953e:	e76f      	b.n	8009420 <_dtoa_r+0x3d8>
 8009540:	9b01      	ldr	r3, [sp, #4]
 8009542:	f8cd a01c 	str.w	sl, [sp, #28]
 8009546:	930c      	str	r3, [sp, #48]	; 0x30
 8009548:	e78d      	b.n	8009466 <_dtoa_r+0x41e>
 800954a:	9900      	ldr	r1, [sp, #0]
 800954c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800954e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009550:	4b4e      	ldr	r3, [pc, #312]	; (800968c <_dtoa_r+0x644>)
 8009552:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009556:	4401      	add	r1, r0
 8009558:	9102      	str	r1, [sp, #8]
 800955a:	9908      	ldr	r1, [sp, #32]
 800955c:	eeb0 8a47 	vmov.f32	s16, s14
 8009560:	eef0 8a67 	vmov.f32	s17, s15
 8009564:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009568:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800956c:	2900      	cmp	r1, #0
 800956e:	d045      	beq.n	80095fc <_dtoa_r+0x5b4>
 8009570:	494c      	ldr	r1, [pc, #304]	; (80096a4 <_dtoa_r+0x65c>)
 8009572:	2000      	movs	r0, #0
 8009574:	f7f7 f982 	bl	800087c <__aeabi_ddiv>
 8009578:	ec53 2b18 	vmov	r2, r3, d8
 800957c:	f7f6 fe9c 	bl	80002b8 <__aeabi_dsub>
 8009580:	9d00      	ldr	r5, [sp, #0]
 8009582:	ec41 0b18 	vmov	d8, r0, r1
 8009586:	4639      	mov	r1, r7
 8009588:	4630      	mov	r0, r6
 800958a:	f7f7 fafd 	bl	8000b88 <__aeabi_d2iz>
 800958e:	900c      	str	r0, [sp, #48]	; 0x30
 8009590:	f7f6 ffe0 	bl	8000554 <__aeabi_i2d>
 8009594:	4602      	mov	r2, r0
 8009596:	460b      	mov	r3, r1
 8009598:	4630      	mov	r0, r6
 800959a:	4639      	mov	r1, r7
 800959c:	f7f6 fe8c 	bl	80002b8 <__aeabi_dsub>
 80095a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095a2:	3330      	adds	r3, #48	; 0x30
 80095a4:	f805 3b01 	strb.w	r3, [r5], #1
 80095a8:	ec53 2b18 	vmov	r2, r3, d8
 80095ac:	4606      	mov	r6, r0
 80095ae:	460f      	mov	r7, r1
 80095b0:	f7f7 faac 	bl	8000b0c <__aeabi_dcmplt>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d165      	bne.n	8009684 <_dtoa_r+0x63c>
 80095b8:	4632      	mov	r2, r6
 80095ba:	463b      	mov	r3, r7
 80095bc:	4935      	ldr	r1, [pc, #212]	; (8009694 <_dtoa_r+0x64c>)
 80095be:	2000      	movs	r0, #0
 80095c0:	f7f6 fe7a 	bl	80002b8 <__aeabi_dsub>
 80095c4:	ec53 2b18 	vmov	r2, r3, d8
 80095c8:	f7f7 faa0 	bl	8000b0c <__aeabi_dcmplt>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	f040 80b9 	bne.w	8009744 <_dtoa_r+0x6fc>
 80095d2:	9b02      	ldr	r3, [sp, #8]
 80095d4:	429d      	cmp	r5, r3
 80095d6:	f43f af75 	beq.w	80094c4 <_dtoa_r+0x47c>
 80095da:	4b2f      	ldr	r3, [pc, #188]	; (8009698 <_dtoa_r+0x650>)
 80095dc:	ec51 0b18 	vmov	r0, r1, d8
 80095e0:	2200      	movs	r2, #0
 80095e2:	f7f7 f821 	bl	8000628 <__aeabi_dmul>
 80095e6:	4b2c      	ldr	r3, [pc, #176]	; (8009698 <_dtoa_r+0x650>)
 80095e8:	ec41 0b18 	vmov	d8, r0, r1
 80095ec:	2200      	movs	r2, #0
 80095ee:	4630      	mov	r0, r6
 80095f0:	4639      	mov	r1, r7
 80095f2:	f7f7 f819 	bl	8000628 <__aeabi_dmul>
 80095f6:	4606      	mov	r6, r0
 80095f8:	460f      	mov	r7, r1
 80095fa:	e7c4      	b.n	8009586 <_dtoa_r+0x53e>
 80095fc:	ec51 0b17 	vmov	r0, r1, d7
 8009600:	f7f7 f812 	bl	8000628 <__aeabi_dmul>
 8009604:	9b02      	ldr	r3, [sp, #8]
 8009606:	9d00      	ldr	r5, [sp, #0]
 8009608:	930c      	str	r3, [sp, #48]	; 0x30
 800960a:	ec41 0b18 	vmov	d8, r0, r1
 800960e:	4639      	mov	r1, r7
 8009610:	4630      	mov	r0, r6
 8009612:	f7f7 fab9 	bl	8000b88 <__aeabi_d2iz>
 8009616:	9011      	str	r0, [sp, #68]	; 0x44
 8009618:	f7f6 ff9c 	bl	8000554 <__aeabi_i2d>
 800961c:	4602      	mov	r2, r0
 800961e:	460b      	mov	r3, r1
 8009620:	4630      	mov	r0, r6
 8009622:	4639      	mov	r1, r7
 8009624:	f7f6 fe48 	bl	80002b8 <__aeabi_dsub>
 8009628:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800962a:	3330      	adds	r3, #48	; 0x30
 800962c:	f805 3b01 	strb.w	r3, [r5], #1
 8009630:	9b02      	ldr	r3, [sp, #8]
 8009632:	429d      	cmp	r5, r3
 8009634:	4606      	mov	r6, r0
 8009636:	460f      	mov	r7, r1
 8009638:	f04f 0200 	mov.w	r2, #0
 800963c:	d134      	bne.n	80096a8 <_dtoa_r+0x660>
 800963e:	4b19      	ldr	r3, [pc, #100]	; (80096a4 <_dtoa_r+0x65c>)
 8009640:	ec51 0b18 	vmov	r0, r1, d8
 8009644:	f7f6 fe3a 	bl	80002bc <__adddf3>
 8009648:	4602      	mov	r2, r0
 800964a:	460b      	mov	r3, r1
 800964c:	4630      	mov	r0, r6
 800964e:	4639      	mov	r1, r7
 8009650:	f7f7 fa7a 	bl	8000b48 <__aeabi_dcmpgt>
 8009654:	2800      	cmp	r0, #0
 8009656:	d175      	bne.n	8009744 <_dtoa_r+0x6fc>
 8009658:	ec53 2b18 	vmov	r2, r3, d8
 800965c:	4911      	ldr	r1, [pc, #68]	; (80096a4 <_dtoa_r+0x65c>)
 800965e:	2000      	movs	r0, #0
 8009660:	f7f6 fe2a 	bl	80002b8 <__aeabi_dsub>
 8009664:	4602      	mov	r2, r0
 8009666:	460b      	mov	r3, r1
 8009668:	4630      	mov	r0, r6
 800966a:	4639      	mov	r1, r7
 800966c:	f7f7 fa4e 	bl	8000b0c <__aeabi_dcmplt>
 8009670:	2800      	cmp	r0, #0
 8009672:	f43f af27 	beq.w	80094c4 <_dtoa_r+0x47c>
 8009676:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009678:	1e6b      	subs	r3, r5, #1
 800967a:	930c      	str	r3, [sp, #48]	; 0x30
 800967c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009680:	2b30      	cmp	r3, #48	; 0x30
 8009682:	d0f8      	beq.n	8009676 <_dtoa_r+0x62e>
 8009684:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009688:	e04a      	b.n	8009720 <_dtoa_r+0x6d8>
 800968a:	bf00      	nop
 800968c:	0800b578 	.word	0x0800b578
 8009690:	0800b550 	.word	0x0800b550
 8009694:	3ff00000 	.word	0x3ff00000
 8009698:	40240000 	.word	0x40240000
 800969c:	401c0000 	.word	0x401c0000
 80096a0:	40140000 	.word	0x40140000
 80096a4:	3fe00000 	.word	0x3fe00000
 80096a8:	4baf      	ldr	r3, [pc, #700]	; (8009968 <_dtoa_r+0x920>)
 80096aa:	f7f6 ffbd 	bl	8000628 <__aeabi_dmul>
 80096ae:	4606      	mov	r6, r0
 80096b0:	460f      	mov	r7, r1
 80096b2:	e7ac      	b.n	800960e <_dtoa_r+0x5c6>
 80096b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80096b8:	9d00      	ldr	r5, [sp, #0]
 80096ba:	4642      	mov	r2, r8
 80096bc:	464b      	mov	r3, r9
 80096be:	4630      	mov	r0, r6
 80096c0:	4639      	mov	r1, r7
 80096c2:	f7f7 f8db 	bl	800087c <__aeabi_ddiv>
 80096c6:	f7f7 fa5f 	bl	8000b88 <__aeabi_d2iz>
 80096ca:	9002      	str	r0, [sp, #8]
 80096cc:	f7f6 ff42 	bl	8000554 <__aeabi_i2d>
 80096d0:	4642      	mov	r2, r8
 80096d2:	464b      	mov	r3, r9
 80096d4:	f7f6 ffa8 	bl	8000628 <__aeabi_dmul>
 80096d8:	4602      	mov	r2, r0
 80096da:	460b      	mov	r3, r1
 80096dc:	4630      	mov	r0, r6
 80096de:	4639      	mov	r1, r7
 80096e0:	f7f6 fdea 	bl	80002b8 <__aeabi_dsub>
 80096e4:	9e02      	ldr	r6, [sp, #8]
 80096e6:	9f01      	ldr	r7, [sp, #4]
 80096e8:	3630      	adds	r6, #48	; 0x30
 80096ea:	f805 6b01 	strb.w	r6, [r5], #1
 80096ee:	9e00      	ldr	r6, [sp, #0]
 80096f0:	1bae      	subs	r6, r5, r6
 80096f2:	42b7      	cmp	r7, r6
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	d137      	bne.n	800976a <_dtoa_r+0x722>
 80096fa:	f7f6 fddf 	bl	80002bc <__adddf3>
 80096fe:	4642      	mov	r2, r8
 8009700:	464b      	mov	r3, r9
 8009702:	4606      	mov	r6, r0
 8009704:	460f      	mov	r7, r1
 8009706:	f7f7 fa1f 	bl	8000b48 <__aeabi_dcmpgt>
 800970a:	b9c8      	cbnz	r0, 8009740 <_dtoa_r+0x6f8>
 800970c:	4642      	mov	r2, r8
 800970e:	464b      	mov	r3, r9
 8009710:	4630      	mov	r0, r6
 8009712:	4639      	mov	r1, r7
 8009714:	f7f7 f9f0 	bl	8000af8 <__aeabi_dcmpeq>
 8009718:	b110      	cbz	r0, 8009720 <_dtoa_r+0x6d8>
 800971a:	9b02      	ldr	r3, [sp, #8]
 800971c:	07d9      	lsls	r1, r3, #31
 800971e:	d40f      	bmi.n	8009740 <_dtoa_r+0x6f8>
 8009720:	4620      	mov	r0, r4
 8009722:	4659      	mov	r1, fp
 8009724:	f000 fac8 	bl	8009cb8 <_Bfree>
 8009728:	2300      	movs	r3, #0
 800972a:	702b      	strb	r3, [r5, #0]
 800972c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800972e:	f10a 0001 	add.w	r0, sl, #1
 8009732:	6018      	str	r0, [r3, #0]
 8009734:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009736:	2b00      	cmp	r3, #0
 8009738:	f43f acd8 	beq.w	80090ec <_dtoa_r+0xa4>
 800973c:	601d      	str	r5, [r3, #0]
 800973e:	e4d5      	b.n	80090ec <_dtoa_r+0xa4>
 8009740:	f8cd a01c 	str.w	sl, [sp, #28]
 8009744:	462b      	mov	r3, r5
 8009746:	461d      	mov	r5, r3
 8009748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800974c:	2a39      	cmp	r2, #57	; 0x39
 800974e:	d108      	bne.n	8009762 <_dtoa_r+0x71a>
 8009750:	9a00      	ldr	r2, [sp, #0]
 8009752:	429a      	cmp	r2, r3
 8009754:	d1f7      	bne.n	8009746 <_dtoa_r+0x6fe>
 8009756:	9a07      	ldr	r2, [sp, #28]
 8009758:	9900      	ldr	r1, [sp, #0]
 800975a:	3201      	adds	r2, #1
 800975c:	9207      	str	r2, [sp, #28]
 800975e:	2230      	movs	r2, #48	; 0x30
 8009760:	700a      	strb	r2, [r1, #0]
 8009762:	781a      	ldrb	r2, [r3, #0]
 8009764:	3201      	adds	r2, #1
 8009766:	701a      	strb	r2, [r3, #0]
 8009768:	e78c      	b.n	8009684 <_dtoa_r+0x63c>
 800976a:	4b7f      	ldr	r3, [pc, #508]	; (8009968 <_dtoa_r+0x920>)
 800976c:	2200      	movs	r2, #0
 800976e:	f7f6 ff5b 	bl	8000628 <__aeabi_dmul>
 8009772:	2200      	movs	r2, #0
 8009774:	2300      	movs	r3, #0
 8009776:	4606      	mov	r6, r0
 8009778:	460f      	mov	r7, r1
 800977a:	f7f7 f9bd 	bl	8000af8 <__aeabi_dcmpeq>
 800977e:	2800      	cmp	r0, #0
 8009780:	d09b      	beq.n	80096ba <_dtoa_r+0x672>
 8009782:	e7cd      	b.n	8009720 <_dtoa_r+0x6d8>
 8009784:	9a08      	ldr	r2, [sp, #32]
 8009786:	2a00      	cmp	r2, #0
 8009788:	f000 80c4 	beq.w	8009914 <_dtoa_r+0x8cc>
 800978c:	9a05      	ldr	r2, [sp, #20]
 800978e:	2a01      	cmp	r2, #1
 8009790:	f300 80a8 	bgt.w	80098e4 <_dtoa_r+0x89c>
 8009794:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009796:	2a00      	cmp	r2, #0
 8009798:	f000 80a0 	beq.w	80098dc <_dtoa_r+0x894>
 800979c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80097a0:	9e06      	ldr	r6, [sp, #24]
 80097a2:	4645      	mov	r5, r8
 80097a4:	9a04      	ldr	r2, [sp, #16]
 80097a6:	2101      	movs	r1, #1
 80097a8:	441a      	add	r2, r3
 80097aa:	4620      	mov	r0, r4
 80097ac:	4498      	add	r8, r3
 80097ae:	9204      	str	r2, [sp, #16]
 80097b0:	f000 fb3e 	bl	8009e30 <__i2b>
 80097b4:	4607      	mov	r7, r0
 80097b6:	2d00      	cmp	r5, #0
 80097b8:	dd0b      	ble.n	80097d2 <_dtoa_r+0x78a>
 80097ba:	9b04      	ldr	r3, [sp, #16]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	dd08      	ble.n	80097d2 <_dtoa_r+0x78a>
 80097c0:	42ab      	cmp	r3, r5
 80097c2:	9a04      	ldr	r2, [sp, #16]
 80097c4:	bfa8      	it	ge
 80097c6:	462b      	movge	r3, r5
 80097c8:	eba8 0803 	sub.w	r8, r8, r3
 80097cc:	1aed      	subs	r5, r5, r3
 80097ce:	1ad3      	subs	r3, r2, r3
 80097d0:	9304      	str	r3, [sp, #16]
 80097d2:	9b06      	ldr	r3, [sp, #24]
 80097d4:	b1fb      	cbz	r3, 8009816 <_dtoa_r+0x7ce>
 80097d6:	9b08      	ldr	r3, [sp, #32]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f000 809f 	beq.w	800991c <_dtoa_r+0x8d4>
 80097de:	2e00      	cmp	r6, #0
 80097e0:	dd11      	ble.n	8009806 <_dtoa_r+0x7be>
 80097e2:	4639      	mov	r1, r7
 80097e4:	4632      	mov	r2, r6
 80097e6:	4620      	mov	r0, r4
 80097e8:	f000 fbde 	bl	8009fa8 <__pow5mult>
 80097ec:	465a      	mov	r2, fp
 80097ee:	4601      	mov	r1, r0
 80097f0:	4607      	mov	r7, r0
 80097f2:	4620      	mov	r0, r4
 80097f4:	f000 fb32 	bl	8009e5c <__multiply>
 80097f8:	4659      	mov	r1, fp
 80097fa:	9007      	str	r0, [sp, #28]
 80097fc:	4620      	mov	r0, r4
 80097fe:	f000 fa5b 	bl	8009cb8 <_Bfree>
 8009802:	9b07      	ldr	r3, [sp, #28]
 8009804:	469b      	mov	fp, r3
 8009806:	9b06      	ldr	r3, [sp, #24]
 8009808:	1b9a      	subs	r2, r3, r6
 800980a:	d004      	beq.n	8009816 <_dtoa_r+0x7ce>
 800980c:	4659      	mov	r1, fp
 800980e:	4620      	mov	r0, r4
 8009810:	f000 fbca 	bl	8009fa8 <__pow5mult>
 8009814:	4683      	mov	fp, r0
 8009816:	2101      	movs	r1, #1
 8009818:	4620      	mov	r0, r4
 800981a:	f000 fb09 	bl	8009e30 <__i2b>
 800981e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009820:	2b00      	cmp	r3, #0
 8009822:	4606      	mov	r6, r0
 8009824:	dd7c      	ble.n	8009920 <_dtoa_r+0x8d8>
 8009826:	461a      	mov	r2, r3
 8009828:	4601      	mov	r1, r0
 800982a:	4620      	mov	r0, r4
 800982c:	f000 fbbc 	bl	8009fa8 <__pow5mult>
 8009830:	9b05      	ldr	r3, [sp, #20]
 8009832:	2b01      	cmp	r3, #1
 8009834:	4606      	mov	r6, r0
 8009836:	dd76      	ble.n	8009926 <_dtoa_r+0x8de>
 8009838:	2300      	movs	r3, #0
 800983a:	9306      	str	r3, [sp, #24]
 800983c:	6933      	ldr	r3, [r6, #16]
 800983e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009842:	6918      	ldr	r0, [r3, #16]
 8009844:	f000 faa4 	bl	8009d90 <__hi0bits>
 8009848:	f1c0 0020 	rsb	r0, r0, #32
 800984c:	9b04      	ldr	r3, [sp, #16]
 800984e:	4418      	add	r0, r3
 8009850:	f010 001f 	ands.w	r0, r0, #31
 8009854:	f000 8086 	beq.w	8009964 <_dtoa_r+0x91c>
 8009858:	f1c0 0320 	rsb	r3, r0, #32
 800985c:	2b04      	cmp	r3, #4
 800985e:	dd7f      	ble.n	8009960 <_dtoa_r+0x918>
 8009860:	f1c0 001c 	rsb	r0, r0, #28
 8009864:	9b04      	ldr	r3, [sp, #16]
 8009866:	4403      	add	r3, r0
 8009868:	4480      	add	r8, r0
 800986a:	4405      	add	r5, r0
 800986c:	9304      	str	r3, [sp, #16]
 800986e:	f1b8 0f00 	cmp.w	r8, #0
 8009872:	dd05      	ble.n	8009880 <_dtoa_r+0x838>
 8009874:	4659      	mov	r1, fp
 8009876:	4642      	mov	r2, r8
 8009878:	4620      	mov	r0, r4
 800987a:	f000 fbef 	bl	800a05c <__lshift>
 800987e:	4683      	mov	fp, r0
 8009880:	9b04      	ldr	r3, [sp, #16]
 8009882:	2b00      	cmp	r3, #0
 8009884:	dd05      	ble.n	8009892 <_dtoa_r+0x84a>
 8009886:	4631      	mov	r1, r6
 8009888:	461a      	mov	r2, r3
 800988a:	4620      	mov	r0, r4
 800988c:	f000 fbe6 	bl	800a05c <__lshift>
 8009890:	4606      	mov	r6, r0
 8009892:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009894:	2b00      	cmp	r3, #0
 8009896:	d069      	beq.n	800996c <_dtoa_r+0x924>
 8009898:	4631      	mov	r1, r6
 800989a:	4658      	mov	r0, fp
 800989c:	f000 fc4a 	bl	800a134 <__mcmp>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	da63      	bge.n	800996c <_dtoa_r+0x924>
 80098a4:	2300      	movs	r3, #0
 80098a6:	4659      	mov	r1, fp
 80098a8:	220a      	movs	r2, #10
 80098aa:	4620      	mov	r0, r4
 80098ac:	f000 fa26 	bl	8009cfc <__multadd>
 80098b0:	9b08      	ldr	r3, [sp, #32]
 80098b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098b6:	4683      	mov	fp, r0
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 818f 	beq.w	8009bdc <_dtoa_r+0xb94>
 80098be:	4639      	mov	r1, r7
 80098c0:	2300      	movs	r3, #0
 80098c2:	220a      	movs	r2, #10
 80098c4:	4620      	mov	r0, r4
 80098c6:	f000 fa19 	bl	8009cfc <__multadd>
 80098ca:	f1b9 0f00 	cmp.w	r9, #0
 80098ce:	4607      	mov	r7, r0
 80098d0:	f300 808e 	bgt.w	80099f0 <_dtoa_r+0x9a8>
 80098d4:	9b05      	ldr	r3, [sp, #20]
 80098d6:	2b02      	cmp	r3, #2
 80098d8:	dc50      	bgt.n	800997c <_dtoa_r+0x934>
 80098da:	e089      	b.n	80099f0 <_dtoa_r+0x9a8>
 80098dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80098de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80098e2:	e75d      	b.n	80097a0 <_dtoa_r+0x758>
 80098e4:	9b01      	ldr	r3, [sp, #4]
 80098e6:	1e5e      	subs	r6, r3, #1
 80098e8:	9b06      	ldr	r3, [sp, #24]
 80098ea:	42b3      	cmp	r3, r6
 80098ec:	bfbf      	itttt	lt
 80098ee:	9b06      	ldrlt	r3, [sp, #24]
 80098f0:	9606      	strlt	r6, [sp, #24]
 80098f2:	1af2      	sublt	r2, r6, r3
 80098f4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80098f6:	bfb6      	itet	lt
 80098f8:	189b      	addlt	r3, r3, r2
 80098fa:	1b9e      	subge	r6, r3, r6
 80098fc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80098fe:	9b01      	ldr	r3, [sp, #4]
 8009900:	bfb8      	it	lt
 8009902:	2600      	movlt	r6, #0
 8009904:	2b00      	cmp	r3, #0
 8009906:	bfb5      	itete	lt
 8009908:	eba8 0503 	sublt.w	r5, r8, r3
 800990c:	9b01      	ldrge	r3, [sp, #4]
 800990e:	2300      	movlt	r3, #0
 8009910:	4645      	movge	r5, r8
 8009912:	e747      	b.n	80097a4 <_dtoa_r+0x75c>
 8009914:	9e06      	ldr	r6, [sp, #24]
 8009916:	9f08      	ldr	r7, [sp, #32]
 8009918:	4645      	mov	r5, r8
 800991a:	e74c      	b.n	80097b6 <_dtoa_r+0x76e>
 800991c:	9a06      	ldr	r2, [sp, #24]
 800991e:	e775      	b.n	800980c <_dtoa_r+0x7c4>
 8009920:	9b05      	ldr	r3, [sp, #20]
 8009922:	2b01      	cmp	r3, #1
 8009924:	dc18      	bgt.n	8009958 <_dtoa_r+0x910>
 8009926:	9b02      	ldr	r3, [sp, #8]
 8009928:	b9b3      	cbnz	r3, 8009958 <_dtoa_r+0x910>
 800992a:	9b03      	ldr	r3, [sp, #12]
 800992c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009930:	b9a3      	cbnz	r3, 800995c <_dtoa_r+0x914>
 8009932:	9b03      	ldr	r3, [sp, #12]
 8009934:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009938:	0d1b      	lsrs	r3, r3, #20
 800993a:	051b      	lsls	r3, r3, #20
 800993c:	b12b      	cbz	r3, 800994a <_dtoa_r+0x902>
 800993e:	9b04      	ldr	r3, [sp, #16]
 8009940:	3301      	adds	r3, #1
 8009942:	9304      	str	r3, [sp, #16]
 8009944:	f108 0801 	add.w	r8, r8, #1
 8009948:	2301      	movs	r3, #1
 800994a:	9306      	str	r3, [sp, #24]
 800994c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800994e:	2b00      	cmp	r3, #0
 8009950:	f47f af74 	bne.w	800983c <_dtoa_r+0x7f4>
 8009954:	2001      	movs	r0, #1
 8009956:	e779      	b.n	800984c <_dtoa_r+0x804>
 8009958:	2300      	movs	r3, #0
 800995a:	e7f6      	b.n	800994a <_dtoa_r+0x902>
 800995c:	9b02      	ldr	r3, [sp, #8]
 800995e:	e7f4      	b.n	800994a <_dtoa_r+0x902>
 8009960:	d085      	beq.n	800986e <_dtoa_r+0x826>
 8009962:	4618      	mov	r0, r3
 8009964:	301c      	adds	r0, #28
 8009966:	e77d      	b.n	8009864 <_dtoa_r+0x81c>
 8009968:	40240000 	.word	0x40240000
 800996c:	9b01      	ldr	r3, [sp, #4]
 800996e:	2b00      	cmp	r3, #0
 8009970:	dc38      	bgt.n	80099e4 <_dtoa_r+0x99c>
 8009972:	9b05      	ldr	r3, [sp, #20]
 8009974:	2b02      	cmp	r3, #2
 8009976:	dd35      	ble.n	80099e4 <_dtoa_r+0x99c>
 8009978:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800997c:	f1b9 0f00 	cmp.w	r9, #0
 8009980:	d10d      	bne.n	800999e <_dtoa_r+0x956>
 8009982:	4631      	mov	r1, r6
 8009984:	464b      	mov	r3, r9
 8009986:	2205      	movs	r2, #5
 8009988:	4620      	mov	r0, r4
 800998a:	f000 f9b7 	bl	8009cfc <__multadd>
 800998e:	4601      	mov	r1, r0
 8009990:	4606      	mov	r6, r0
 8009992:	4658      	mov	r0, fp
 8009994:	f000 fbce 	bl	800a134 <__mcmp>
 8009998:	2800      	cmp	r0, #0
 800999a:	f73f adbd 	bgt.w	8009518 <_dtoa_r+0x4d0>
 800999e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099a0:	9d00      	ldr	r5, [sp, #0]
 80099a2:	ea6f 0a03 	mvn.w	sl, r3
 80099a6:	f04f 0800 	mov.w	r8, #0
 80099aa:	4631      	mov	r1, r6
 80099ac:	4620      	mov	r0, r4
 80099ae:	f000 f983 	bl	8009cb8 <_Bfree>
 80099b2:	2f00      	cmp	r7, #0
 80099b4:	f43f aeb4 	beq.w	8009720 <_dtoa_r+0x6d8>
 80099b8:	f1b8 0f00 	cmp.w	r8, #0
 80099bc:	d005      	beq.n	80099ca <_dtoa_r+0x982>
 80099be:	45b8      	cmp	r8, r7
 80099c0:	d003      	beq.n	80099ca <_dtoa_r+0x982>
 80099c2:	4641      	mov	r1, r8
 80099c4:	4620      	mov	r0, r4
 80099c6:	f000 f977 	bl	8009cb8 <_Bfree>
 80099ca:	4639      	mov	r1, r7
 80099cc:	4620      	mov	r0, r4
 80099ce:	f000 f973 	bl	8009cb8 <_Bfree>
 80099d2:	e6a5      	b.n	8009720 <_dtoa_r+0x6d8>
 80099d4:	2600      	movs	r6, #0
 80099d6:	4637      	mov	r7, r6
 80099d8:	e7e1      	b.n	800999e <_dtoa_r+0x956>
 80099da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80099dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80099e0:	4637      	mov	r7, r6
 80099e2:	e599      	b.n	8009518 <_dtoa_r+0x4d0>
 80099e4:	9b08      	ldr	r3, [sp, #32]
 80099e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	f000 80fd 	beq.w	8009bea <_dtoa_r+0xba2>
 80099f0:	2d00      	cmp	r5, #0
 80099f2:	dd05      	ble.n	8009a00 <_dtoa_r+0x9b8>
 80099f4:	4639      	mov	r1, r7
 80099f6:	462a      	mov	r2, r5
 80099f8:	4620      	mov	r0, r4
 80099fa:	f000 fb2f 	bl	800a05c <__lshift>
 80099fe:	4607      	mov	r7, r0
 8009a00:	9b06      	ldr	r3, [sp, #24]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d05c      	beq.n	8009ac0 <_dtoa_r+0xa78>
 8009a06:	6879      	ldr	r1, [r7, #4]
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f000 f915 	bl	8009c38 <_Balloc>
 8009a0e:	4605      	mov	r5, r0
 8009a10:	b928      	cbnz	r0, 8009a1e <_dtoa_r+0x9d6>
 8009a12:	4b80      	ldr	r3, [pc, #512]	; (8009c14 <_dtoa_r+0xbcc>)
 8009a14:	4602      	mov	r2, r0
 8009a16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009a1a:	f7ff bb2e 	b.w	800907a <_dtoa_r+0x32>
 8009a1e:	693a      	ldr	r2, [r7, #16]
 8009a20:	3202      	adds	r2, #2
 8009a22:	0092      	lsls	r2, r2, #2
 8009a24:	f107 010c 	add.w	r1, r7, #12
 8009a28:	300c      	adds	r0, #12
 8009a2a:	f7fe fd99 	bl	8008560 <memcpy>
 8009a2e:	2201      	movs	r2, #1
 8009a30:	4629      	mov	r1, r5
 8009a32:	4620      	mov	r0, r4
 8009a34:	f000 fb12 	bl	800a05c <__lshift>
 8009a38:	9b00      	ldr	r3, [sp, #0]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	9301      	str	r3, [sp, #4]
 8009a3e:	9b00      	ldr	r3, [sp, #0]
 8009a40:	444b      	add	r3, r9
 8009a42:	9307      	str	r3, [sp, #28]
 8009a44:	9b02      	ldr	r3, [sp, #8]
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	46b8      	mov	r8, r7
 8009a4c:	9306      	str	r3, [sp, #24]
 8009a4e:	4607      	mov	r7, r0
 8009a50:	9b01      	ldr	r3, [sp, #4]
 8009a52:	4631      	mov	r1, r6
 8009a54:	3b01      	subs	r3, #1
 8009a56:	4658      	mov	r0, fp
 8009a58:	9302      	str	r3, [sp, #8]
 8009a5a:	f7ff fa67 	bl	8008f2c <quorem>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	3330      	adds	r3, #48	; 0x30
 8009a62:	9004      	str	r0, [sp, #16]
 8009a64:	4641      	mov	r1, r8
 8009a66:	4658      	mov	r0, fp
 8009a68:	9308      	str	r3, [sp, #32]
 8009a6a:	f000 fb63 	bl	800a134 <__mcmp>
 8009a6e:	463a      	mov	r2, r7
 8009a70:	4681      	mov	r9, r0
 8009a72:	4631      	mov	r1, r6
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 fb79 	bl	800a16c <__mdiff>
 8009a7a:	68c2      	ldr	r2, [r0, #12]
 8009a7c:	9b08      	ldr	r3, [sp, #32]
 8009a7e:	4605      	mov	r5, r0
 8009a80:	bb02      	cbnz	r2, 8009ac4 <_dtoa_r+0xa7c>
 8009a82:	4601      	mov	r1, r0
 8009a84:	4658      	mov	r0, fp
 8009a86:	f000 fb55 	bl	800a134 <__mcmp>
 8009a8a:	9b08      	ldr	r3, [sp, #32]
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4620      	mov	r0, r4
 8009a92:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009a96:	f000 f90f 	bl	8009cb8 <_Bfree>
 8009a9a:	9b05      	ldr	r3, [sp, #20]
 8009a9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a9e:	9d01      	ldr	r5, [sp, #4]
 8009aa0:	ea43 0102 	orr.w	r1, r3, r2
 8009aa4:	9b06      	ldr	r3, [sp, #24]
 8009aa6:	430b      	orrs	r3, r1
 8009aa8:	9b08      	ldr	r3, [sp, #32]
 8009aaa:	d10d      	bne.n	8009ac8 <_dtoa_r+0xa80>
 8009aac:	2b39      	cmp	r3, #57	; 0x39
 8009aae:	d029      	beq.n	8009b04 <_dtoa_r+0xabc>
 8009ab0:	f1b9 0f00 	cmp.w	r9, #0
 8009ab4:	dd01      	ble.n	8009aba <_dtoa_r+0xa72>
 8009ab6:	9b04      	ldr	r3, [sp, #16]
 8009ab8:	3331      	adds	r3, #49	; 0x31
 8009aba:	9a02      	ldr	r2, [sp, #8]
 8009abc:	7013      	strb	r3, [r2, #0]
 8009abe:	e774      	b.n	80099aa <_dtoa_r+0x962>
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	e7b9      	b.n	8009a38 <_dtoa_r+0x9f0>
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	e7e2      	b.n	8009a8e <_dtoa_r+0xa46>
 8009ac8:	f1b9 0f00 	cmp.w	r9, #0
 8009acc:	db06      	blt.n	8009adc <_dtoa_r+0xa94>
 8009ace:	9905      	ldr	r1, [sp, #20]
 8009ad0:	ea41 0909 	orr.w	r9, r1, r9
 8009ad4:	9906      	ldr	r1, [sp, #24]
 8009ad6:	ea59 0101 	orrs.w	r1, r9, r1
 8009ada:	d120      	bne.n	8009b1e <_dtoa_r+0xad6>
 8009adc:	2a00      	cmp	r2, #0
 8009ade:	ddec      	ble.n	8009aba <_dtoa_r+0xa72>
 8009ae0:	4659      	mov	r1, fp
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	9301      	str	r3, [sp, #4]
 8009ae8:	f000 fab8 	bl	800a05c <__lshift>
 8009aec:	4631      	mov	r1, r6
 8009aee:	4683      	mov	fp, r0
 8009af0:	f000 fb20 	bl	800a134 <__mcmp>
 8009af4:	2800      	cmp	r0, #0
 8009af6:	9b01      	ldr	r3, [sp, #4]
 8009af8:	dc02      	bgt.n	8009b00 <_dtoa_r+0xab8>
 8009afa:	d1de      	bne.n	8009aba <_dtoa_r+0xa72>
 8009afc:	07da      	lsls	r2, r3, #31
 8009afe:	d5dc      	bpl.n	8009aba <_dtoa_r+0xa72>
 8009b00:	2b39      	cmp	r3, #57	; 0x39
 8009b02:	d1d8      	bne.n	8009ab6 <_dtoa_r+0xa6e>
 8009b04:	9a02      	ldr	r2, [sp, #8]
 8009b06:	2339      	movs	r3, #57	; 0x39
 8009b08:	7013      	strb	r3, [r2, #0]
 8009b0a:	462b      	mov	r3, r5
 8009b0c:	461d      	mov	r5, r3
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009b14:	2a39      	cmp	r2, #57	; 0x39
 8009b16:	d050      	beq.n	8009bba <_dtoa_r+0xb72>
 8009b18:	3201      	adds	r2, #1
 8009b1a:	701a      	strb	r2, [r3, #0]
 8009b1c:	e745      	b.n	80099aa <_dtoa_r+0x962>
 8009b1e:	2a00      	cmp	r2, #0
 8009b20:	dd03      	ble.n	8009b2a <_dtoa_r+0xae2>
 8009b22:	2b39      	cmp	r3, #57	; 0x39
 8009b24:	d0ee      	beq.n	8009b04 <_dtoa_r+0xabc>
 8009b26:	3301      	adds	r3, #1
 8009b28:	e7c7      	b.n	8009aba <_dtoa_r+0xa72>
 8009b2a:	9a01      	ldr	r2, [sp, #4]
 8009b2c:	9907      	ldr	r1, [sp, #28]
 8009b2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b32:	428a      	cmp	r2, r1
 8009b34:	d02a      	beq.n	8009b8c <_dtoa_r+0xb44>
 8009b36:	4659      	mov	r1, fp
 8009b38:	2300      	movs	r3, #0
 8009b3a:	220a      	movs	r2, #10
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f000 f8dd 	bl	8009cfc <__multadd>
 8009b42:	45b8      	cmp	r8, r7
 8009b44:	4683      	mov	fp, r0
 8009b46:	f04f 0300 	mov.w	r3, #0
 8009b4a:	f04f 020a 	mov.w	r2, #10
 8009b4e:	4641      	mov	r1, r8
 8009b50:	4620      	mov	r0, r4
 8009b52:	d107      	bne.n	8009b64 <_dtoa_r+0xb1c>
 8009b54:	f000 f8d2 	bl	8009cfc <__multadd>
 8009b58:	4680      	mov	r8, r0
 8009b5a:	4607      	mov	r7, r0
 8009b5c:	9b01      	ldr	r3, [sp, #4]
 8009b5e:	3301      	adds	r3, #1
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	e775      	b.n	8009a50 <_dtoa_r+0xa08>
 8009b64:	f000 f8ca 	bl	8009cfc <__multadd>
 8009b68:	4639      	mov	r1, r7
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	220a      	movs	r2, #10
 8009b70:	4620      	mov	r0, r4
 8009b72:	f000 f8c3 	bl	8009cfc <__multadd>
 8009b76:	4607      	mov	r7, r0
 8009b78:	e7f0      	b.n	8009b5c <_dtoa_r+0xb14>
 8009b7a:	f1b9 0f00 	cmp.w	r9, #0
 8009b7e:	9a00      	ldr	r2, [sp, #0]
 8009b80:	bfcc      	ite	gt
 8009b82:	464d      	movgt	r5, r9
 8009b84:	2501      	movle	r5, #1
 8009b86:	4415      	add	r5, r2
 8009b88:	f04f 0800 	mov.w	r8, #0
 8009b8c:	4659      	mov	r1, fp
 8009b8e:	2201      	movs	r2, #1
 8009b90:	4620      	mov	r0, r4
 8009b92:	9301      	str	r3, [sp, #4]
 8009b94:	f000 fa62 	bl	800a05c <__lshift>
 8009b98:	4631      	mov	r1, r6
 8009b9a:	4683      	mov	fp, r0
 8009b9c:	f000 faca 	bl	800a134 <__mcmp>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	dcb2      	bgt.n	8009b0a <_dtoa_r+0xac2>
 8009ba4:	d102      	bne.n	8009bac <_dtoa_r+0xb64>
 8009ba6:	9b01      	ldr	r3, [sp, #4]
 8009ba8:	07db      	lsls	r3, r3, #31
 8009baa:	d4ae      	bmi.n	8009b0a <_dtoa_r+0xac2>
 8009bac:	462b      	mov	r3, r5
 8009bae:	461d      	mov	r5, r3
 8009bb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bb4:	2a30      	cmp	r2, #48	; 0x30
 8009bb6:	d0fa      	beq.n	8009bae <_dtoa_r+0xb66>
 8009bb8:	e6f7      	b.n	80099aa <_dtoa_r+0x962>
 8009bba:	9a00      	ldr	r2, [sp, #0]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d1a5      	bne.n	8009b0c <_dtoa_r+0xac4>
 8009bc0:	f10a 0a01 	add.w	sl, sl, #1
 8009bc4:	2331      	movs	r3, #49	; 0x31
 8009bc6:	e779      	b.n	8009abc <_dtoa_r+0xa74>
 8009bc8:	4b13      	ldr	r3, [pc, #76]	; (8009c18 <_dtoa_r+0xbd0>)
 8009bca:	f7ff baaf 	b.w	800912c <_dtoa_r+0xe4>
 8009bce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	f47f aa86 	bne.w	80090e2 <_dtoa_r+0x9a>
 8009bd6:	4b11      	ldr	r3, [pc, #68]	; (8009c1c <_dtoa_r+0xbd4>)
 8009bd8:	f7ff baa8 	b.w	800912c <_dtoa_r+0xe4>
 8009bdc:	f1b9 0f00 	cmp.w	r9, #0
 8009be0:	dc03      	bgt.n	8009bea <_dtoa_r+0xba2>
 8009be2:	9b05      	ldr	r3, [sp, #20]
 8009be4:	2b02      	cmp	r3, #2
 8009be6:	f73f aec9 	bgt.w	800997c <_dtoa_r+0x934>
 8009bea:	9d00      	ldr	r5, [sp, #0]
 8009bec:	4631      	mov	r1, r6
 8009bee:	4658      	mov	r0, fp
 8009bf0:	f7ff f99c 	bl	8008f2c <quorem>
 8009bf4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009bf8:	f805 3b01 	strb.w	r3, [r5], #1
 8009bfc:	9a00      	ldr	r2, [sp, #0]
 8009bfe:	1aaa      	subs	r2, r5, r2
 8009c00:	4591      	cmp	r9, r2
 8009c02:	ddba      	ble.n	8009b7a <_dtoa_r+0xb32>
 8009c04:	4659      	mov	r1, fp
 8009c06:	2300      	movs	r3, #0
 8009c08:	220a      	movs	r2, #10
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f000 f876 	bl	8009cfc <__multadd>
 8009c10:	4683      	mov	fp, r0
 8009c12:	e7eb      	b.n	8009bec <_dtoa_r+0xba4>
 8009c14:	0800b4df 	.word	0x0800b4df
 8009c18:	0800b438 	.word	0x0800b438
 8009c1c:	0800b45c 	.word	0x0800b45c

08009c20 <_localeconv_r>:
 8009c20:	4800      	ldr	r0, [pc, #0]	; (8009c24 <_localeconv_r+0x4>)
 8009c22:	4770      	bx	lr
 8009c24:	20000188 	.word	0x20000188

08009c28 <malloc>:
 8009c28:	4b02      	ldr	r3, [pc, #8]	; (8009c34 <malloc+0xc>)
 8009c2a:	4601      	mov	r1, r0
 8009c2c:	6818      	ldr	r0, [r3, #0]
 8009c2e:	f000 bbe1 	b.w	800a3f4 <_malloc_r>
 8009c32:	bf00      	nop
 8009c34:	20000034 	.word	0x20000034

08009c38 <_Balloc>:
 8009c38:	b570      	push	{r4, r5, r6, lr}
 8009c3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c3c:	4604      	mov	r4, r0
 8009c3e:	460d      	mov	r5, r1
 8009c40:	b976      	cbnz	r6, 8009c60 <_Balloc+0x28>
 8009c42:	2010      	movs	r0, #16
 8009c44:	f7ff fff0 	bl	8009c28 <malloc>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	6260      	str	r0, [r4, #36]	; 0x24
 8009c4c:	b920      	cbnz	r0, 8009c58 <_Balloc+0x20>
 8009c4e:	4b18      	ldr	r3, [pc, #96]	; (8009cb0 <_Balloc+0x78>)
 8009c50:	4818      	ldr	r0, [pc, #96]	; (8009cb4 <_Balloc+0x7c>)
 8009c52:	2166      	movs	r1, #102	; 0x66
 8009c54:	f000 fd94 	bl	800a780 <__assert_func>
 8009c58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c5c:	6006      	str	r6, [r0, #0]
 8009c5e:	60c6      	str	r6, [r0, #12]
 8009c60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009c62:	68f3      	ldr	r3, [r6, #12]
 8009c64:	b183      	cbz	r3, 8009c88 <_Balloc+0x50>
 8009c66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c6e:	b9b8      	cbnz	r0, 8009ca0 <_Balloc+0x68>
 8009c70:	2101      	movs	r1, #1
 8009c72:	fa01 f605 	lsl.w	r6, r1, r5
 8009c76:	1d72      	adds	r2, r6, #5
 8009c78:	0092      	lsls	r2, r2, #2
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	f000 fb5a 	bl	800a334 <_calloc_r>
 8009c80:	b160      	cbz	r0, 8009c9c <_Balloc+0x64>
 8009c82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c86:	e00e      	b.n	8009ca6 <_Balloc+0x6e>
 8009c88:	2221      	movs	r2, #33	; 0x21
 8009c8a:	2104      	movs	r1, #4
 8009c8c:	4620      	mov	r0, r4
 8009c8e:	f000 fb51 	bl	800a334 <_calloc_r>
 8009c92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c94:	60f0      	str	r0, [r6, #12]
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1e4      	bne.n	8009c66 <_Balloc+0x2e>
 8009c9c:	2000      	movs	r0, #0
 8009c9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ca0:	6802      	ldr	r2, [r0, #0]
 8009ca2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cac:	e7f7      	b.n	8009c9e <_Balloc+0x66>
 8009cae:	bf00      	nop
 8009cb0:	0800b469 	.word	0x0800b469
 8009cb4:	0800b4f0 	.word	0x0800b4f0

08009cb8 <_Bfree>:
 8009cb8:	b570      	push	{r4, r5, r6, lr}
 8009cba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cbc:	4605      	mov	r5, r0
 8009cbe:	460c      	mov	r4, r1
 8009cc0:	b976      	cbnz	r6, 8009ce0 <_Bfree+0x28>
 8009cc2:	2010      	movs	r0, #16
 8009cc4:	f7ff ffb0 	bl	8009c28 <malloc>
 8009cc8:	4602      	mov	r2, r0
 8009cca:	6268      	str	r0, [r5, #36]	; 0x24
 8009ccc:	b920      	cbnz	r0, 8009cd8 <_Bfree+0x20>
 8009cce:	4b09      	ldr	r3, [pc, #36]	; (8009cf4 <_Bfree+0x3c>)
 8009cd0:	4809      	ldr	r0, [pc, #36]	; (8009cf8 <_Bfree+0x40>)
 8009cd2:	218a      	movs	r1, #138	; 0x8a
 8009cd4:	f000 fd54 	bl	800a780 <__assert_func>
 8009cd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cdc:	6006      	str	r6, [r0, #0]
 8009cde:	60c6      	str	r6, [r0, #12]
 8009ce0:	b13c      	cbz	r4, 8009cf2 <_Bfree+0x3a>
 8009ce2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009ce4:	6862      	ldr	r2, [r4, #4]
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009cec:	6021      	str	r1, [r4, #0]
 8009cee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cf2:	bd70      	pop	{r4, r5, r6, pc}
 8009cf4:	0800b469 	.word	0x0800b469
 8009cf8:	0800b4f0 	.word	0x0800b4f0

08009cfc <__multadd>:
 8009cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d00:	690e      	ldr	r6, [r1, #16]
 8009d02:	4607      	mov	r7, r0
 8009d04:	4698      	mov	r8, r3
 8009d06:	460c      	mov	r4, r1
 8009d08:	f101 0014 	add.w	r0, r1, #20
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	6805      	ldr	r5, [r0, #0]
 8009d10:	b2a9      	uxth	r1, r5
 8009d12:	fb02 8101 	mla	r1, r2, r1, r8
 8009d16:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009d1a:	0c2d      	lsrs	r5, r5, #16
 8009d1c:	fb02 c505 	mla	r5, r2, r5, ip
 8009d20:	b289      	uxth	r1, r1
 8009d22:	3301      	adds	r3, #1
 8009d24:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009d28:	429e      	cmp	r6, r3
 8009d2a:	f840 1b04 	str.w	r1, [r0], #4
 8009d2e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009d32:	dcec      	bgt.n	8009d0e <__multadd+0x12>
 8009d34:	f1b8 0f00 	cmp.w	r8, #0
 8009d38:	d022      	beq.n	8009d80 <__multadd+0x84>
 8009d3a:	68a3      	ldr	r3, [r4, #8]
 8009d3c:	42b3      	cmp	r3, r6
 8009d3e:	dc19      	bgt.n	8009d74 <__multadd+0x78>
 8009d40:	6861      	ldr	r1, [r4, #4]
 8009d42:	4638      	mov	r0, r7
 8009d44:	3101      	adds	r1, #1
 8009d46:	f7ff ff77 	bl	8009c38 <_Balloc>
 8009d4a:	4605      	mov	r5, r0
 8009d4c:	b928      	cbnz	r0, 8009d5a <__multadd+0x5e>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	4b0d      	ldr	r3, [pc, #52]	; (8009d88 <__multadd+0x8c>)
 8009d52:	480e      	ldr	r0, [pc, #56]	; (8009d8c <__multadd+0x90>)
 8009d54:	21b5      	movs	r1, #181	; 0xb5
 8009d56:	f000 fd13 	bl	800a780 <__assert_func>
 8009d5a:	6922      	ldr	r2, [r4, #16]
 8009d5c:	3202      	adds	r2, #2
 8009d5e:	f104 010c 	add.w	r1, r4, #12
 8009d62:	0092      	lsls	r2, r2, #2
 8009d64:	300c      	adds	r0, #12
 8009d66:	f7fe fbfb 	bl	8008560 <memcpy>
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	4638      	mov	r0, r7
 8009d6e:	f7ff ffa3 	bl	8009cb8 <_Bfree>
 8009d72:	462c      	mov	r4, r5
 8009d74:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009d78:	3601      	adds	r6, #1
 8009d7a:	f8c3 8014 	str.w	r8, [r3, #20]
 8009d7e:	6126      	str	r6, [r4, #16]
 8009d80:	4620      	mov	r0, r4
 8009d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d86:	bf00      	nop
 8009d88:	0800b4df 	.word	0x0800b4df
 8009d8c:	0800b4f0 	.word	0x0800b4f0

08009d90 <__hi0bits>:
 8009d90:	0c03      	lsrs	r3, r0, #16
 8009d92:	041b      	lsls	r3, r3, #16
 8009d94:	b9d3      	cbnz	r3, 8009dcc <__hi0bits+0x3c>
 8009d96:	0400      	lsls	r0, r0, #16
 8009d98:	2310      	movs	r3, #16
 8009d9a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009d9e:	bf04      	itt	eq
 8009da0:	0200      	lsleq	r0, r0, #8
 8009da2:	3308      	addeq	r3, #8
 8009da4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009da8:	bf04      	itt	eq
 8009daa:	0100      	lsleq	r0, r0, #4
 8009dac:	3304      	addeq	r3, #4
 8009dae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009db2:	bf04      	itt	eq
 8009db4:	0080      	lsleq	r0, r0, #2
 8009db6:	3302      	addeq	r3, #2
 8009db8:	2800      	cmp	r0, #0
 8009dba:	db05      	blt.n	8009dc8 <__hi0bits+0x38>
 8009dbc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009dc0:	f103 0301 	add.w	r3, r3, #1
 8009dc4:	bf08      	it	eq
 8009dc6:	2320      	moveq	r3, #32
 8009dc8:	4618      	mov	r0, r3
 8009dca:	4770      	bx	lr
 8009dcc:	2300      	movs	r3, #0
 8009dce:	e7e4      	b.n	8009d9a <__hi0bits+0xa>

08009dd0 <__lo0bits>:
 8009dd0:	6803      	ldr	r3, [r0, #0]
 8009dd2:	f013 0207 	ands.w	r2, r3, #7
 8009dd6:	4601      	mov	r1, r0
 8009dd8:	d00b      	beq.n	8009df2 <__lo0bits+0x22>
 8009dda:	07da      	lsls	r2, r3, #31
 8009ddc:	d424      	bmi.n	8009e28 <__lo0bits+0x58>
 8009dde:	0798      	lsls	r0, r3, #30
 8009de0:	bf49      	itett	mi
 8009de2:	085b      	lsrmi	r3, r3, #1
 8009de4:	089b      	lsrpl	r3, r3, #2
 8009de6:	2001      	movmi	r0, #1
 8009de8:	600b      	strmi	r3, [r1, #0]
 8009dea:	bf5c      	itt	pl
 8009dec:	600b      	strpl	r3, [r1, #0]
 8009dee:	2002      	movpl	r0, #2
 8009df0:	4770      	bx	lr
 8009df2:	b298      	uxth	r0, r3
 8009df4:	b9b0      	cbnz	r0, 8009e24 <__lo0bits+0x54>
 8009df6:	0c1b      	lsrs	r3, r3, #16
 8009df8:	2010      	movs	r0, #16
 8009dfa:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009dfe:	bf04      	itt	eq
 8009e00:	0a1b      	lsreq	r3, r3, #8
 8009e02:	3008      	addeq	r0, #8
 8009e04:	071a      	lsls	r2, r3, #28
 8009e06:	bf04      	itt	eq
 8009e08:	091b      	lsreq	r3, r3, #4
 8009e0a:	3004      	addeq	r0, #4
 8009e0c:	079a      	lsls	r2, r3, #30
 8009e0e:	bf04      	itt	eq
 8009e10:	089b      	lsreq	r3, r3, #2
 8009e12:	3002      	addeq	r0, #2
 8009e14:	07da      	lsls	r2, r3, #31
 8009e16:	d403      	bmi.n	8009e20 <__lo0bits+0x50>
 8009e18:	085b      	lsrs	r3, r3, #1
 8009e1a:	f100 0001 	add.w	r0, r0, #1
 8009e1e:	d005      	beq.n	8009e2c <__lo0bits+0x5c>
 8009e20:	600b      	str	r3, [r1, #0]
 8009e22:	4770      	bx	lr
 8009e24:	4610      	mov	r0, r2
 8009e26:	e7e8      	b.n	8009dfa <__lo0bits+0x2a>
 8009e28:	2000      	movs	r0, #0
 8009e2a:	4770      	bx	lr
 8009e2c:	2020      	movs	r0, #32
 8009e2e:	4770      	bx	lr

08009e30 <__i2b>:
 8009e30:	b510      	push	{r4, lr}
 8009e32:	460c      	mov	r4, r1
 8009e34:	2101      	movs	r1, #1
 8009e36:	f7ff feff 	bl	8009c38 <_Balloc>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	b928      	cbnz	r0, 8009e4a <__i2b+0x1a>
 8009e3e:	4b05      	ldr	r3, [pc, #20]	; (8009e54 <__i2b+0x24>)
 8009e40:	4805      	ldr	r0, [pc, #20]	; (8009e58 <__i2b+0x28>)
 8009e42:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009e46:	f000 fc9b 	bl	800a780 <__assert_func>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	6144      	str	r4, [r0, #20]
 8009e4e:	6103      	str	r3, [r0, #16]
 8009e50:	bd10      	pop	{r4, pc}
 8009e52:	bf00      	nop
 8009e54:	0800b4df 	.word	0x0800b4df
 8009e58:	0800b4f0 	.word	0x0800b4f0

08009e5c <__multiply>:
 8009e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e60:	4614      	mov	r4, r2
 8009e62:	690a      	ldr	r2, [r1, #16]
 8009e64:	6923      	ldr	r3, [r4, #16]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	bfb8      	it	lt
 8009e6a:	460b      	movlt	r3, r1
 8009e6c:	460d      	mov	r5, r1
 8009e6e:	bfbc      	itt	lt
 8009e70:	4625      	movlt	r5, r4
 8009e72:	461c      	movlt	r4, r3
 8009e74:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009e78:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009e7c:	68ab      	ldr	r3, [r5, #8]
 8009e7e:	6869      	ldr	r1, [r5, #4]
 8009e80:	eb0a 0709 	add.w	r7, sl, r9
 8009e84:	42bb      	cmp	r3, r7
 8009e86:	b085      	sub	sp, #20
 8009e88:	bfb8      	it	lt
 8009e8a:	3101      	addlt	r1, #1
 8009e8c:	f7ff fed4 	bl	8009c38 <_Balloc>
 8009e90:	b930      	cbnz	r0, 8009ea0 <__multiply+0x44>
 8009e92:	4602      	mov	r2, r0
 8009e94:	4b42      	ldr	r3, [pc, #264]	; (8009fa0 <__multiply+0x144>)
 8009e96:	4843      	ldr	r0, [pc, #268]	; (8009fa4 <__multiply+0x148>)
 8009e98:	f240 115d 	movw	r1, #349	; 0x15d
 8009e9c:	f000 fc70 	bl	800a780 <__assert_func>
 8009ea0:	f100 0614 	add.w	r6, r0, #20
 8009ea4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009ea8:	4633      	mov	r3, r6
 8009eaa:	2200      	movs	r2, #0
 8009eac:	4543      	cmp	r3, r8
 8009eae:	d31e      	bcc.n	8009eee <__multiply+0x92>
 8009eb0:	f105 0c14 	add.w	ip, r5, #20
 8009eb4:	f104 0314 	add.w	r3, r4, #20
 8009eb8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009ebc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009ec0:	9202      	str	r2, [sp, #8]
 8009ec2:	ebac 0205 	sub.w	r2, ip, r5
 8009ec6:	3a15      	subs	r2, #21
 8009ec8:	f022 0203 	bic.w	r2, r2, #3
 8009ecc:	3204      	adds	r2, #4
 8009ece:	f105 0115 	add.w	r1, r5, #21
 8009ed2:	458c      	cmp	ip, r1
 8009ed4:	bf38      	it	cc
 8009ed6:	2204      	movcc	r2, #4
 8009ed8:	9201      	str	r2, [sp, #4]
 8009eda:	9a02      	ldr	r2, [sp, #8]
 8009edc:	9303      	str	r3, [sp, #12]
 8009ede:	429a      	cmp	r2, r3
 8009ee0:	d808      	bhi.n	8009ef4 <__multiply+0x98>
 8009ee2:	2f00      	cmp	r7, #0
 8009ee4:	dc55      	bgt.n	8009f92 <__multiply+0x136>
 8009ee6:	6107      	str	r7, [r0, #16]
 8009ee8:	b005      	add	sp, #20
 8009eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eee:	f843 2b04 	str.w	r2, [r3], #4
 8009ef2:	e7db      	b.n	8009eac <__multiply+0x50>
 8009ef4:	f8b3 a000 	ldrh.w	sl, [r3]
 8009ef8:	f1ba 0f00 	cmp.w	sl, #0
 8009efc:	d020      	beq.n	8009f40 <__multiply+0xe4>
 8009efe:	f105 0e14 	add.w	lr, r5, #20
 8009f02:	46b1      	mov	r9, r6
 8009f04:	2200      	movs	r2, #0
 8009f06:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009f0a:	f8d9 b000 	ldr.w	fp, [r9]
 8009f0e:	b2a1      	uxth	r1, r4
 8009f10:	fa1f fb8b 	uxth.w	fp, fp
 8009f14:	fb0a b101 	mla	r1, sl, r1, fp
 8009f18:	4411      	add	r1, r2
 8009f1a:	f8d9 2000 	ldr.w	r2, [r9]
 8009f1e:	0c24      	lsrs	r4, r4, #16
 8009f20:	0c12      	lsrs	r2, r2, #16
 8009f22:	fb0a 2404 	mla	r4, sl, r4, r2
 8009f26:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009f2a:	b289      	uxth	r1, r1
 8009f2c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009f30:	45f4      	cmp	ip, lr
 8009f32:	f849 1b04 	str.w	r1, [r9], #4
 8009f36:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009f3a:	d8e4      	bhi.n	8009f06 <__multiply+0xaa>
 8009f3c:	9901      	ldr	r1, [sp, #4]
 8009f3e:	5072      	str	r2, [r6, r1]
 8009f40:	9a03      	ldr	r2, [sp, #12]
 8009f42:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f46:	3304      	adds	r3, #4
 8009f48:	f1b9 0f00 	cmp.w	r9, #0
 8009f4c:	d01f      	beq.n	8009f8e <__multiply+0x132>
 8009f4e:	6834      	ldr	r4, [r6, #0]
 8009f50:	f105 0114 	add.w	r1, r5, #20
 8009f54:	46b6      	mov	lr, r6
 8009f56:	f04f 0a00 	mov.w	sl, #0
 8009f5a:	880a      	ldrh	r2, [r1, #0]
 8009f5c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009f60:	fb09 b202 	mla	r2, r9, r2, fp
 8009f64:	4492      	add	sl, r2
 8009f66:	b2a4      	uxth	r4, r4
 8009f68:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009f6c:	f84e 4b04 	str.w	r4, [lr], #4
 8009f70:	f851 4b04 	ldr.w	r4, [r1], #4
 8009f74:	f8be 2000 	ldrh.w	r2, [lr]
 8009f78:	0c24      	lsrs	r4, r4, #16
 8009f7a:	fb09 2404 	mla	r4, r9, r4, r2
 8009f7e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009f82:	458c      	cmp	ip, r1
 8009f84:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009f88:	d8e7      	bhi.n	8009f5a <__multiply+0xfe>
 8009f8a:	9a01      	ldr	r2, [sp, #4]
 8009f8c:	50b4      	str	r4, [r6, r2]
 8009f8e:	3604      	adds	r6, #4
 8009f90:	e7a3      	b.n	8009eda <__multiply+0x7e>
 8009f92:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d1a5      	bne.n	8009ee6 <__multiply+0x8a>
 8009f9a:	3f01      	subs	r7, #1
 8009f9c:	e7a1      	b.n	8009ee2 <__multiply+0x86>
 8009f9e:	bf00      	nop
 8009fa0:	0800b4df 	.word	0x0800b4df
 8009fa4:	0800b4f0 	.word	0x0800b4f0

08009fa8 <__pow5mult>:
 8009fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fac:	4615      	mov	r5, r2
 8009fae:	f012 0203 	ands.w	r2, r2, #3
 8009fb2:	4606      	mov	r6, r0
 8009fb4:	460f      	mov	r7, r1
 8009fb6:	d007      	beq.n	8009fc8 <__pow5mult+0x20>
 8009fb8:	4c25      	ldr	r4, [pc, #148]	; (800a050 <__pow5mult+0xa8>)
 8009fba:	3a01      	subs	r2, #1
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009fc2:	f7ff fe9b 	bl	8009cfc <__multadd>
 8009fc6:	4607      	mov	r7, r0
 8009fc8:	10ad      	asrs	r5, r5, #2
 8009fca:	d03d      	beq.n	800a048 <__pow5mult+0xa0>
 8009fcc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009fce:	b97c      	cbnz	r4, 8009ff0 <__pow5mult+0x48>
 8009fd0:	2010      	movs	r0, #16
 8009fd2:	f7ff fe29 	bl	8009c28 <malloc>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	6270      	str	r0, [r6, #36]	; 0x24
 8009fda:	b928      	cbnz	r0, 8009fe8 <__pow5mult+0x40>
 8009fdc:	4b1d      	ldr	r3, [pc, #116]	; (800a054 <__pow5mult+0xac>)
 8009fde:	481e      	ldr	r0, [pc, #120]	; (800a058 <__pow5mult+0xb0>)
 8009fe0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009fe4:	f000 fbcc 	bl	800a780 <__assert_func>
 8009fe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fec:	6004      	str	r4, [r0, #0]
 8009fee:	60c4      	str	r4, [r0, #12]
 8009ff0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ff4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ff8:	b94c      	cbnz	r4, 800a00e <__pow5mult+0x66>
 8009ffa:	f240 2171 	movw	r1, #625	; 0x271
 8009ffe:	4630      	mov	r0, r6
 800a000:	f7ff ff16 	bl	8009e30 <__i2b>
 800a004:	2300      	movs	r3, #0
 800a006:	f8c8 0008 	str.w	r0, [r8, #8]
 800a00a:	4604      	mov	r4, r0
 800a00c:	6003      	str	r3, [r0, #0]
 800a00e:	f04f 0900 	mov.w	r9, #0
 800a012:	07eb      	lsls	r3, r5, #31
 800a014:	d50a      	bpl.n	800a02c <__pow5mult+0x84>
 800a016:	4639      	mov	r1, r7
 800a018:	4622      	mov	r2, r4
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7ff ff1e 	bl	8009e5c <__multiply>
 800a020:	4639      	mov	r1, r7
 800a022:	4680      	mov	r8, r0
 800a024:	4630      	mov	r0, r6
 800a026:	f7ff fe47 	bl	8009cb8 <_Bfree>
 800a02a:	4647      	mov	r7, r8
 800a02c:	106d      	asrs	r5, r5, #1
 800a02e:	d00b      	beq.n	800a048 <__pow5mult+0xa0>
 800a030:	6820      	ldr	r0, [r4, #0]
 800a032:	b938      	cbnz	r0, 800a044 <__pow5mult+0x9c>
 800a034:	4622      	mov	r2, r4
 800a036:	4621      	mov	r1, r4
 800a038:	4630      	mov	r0, r6
 800a03a:	f7ff ff0f 	bl	8009e5c <__multiply>
 800a03e:	6020      	str	r0, [r4, #0]
 800a040:	f8c0 9000 	str.w	r9, [r0]
 800a044:	4604      	mov	r4, r0
 800a046:	e7e4      	b.n	800a012 <__pow5mult+0x6a>
 800a048:	4638      	mov	r0, r7
 800a04a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a04e:	bf00      	nop
 800a050:	0800b640 	.word	0x0800b640
 800a054:	0800b469 	.word	0x0800b469
 800a058:	0800b4f0 	.word	0x0800b4f0

0800a05c <__lshift>:
 800a05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a060:	460c      	mov	r4, r1
 800a062:	6849      	ldr	r1, [r1, #4]
 800a064:	6923      	ldr	r3, [r4, #16]
 800a066:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a06a:	68a3      	ldr	r3, [r4, #8]
 800a06c:	4607      	mov	r7, r0
 800a06e:	4691      	mov	r9, r2
 800a070:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a074:	f108 0601 	add.w	r6, r8, #1
 800a078:	42b3      	cmp	r3, r6
 800a07a:	db0b      	blt.n	800a094 <__lshift+0x38>
 800a07c:	4638      	mov	r0, r7
 800a07e:	f7ff fddb 	bl	8009c38 <_Balloc>
 800a082:	4605      	mov	r5, r0
 800a084:	b948      	cbnz	r0, 800a09a <__lshift+0x3e>
 800a086:	4602      	mov	r2, r0
 800a088:	4b28      	ldr	r3, [pc, #160]	; (800a12c <__lshift+0xd0>)
 800a08a:	4829      	ldr	r0, [pc, #164]	; (800a130 <__lshift+0xd4>)
 800a08c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a090:	f000 fb76 	bl	800a780 <__assert_func>
 800a094:	3101      	adds	r1, #1
 800a096:	005b      	lsls	r3, r3, #1
 800a098:	e7ee      	b.n	800a078 <__lshift+0x1c>
 800a09a:	2300      	movs	r3, #0
 800a09c:	f100 0114 	add.w	r1, r0, #20
 800a0a0:	f100 0210 	add.w	r2, r0, #16
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	4553      	cmp	r3, sl
 800a0a8:	db33      	blt.n	800a112 <__lshift+0xb6>
 800a0aa:	6920      	ldr	r0, [r4, #16]
 800a0ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0b0:	f104 0314 	add.w	r3, r4, #20
 800a0b4:	f019 091f 	ands.w	r9, r9, #31
 800a0b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0c0:	d02b      	beq.n	800a11a <__lshift+0xbe>
 800a0c2:	f1c9 0e20 	rsb	lr, r9, #32
 800a0c6:	468a      	mov	sl, r1
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	6818      	ldr	r0, [r3, #0]
 800a0cc:	fa00 f009 	lsl.w	r0, r0, r9
 800a0d0:	4302      	orrs	r2, r0
 800a0d2:	f84a 2b04 	str.w	r2, [sl], #4
 800a0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0da:	459c      	cmp	ip, r3
 800a0dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a0e0:	d8f3      	bhi.n	800a0ca <__lshift+0x6e>
 800a0e2:	ebac 0304 	sub.w	r3, ip, r4
 800a0e6:	3b15      	subs	r3, #21
 800a0e8:	f023 0303 	bic.w	r3, r3, #3
 800a0ec:	3304      	adds	r3, #4
 800a0ee:	f104 0015 	add.w	r0, r4, #21
 800a0f2:	4584      	cmp	ip, r0
 800a0f4:	bf38      	it	cc
 800a0f6:	2304      	movcc	r3, #4
 800a0f8:	50ca      	str	r2, [r1, r3]
 800a0fa:	b10a      	cbz	r2, 800a100 <__lshift+0xa4>
 800a0fc:	f108 0602 	add.w	r6, r8, #2
 800a100:	3e01      	subs	r6, #1
 800a102:	4638      	mov	r0, r7
 800a104:	612e      	str	r6, [r5, #16]
 800a106:	4621      	mov	r1, r4
 800a108:	f7ff fdd6 	bl	8009cb8 <_Bfree>
 800a10c:	4628      	mov	r0, r5
 800a10e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a112:	f842 0f04 	str.w	r0, [r2, #4]!
 800a116:	3301      	adds	r3, #1
 800a118:	e7c5      	b.n	800a0a6 <__lshift+0x4a>
 800a11a:	3904      	subs	r1, #4
 800a11c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a120:	f841 2f04 	str.w	r2, [r1, #4]!
 800a124:	459c      	cmp	ip, r3
 800a126:	d8f9      	bhi.n	800a11c <__lshift+0xc0>
 800a128:	e7ea      	b.n	800a100 <__lshift+0xa4>
 800a12a:	bf00      	nop
 800a12c:	0800b4df 	.word	0x0800b4df
 800a130:	0800b4f0 	.word	0x0800b4f0

0800a134 <__mcmp>:
 800a134:	b530      	push	{r4, r5, lr}
 800a136:	6902      	ldr	r2, [r0, #16]
 800a138:	690c      	ldr	r4, [r1, #16]
 800a13a:	1b12      	subs	r2, r2, r4
 800a13c:	d10e      	bne.n	800a15c <__mcmp+0x28>
 800a13e:	f100 0314 	add.w	r3, r0, #20
 800a142:	3114      	adds	r1, #20
 800a144:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a148:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a14c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a150:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a154:	42a5      	cmp	r5, r4
 800a156:	d003      	beq.n	800a160 <__mcmp+0x2c>
 800a158:	d305      	bcc.n	800a166 <__mcmp+0x32>
 800a15a:	2201      	movs	r2, #1
 800a15c:	4610      	mov	r0, r2
 800a15e:	bd30      	pop	{r4, r5, pc}
 800a160:	4283      	cmp	r3, r0
 800a162:	d3f3      	bcc.n	800a14c <__mcmp+0x18>
 800a164:	e7fa      	b.n	800a15c <__mcmp+0x28>
 800a166:	f04f 32ff 	mov.w	r2, #4294967295
 800a16a:	e7f7      	b.n	800a15c <__mcmp+0x28>

0800a16c <__mdiff>:
 800a16c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a170:	460c      	mov	r4, r1
 800a172:	4606      	mov	r6, r0
 800a174:	4611      	mov	r1, r2
 800a176:	4620      	mov	r0, r4
 800a178:	4617      	mov	r7, r2
 800a17a:	f7ff ffdb 	bl	800a134 <__mcmp>
 800a17e:	1e05      	subs	r5, r0, #0
 800a180:	d110      	bne.n	800a1a4 <__mdiff+0x38>
 800a182:	4629      	mov	r1, r5
 800a184:	4630      	mov	r0, r6
 800a186:	f7ff fd57 	bl	8009c38 <_Balloc>
 800a18a:	b930      	cbnz	r0, 800a19a <__mdiff+0x2e>
 800a18c:	4b39      	ldr	r3, [pc, #228]	; (800a274 <__mdiff+0x108>)
 800a18e:	4602      	mov	r2, r0
 800a190:	f240 2132 	movw	r1, #562	; 0x232
 800a194:	4838      	ldr	r0, [pc, #224]	; (800a278 <__mdiff+0x10c>)
 800a196:	f000 faf3 	bl	800a780 <__assert_func>
 800a19a:	2301      	movs	r3, #1
 800a19c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a4:	bfa4      	itt	ge
 800a1a6:	463b      	movge	r3, r7
 800a1a8:	4627      	movge	r7, r4
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	6879      	ldr	r1, [r7, #4]
 800a1ae:	bfa6      	itte	ge
 800a1b0:	461c      	movge	r4, r3
 800a1b2:	2500      	movge	r5, #0
 800a1b4:	2501      	movlt	r5, #1
 800a1b6:	f7ff fd3f 	bl	8009c38 <_Balloc>
 800a1ba:	b920      	cbnz	r0, 800a1c6 <__mdiff+0x5a>
 800a1bc:	4b2d      	ldr	r3, [pc, #180]	; (800a274 <__mdiff+0x108>)
 800a1be:	4602      	mov	r2, r0
 800a1c0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a1c4:	e7e6      	b.n	800a194 <__mdiff+0x28>
 800a1c6:	693e      	ldr	r6, [r7, #16]
 800a1c8:	60c5      	str	r5, [r0, #12]
 800a1ca:	6925      	ldr	r5, [r4, #16]
 800a1cc:	f107 0114 	add.w	r1, r7, #20
 800a1d0:	f104 0914 	add.w	r9, r4, #20
 800a1d4:	f100 0e14 	add.w	lr, r0, #20
 800a1d8:	f107 0210 	add.w	r2, r7, #16
 800a1dc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a1e0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a1e4:	46f2      	mov	sl, lr
 800a1e6:	2700      	movs	r7, #0
 800a1e8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a1f0:	fa1f f883 	uxth.w	r8, r3
 800a1f4:	fa17 f78b 	uxtah	r7, r7, fp
 800a1f8:	0c1b      	lsrs	r3, r3, #16
 800a1fa:	eba7 0808 	sub.w	r8, r7, r8
 800a1fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a202:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a206:	fa1f f888 	uxth.w	r8, r8
 800a20a:	141f      	asrs	r7, r3, #16
 800a20c:	454d      	cmp	r5, r9
 800a20e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a212:	f84a 3b04 	str.w	r3, [sl], #4
 800a216:	d8e7      	bhi.n	800a1e8 <__mdiff+0x7c>
 800a218:	1b2b      	subs	r3, r5, r4
 800a21a:	3b15      	subs	r3, #21
 800a21c:	f023 0303 	bic.w	r3, r3, #3
 800a220:	3304      	adds	r3, #4
 800a222:	3415      	adds	r4, #21
 800a224:	42a5      	cmp	r5, r4
 800a226:	bf38      	it	cc
 800a228:	2304      	movcc	r3, #4
 800a22a:	4419      	add	r1, r3
 800a22c:	4473      	add	r3, lr
 800a22e:	469e      	mov	lr, r3
 800a230:	460d      	mov	r5, r1
 800a232:	4565      	cmp	r5, ip
 800a234:	d30e      	bcc.n	800a254 <__mdiff+0xe8>
 800a236:	f10c 0203 	add.w	r2, ip, #3
 800a23a:	1a52      	subs	r2, r2, r1
 800a23c:	f022 0203 	bic.w	r2, r2, #3
 800a240:	3903      	subs	r1, #3
 800a242:	458c      	cmp	ip, r1
 800a244:	bf38      	it	cc
 800a246:	2200      	movcc	r2, #0
 800a248:	441a      	add	r2, r3
 800a24a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a24e:	b17b      	cbz	r3, 800a270 <__mdiff+0x104>
 800a250:	6106      	str	r6, [r0, #16]
 800a252:	e7a5      	b.n	800a1a0 <__mdiff+0x34>
 800a254:	f855 8b04 	ldr.w	r8, [r5], #4
 800a258:	fa17 f488 	uxtah	r4, r7, r8
 800a25c:	1422      	asrs	r2, r4, #16
 800a25e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a262:	b2a4      	uxth	r4, r4
 800a264:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a268:	f84e 4b04 	str.w	r4, [lr], #4
 800a26c:	1417      	asrs	r7, r2, #16
 800a26e:	e7e0      	b.n	800a232 <__mdiff+0xc6>
 800a270:	3e01      	subs	r6, #1
 800a272:	e7ea      	b.n	800a24a <__mdiff+0xde>
 800a274:	0800b4df 	.word	0x0800b4df
 800a278:	0800b4f0 	.word	0x0800b4f0

0800a27c <__d2b>:
 800a27c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a280:	4689      	mov	r9, r1
 800a282:	2101      	movs	r1, #1
 800a284:	ec57 6b10 	vmov	r6, r7, d0
 800a288:	4690      	mov	r8, r2
 800a28a:	f7ff fcd5 	bl	8009c38 <_Balloc>
 800a28e:	4604      	mov	r4, r0
 800a290:	b930      	cbnz	r0, 800a2a0 <__d2b+0x24>
 800a292:	4602      	mov	r2, r0
 800a294:	4b25      	ldr	r3, [pc, #148]	; (800a32c <__d2b+0xb0>)
 800a296:	4826      	ldr	r0, [pc, #152]	; (800a330 <__d2b+0xb4>)
 800a298:	f240 310a 	movw	r1, #778	; 0x30a
 800a29c:	f000 fa70 	bl	800a780 <__assert_func>
 800a2a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a2a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a2a8:	bb35      	cbnz	r5, 800a2f8 <__d2b+0x7c>
 800a2aa:	2e00      	cmp	r6, #0
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	d028      	beq.n	800a302 <__d2b+0x86>
 800a2b0:	4668      	mov	r0, sp
 800a2b2:	9600      	str	r6, [sp, #0]
 800a2b4:	f7ff fd8c 	bl	8009dd0 <__lo0bits>
 800a2b8:	9900      	ldr	r1, [sp, #0]
 800a2ba:	b300      	cbz	r0, 800a2fe <__d2b+0x82>
 800a2bc:	9a01      	ldr	r2, [sp, #4]
 800a2be:	f1c0 0320 	rsb	r3, r0, #32
 800a2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a2c6:	430b      	orrs	r3, r1
 800a2c8:	40c2      	lsrs	r2, r0
 800a2ca:	6163      	str	r3, [r4, #20]
 800a2cc:	9201      	str	r2, [sp, #4]
 800a2ce:	9b01      	ldr	r3, [sp, #4]
 800a2d0:	61a3      	str	r3, [r4, #24]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	bf14      	ite	ne
 800a2d6:	2202      	movne	r2, #2
 800a2d8:	2201      	moveq	r2, #1
 800a2da:	6122      	str	r2, [r4, #16]
 800a2dc:	b1d5      	cbz	r5, 800a314 <__d2b+0x98>
 800a2de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a2e2:	4405      	add	r5, r0
 800a2e4:	f8c9 5000 	str.w	r5, [r9]
 800a2e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a2ec:	f8c8 0000 	str.w	r0, [r8]
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	b003      	add	sp, #12
 800a2f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a2fc:	e7d5      	b.n	800a2aa <__d2b+0x2e>
 800a2fe:	6161      	str	r1, [r4, #20]
 800a300:	e7e5      	b.n	800a2ce <__d2b+0x52>
 800a302:	a801      	add	r0, sp, #4
 800a304:	f7ff fd64 	bl	8009dd0 <__lo0bits>
 800a308:	9b01      	ldr	r3, [sp, #4]
 800a30a:	6163      	str	r3, [r4, #20]
 800a30c:	2201      	movs	r2, #1
 800a30e:	6122      	str	r2, [r4, #16]
 800a310:	3020      	adds	r0, #32
 800a312:	e7e3      	b.n	800a2dc <__d2b+0x60>
 800a314:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a318:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a31c:	f8c9 0000 	str.w	r0, [r9]
 800a320:	6918      	ldr	r0, [r3, #16]
 800a322:	f7ff fd35 	bl	8009d90 <__hi0bits>
 800a326:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a32a:	e7df      	b.n	800a2ec <__d2b+0x70>
 800a32c:	0800b4df 	.word	0x0800b4df
 800a330:	0800b4f0 	.word	0x0800b4f0

0800a334 <_calloc_r>:
 800a334:	b513      	push	{r0, r1, r4, lr}
 800a336:	434a      	muls	r2, r1
 800a338:	4611      	mov	r1, r2
 800a33a:	9201      	str	r2, [sp, #4]
 800a33c:	f000 f85a 	bl	800a3f4 <_malloc_r>
 800a340:	4604      	mov	r4, r0
 800a342:	b118      	cbz	r0, 800a34c <_calloc_r+0x18>
 800a344:	9a01      	ldr	r2, [sp, #4]
 800a346:	2100      	movs	r1, #0
 800a348:	f7fe f918 	bl	800857c <memset>
 800a34c:	4620      	mov	r0, r4
 800a34e:	b002      	add	sp, #8
 800a350:	bd10      	pop	{r4, pc}
	...

0800a354 <_free_r>:
 800a354:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a356:	2900      	cmp	r1, #0
 800a358:	d048      	beq.n	800a3ec <_free_r+0x98>
 800a35a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a35e:	9001      	str	r0, [sp, #4]
 800a360:	2b00      	cmp	r3, #0
 800a362:	f1a1 0404 	sub.w	r4, r1, #4
 800a366:	bfb8      	it	lt
 800a368:	18e4      	addlt	r4, r4, r3
 800a36a:	f000 fa65 	bl	800a838 <__malloc_lock>
 800a36e:	4a20      	ldr	r2, [pc, #128]	; (800a3f0 <_free_r+0x9c>)
 800a370:	9801      	ldr	r0, [sp, #4]
 800a372:	6813      	ldr	r3, [r2, #0]
 800a374:	4615      	mov	r5, r2
 800a376:	b933      	cbnz	r3, 800a386 <_free_r+0x32>
 800a378:	6063      	str	r3, [r4, #4]
 800a37a:	6014      	str	r4, [r2, #0]
 800a37c:	b003      	add	sp, #12
 800a37e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a382:	f000 ba5f 	b.w	800a844 <__malloc_unlock>
 800a386:	42a3      	cmp	r3, r4
 800a388:	d90b      	bls.n	800a3a2 <_free_r+0x4e>
 800a38a:	6821      	ldr	r1, [r4, #0]
 800a38c:	1862      	adds	r2, r4, r1
 800a38e:	4293      	cmp	r3, r2
 800a390:	bf04      	itt	eq
 800a392:	681a      	ldreq	r2, [r3, #0]
 800a394:	685b      	ldreq	r3, [r3, #4]
 800a396:	6063      	str	r3, [r4, #4]
 800a398:	bf04      	itt	eq
 800a39a:	1852      	addeq	r2, r2, r1
 800a39c:	6022      	streq	r2, [r4, #0]
 800a39e:	602c      	str	r4, [r5, #0]
 800a3a0:	e7ec      	b.n	800a37c <_free_r+0x28>
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	b10b      	cbz	r3, 800a3ac <_free_r+0x58>
 800a3a8:	42a3      	cmp	r3, r4
 800a3aa:	d9fa      	bls.n	800a3a2 <_free_r+0x4e>
 800a3ac:	6811      	ldr	r1, [r2, #0]
 800a3ae:	1855      	adds	r5, r2, r1
 800a3b0:	42a5      	cmp	r5, r4
 800a3b2:	d10b      	bne.n	800a3cc <_free_r+0x78>
 800a3b4:	6824      	ldr	r4, [r4, #0]
 800a3b6:	4421      	add	r1, r4
 800a3b8:	1854      	adds	r4, r2, r1
 800a3ba:	42a3      	cmp	r3, r4
 800a3bc:	6011      	str	r1, [r2, #0]
 800a3be:	d1dd      	bne.n	800a37c <_free_r+0x28>
 800a3c0:	681c      	ldr	r4, [r3, #0]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	6053      	str	r3, [r2, #4]
 800a3c6:	4421      	add	r1, r4
 800a3c8:	6011      	str	r1, [r2, #0]
 800a3ca:	e7d7      	b.n	800a37c <_free_r+0x28>
 800a3cc:	d902      	bls.n	800a3d4 <_free_r+0x80>
 800a3ce:	230c      	movs	r3, #12
 800a3d0:	6003      	str	r3, [r0, #0]
 800a3d2:	e7d3      	b.n	800a37c <_free_r+0x28>
 800a3d4:	6825      	ldr	r5, [r4, #0]
 800a3d6:	1961      	adds	r1, r4, r5
 800a3d8:	428b      	cmp	r3, r1
 800a3da:	bf04      	itt	eq
 800a3dc:	6819      	ldreq	r1, [r3, #0]
 800a3de:	685b      	ldreq	r3, [r3, #4]
 800a3e0:	6063      	str	r3, [r4, #4]
 800a3e2:	bf04      	itt	eq
 800a3e4:	1949      	addeq	r1, r1, r5
 800a3e6:	6021      	streq	r1, [r4, #0]
 800a3e8:	6054      	str	r4, [r2, #4]
 800a3ea:	e7c7      	b.n	800a37c <_free_r+0x28>
 800a3ec:	b003      	add	sp, #12
 800a3ee:	bd30      	pop	{r4, r5, pc}
 800a3f0:	20000304 	.word	0x20000304

0800a3f4 <_malloc_r>:
 800a3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f6:	1ccd      	adds	r5, r1, #3
 800a3f8:	f025 0503 	bic.w	r5, r5, #3
 800a3fc:	3508      	adds	r5, #8
 800a3fe:	2d0c      	cmp	r5, #12
 800a400:	bf38      	it	cc
 800a402:	250c      	movcc	r5, #12
 800a404:	2d00      	cmp	r5, #0
 800a406:	4606      	mov	r6, r0
 800a408:	db01      	blt.n	800a40e <_malloc_r+0x1a>
 800a40a:	42a9      	cmp	r1, r5
 800a40c:	d903      	bls.n	800a416 <_malloc_r+0x22>
 800a40e:	230c      	movs	r3, #12
 800a410:	6033      	str	r3, [r6, #0]
 800a412:	2000      	movs	r0, #0
 800a414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a416:	f000 fa0f 	bl	800a838 <__malloc_lock>
 800a41a:	4921      	ldr	r1, [pc, #132]	; (800a4a0 <_malloc_r+0xac>)
 800a41c:	680a      	ldr	r2, [r1, #0]
 800a41e:	4614      	mov	r4, r2
 800a420:	b99c      	cbnz	r4, 800a44a <_malloc_r+0x56>
 800a422:	4f20      	ldr	r7, [pc, #128]	; (800a4a4 <_malloc_r+0xb0>)
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	b923      	cbnz	r3, 800a432 <_malloc_r+0x3e>
 800a428:	4621      	mov	r1, r4
 800a42a:	4630      	mov	r0, r6
 800a42c:	f000 f998 	bl	800a760 <_sbrk_r>
 800a430:	6038      	str	r0, [r7, #0]
 800a432:	4629      	mov	r1, r5
 800a434:	4630      	mov	r0, r6
 800a436:	f000 f993 	bl	800a760 <_sbrk_r>
 800a43a:	1c43      	adds	r3, r0, #1
 800a43c:	d123      	bne.n	800a486 <_malloc_r+0x92>
 800a43e:	230c      	movs	r3, #12
 800a440:	6033      	str	r3, [r6, #0]
 800a442:	4630      	mov	r0, r6
 800a444:	f000 f9fe 	bl	800a844 <__malloc_unlock>
 800a448:	e7e3      	b.n	800a412 <_malloc_r+0x1e>
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	1b5b      	subs	r3, r3, r5
 800a44e:	d417      	bmi.n	800a480 <_malloc_r+0x8c>
 800a450:	2b0b      	cmp	r3, #11
 800a452:	d903      	bls.n	800a45c <_malloc_r+0x68>
 800a454:	6023      	str	r3, [r4, #0]
 800a456:	441c      	add	r4, r3
 800a458:	6025      	str	r5, [r4, #0]
 800a45a:	e004      	b.n	800a466 <_malloc_r+0x72>
 800a45c:	6863      	ldr	r3, [r4, #4]
 800a45e:	42a2      	cmp	r2, r4
 800a460:	bf0c      	ite	eq
 800a462:	600b      	streq	r3, [r1, #0]
 800a464:	6053      	strne	r3, [r2, #4]
 800a466:	4630      	mov	r0, r6
 800a468:	f000 f9ec 	bl	800a844 <__malloc_unlock>
 800a46c:	f104 000b 	add.w	r0, r4, #11
 800a470:	1d23      	adds	r3, r4, #4
 800a472:	f020 0007 	bic.w	r0, r0, #7
 800a476:	1ac2      	subs	r2, r0, r3
 800a478:	d0cc      	beq.n	800a414 <_malloc_r+0x20>
 800a47a:	1a1b      	subs	r3, r3, r0
 800a47c:	50a3      	str	r3, [r4, r2]
 800a47e:	e7c9      	b.n	800a414 <_malloc_r+0x20>
 800a480:	4622      	mov	r2, r4
 800a482:	6864      	ldr	r4, [r4, #4]
 800a484:	e7cc      	b.n	800a420 <_malloc_r+0x2c>
 800a486:	1cc4      	adds	r4, r0, #3
 800a488:	f024 0403 	bic.w	r4, r4, #3
 800a48c:	42a0      	cmp	r0, r4
 800a48e:	d0e3      	beq.n	800a458 <_malloc_r+0x64>
 800a490:	1a21      	subs	r1, r4, r0
 800a492:	4630      	mov	r0, r6
 800a494:	f000 f964 	bl	800a760 <_sbrk_r>
 800a498:	3001      	adds	r0, #1
 800a49a:	d1dd      	bne.n	800a458 <_malloc_r+0x64>
 800a49c:	e7cf      	b.n	800a43e <_malloc_r+0x4a>
 800a49e:	bf00      	nop
 800a4a0:	20000304 	.word	0x20000304
 800a4a4:	20000308 	.word	0x20000308

0800a4a8 <__ssputs_r>:
 800a4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ac:	688e      	ldr	r6, [r1, #8]
 800a4ae:	429e      	cmp	r6, r3
 800a4b0:	4682      	mov	sl, r0
 800a4b2:	460c      	mov	r4, r1
 800a4b4:	4690      	mov	r8, r2
 800a4b6:	461f      	mov	r7, r3
 800a4b8:	d838      	bhi.n	800a52c <__ssputs_r+0x84>
 800a4ba:	898a      	ldrh	r2, [r1, #12]
 800a4bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4c0:	d032      	beq.n	800a528 <__ssputs_r+0x80>
 800a4c2:	6825      	ldr	r5, [r4, #0]
 800a4c4:	6909      	ldr	r1, [r1, #16]
 800a4c6:	eba5 0901 	sub.w	r9, r5, r1
 800a4ca:	6965      	ldr	r5, [r4, #20]
 800a4cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	444b      	add	r3, r9
 800a4d8:	106d      	asrs	r5, r5, #1
 800a4da:	429d      	cmp	r5, r3
 800a4dc:	bf38      	it	cc
 800a4de:	461d      	movcc	r5, r3
 800a4e0:	0553      	lsls	r3, r2, #21
 800a4e2:	d531      	bpl.n	800a548 <__ssputs_r+0xa0>
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f7ff ff85 	bl	800a3f4 <_malloc_r>
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	b950      	cbnz	r0, 800a504 <__ssputs_r+0x5c>
 800a4ee:	230c      	movs	r3, #12
 800a4f0:	f8ca 3000 	str.w	r3, [sl]
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4fa:	81a3      	strh	r3, [r4, #12]
 800a4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a504:	6921      	ldr	r1, [r4, #16]
 800a506:	464a      	mov	r2, r9
 800a508:	f7fe f82a 	bl	8008560 <memcpy>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	6126      	str	r6, [r4, #16]
 800a51a:	6165      	str	r5, [r4, #20]
 800a51c:	444e      	add	r6, r9
 800a51e:	eba5 0509 	sub.w	r5, r5, r9
 800a522:	6026      	str	r6, [r4, #0]
 800a524:	60a5      	str	r5, [r4, #8]
 800a526:	463e      	mov	r6, r7
 800a528:	42be      	cmp	r6, r7
 800a52a:	d900      	bls.n	800a52e <__ssputs_r+0x86>
 800a52c:	463e      	mov	r6, r7
 800a52e:	4632      	mov	r2, r6
 800a530:	6820      	ldr	r0, [r4, #0]
 800a532:	4641      	mov	r1, r8
 800a534:	f000 f966 	bl	800a804 <memmove>
 800a538:	68a3      	ldr	r3, [r4, #8]
 800a53a:	6822      	ldr	r2, [r4, #0]
 800a53c:	1b9b      	subs	r3, r3, r6
 800a53e:	4432      	add	r2, r6
 800a540:	60a3      	str	r3, [r4, #8]
 800a542:	6022      	str	r2, [r4, #0]
 800a544:	2000      	movs	r0, #0
 800a546:	e7db      	b.n	800a500 <__ssputs_r+0x58>
 800a548:	462a      	mov	r2, r5
 800a54a:	f000 f981 	bl	800a850 <_realloc_r>
 800a54e:	4606      	mov	r6, r0
 800a550:	2800      	cmp	r0, #0
 800a552:	d1e1      	bne.n	800a518 <__ssputs_r+0x70>
 800a554:	6921      	ldr	r1, [r4, #16]
 800a556:	4650      	mov	r0, sl
 800a558:	f7ff fefc 	bl	800a354 <_free_r>
 800a55c:	e7c7      	b.n	800a4ee <__ssputs_r+0x46>
	...

0800a560 <_svfiprintf_r>:
 800a560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a564:	4698      	mov	r8, r3
 800a566:	898b      	ldrh	r3, [r1, #12]
 800a568:	061b      	lsls	r3, r3, #24
 800a56a:	b09d      	sub	sp, #116	; 0x74
 800a56c:	4607      	mov	r7, r0
 800a56e:	460d      	mov	r5, r1
 800a570:	4614      	mov	r4, r2
 800a572:	d50e      	bpl.n	800a592 <_svfiprintf_r+0x32>
 800a574:	690b      	ldr	r3, [r1, #16]
 800a576:	b963      	cbnz	r3, 800a592 <_svfiprintf_r+0x32>
 800a578:	2140      	movs	r1, #64	; 0x40
 800a57a:	f7ff ff3b 	bl	800a3f4 <_malloc_r>
 800a57e:	6028      	str	r0, [r5, #0]
 800a580:	6128      	str	r0, [r5, #16]
 800a582:	b920      	cbnz	r0, 800a58e <_svfiprintf_r+0x2e>
 800a584:	230c      	movs	r3, #12
 800a586:	603b      	str	r3, [r7, #0]
 800a588:	f04f 30ff 	mov.w	r0, #4294967295
 800a58c:	e0d1      	b.n	800a732 <_svfiprintf_r+0x1d2>
 800a58e:	2340      	movs	r3, #64	; 0x40
 800a590:	616b      	str	r3, [r5, #20]
 800a592:	2300      	movs	r3, #0
 800a594:	9309      	str	r3, [sp, #36]	; 0x24
 800a596:	2320      	movs	r3, #32
 800a598:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a59c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5a0:	2330      	movs	r3, #48	; 0x30
 800a5a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a74c <_svfiprintf_r+0x1ec>
 800a5a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5aa:	f04f 0901 	mov.w	r9, #1
 800a5ae:	4623      	mov	r3, r4
 800a5b0:	469a      	mov	sl, r3
 800a5b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5b6:	b10a      	cbz	r2, 800a5bc <_svfiprintf_r+0x5c>
 800a5b8:	2a25      	cmp	r2, #37	; 0x25
 800a5ba:	d1f9      	bne.n	800a5b0 <_svfiprintf_r+0x50>
 800a5bc:	ebba 0b04 	subs.w	fp, sl, r4
 800a5c0:	d00b      	beq.n	800a5da <_svfiprintf_r+0x7a>
 800a5c2:	465b      	mov	r3, fp
 800a5c4:	4622      	mov	r2, r4
 800a5c6:	4629      	mov	r1, r5
 800a5c8:	4638      	mov	r0, r7
 800a5ca:	f7ff ff6d 	bl	800a4a8 <__ssputs_r>
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	f000 80aa 	beq.w	800a728 <_svfiprintf_r+0x1c8>
 800a5d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5d6:	445a      	add	r2, fp
 800a5d8:	9209      	str	r2, [sp, #36]	; 0x24
 800a5da:	f89a 3000 	ldrb.w	r3, [sl]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	f000 80a2 	beq.w	800a728 <_svfiprintf_r+0x1c8>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5ee:	f10a 0a01 	add.w	sl, sl, #1
 800a5f2:	9304      	str	r3, [sp, #16]
 800a5f4:	9307      	str	r3, [sp, #28]
 800a5f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a5fc:	4654      	mov	r4, sl
 800a5fe:	2205      	movs	r2, #5
 800a600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a604:	4851      	ldr	r0, [pc, #324]	; (800a74c <_svfiprintf_r+0x1ec>)
 800a606:	f7f5 fe03 	bl	8000210 <memchr>
 800a60a:	9a04      	ldr	r2, [sp, #16]
 800a60c:	b9d8      	cbnz	r0, 800a646 <_svfiprintf_r+0xe6>
 800a60e:	06d0      	lsls	r0, r2, #27
 800a610:	bf44      	itt	mi
 800a612:	2320      	movmi	r3, #32
 800a614:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a618:	0711      	lsls	r1, r2, #28
 800a61a:	bf44      	itt	mi
 800a61c:	232b      	movmi	r3, #43	; 0x2b
 800a61e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a622:	f89a 3000 	ldrb.w	r3, [sl]
 800a626:	2b2a      	cmp	r3, #42	; 0x2a
 800a628:	d015      	beq.n	800a656 <_svfiprintf_r+0xf6>
 800a62a:	9a07      	ldr	r2, [sp, #28]
 800a62c:	4654      	mov	r4, sl
 800a62e:	2000      	movs	r0, #0
 800a630:	f04f 0c0a 	mov.w	ip, #10
 800a634:	4621      	mov	r1, r4
 800a636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a63a:	3b30      	subs	r3, #48	; 0x30
 800a63c:	2b09      	cmp	r3, #9
 800a63e:	d94e      	bls.n	800a6de <_svfiprintf_r+0x17e>
 800a640:	b1b0      	cbz	r0, 800a670 <_svfiprintf_r+0x110>
 800a642:	9207      	str	r2, [sp, #28]
 800a644:	e014      	b.n	800a670 <_svfiprintf_r+0x110>
 800a646:	eba0 0308 	sub.w	r3, r0, r8
 800a64a:	fa09 f303 	lsl.w	r3, r9, r3
 800a64e:	4313      	orrs	r3, r2
 800a650:	9304      	str	r3, [sp, #16]
 800a652:	46a2      	mov	sl, r4
 800a654:	e7d2      	b.n	800a5fc <_svfiprintf_r+0x9c>
 800a656:	9b03      	ldr	r3, [sp, #12]
 800a658:	1d19      	adds	r1, r3, #4
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	9103      	str	r1, [sp, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	bfbb      	ittet	lt
 800a662:	425b      	neglt	r3, r3
 800a664:	f042 0202 	orrlt.w	r2, r2, #2
 800a668:	9307      	strge	r3, [sp, #28]
 800a66a:	9307      	strlt	r3, [sp, #28]
 800a66c:	bfb8      	it	lt
 800a66e:	9204      	strlt	r2, [sp, #16]
 800a670:	7823      	ldrb	r3, [r4, #0]
 800a672:	2b2e      	cmp	r3, #46	; 0x2e
 800a674:	d10c      	bne.n	800a690 <_svfiprintf_r+0x130>
 800a676:	7863      	ldrb	r3, [r4, #1]
 800a678:	2b2a      	cmp	r3, #42	; 0x2a
 800a67a:	d135      	bne.n	800a6e8 <_svfiprintf_r+0x188>
 800a67c:	9b03      	ldr	r3, [sp, #12]
 800a67e:	1d1a      	adds	r2, r3, #4
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	9203      	str	r2, [sp, #12]
 800a684:	2b00      	cmp	r3, #0
 800a686:	bfb8      	it	lt
 800a688:	f04f 33ff 	movlt.w	r3, #4294967295
 800a68c:	3402      	adds	r4, #2
 800a68e:	9305      	str	r3, [sp, #20]
 800a690:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a75c <_svfiprintf_r+0x1fc>
 800a694:	7821      	ldrb	r1, [r4, #0]
 800a696:	2203      	movs	r2, #3
 800a698:	4650      	mov	r0, sl
 800a69a:	f7f5 fdb9 	bl	8000210 <memchr>
 800a69e:	b140      	cbz	r0, 800a6b2 <_svfiprintf_r+0x152>
 800a6a0:	2340      	movs	r3, #64	; 0x40
 800a6a2:	eba0 000a 	sub.w	r0, r0, sl
 800a6a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a6aa:	9b04      	ldr	r3, [sp, #16]
 800a6ac:	4303      	orrs	r3, r0
 800a6ae:	3401      	adds	r4, #1
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b6:	4826      	ldr	r0, [pc, #152]	; (800a750 <_svfiprintf_r+0x1f0>)
 800a6b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6bc:	2206      	movs	r2, #6
 800a6be:	f7f5 fda7 	bl	8000210 <memchr>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	d038      	beq.n	800a738 <_svfiprintf_r+0x1d8>
 800a6c6:	4b23      	ldr	r3, [pc, #140]	; (800a754 <_svfiprintf_r+0x1f4>)
 800a6c8:	bb1b      	cbnz	r3, 800a712 <_svfiprintf_r+0x1b2>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	3307      	adds	r3, #7
 800a6ce:	f023 0307 	bic.w	r3, r3, #7
 800a6d2:	3308      	adds	r3, #8
 800a6d4:	9303      	str	r3, [sp, #12]
 800a6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d8:	4433      	add	r3, r6
 800a6da:	9309      	str	r3, [sp, #36]	; 0x24
 800a6dc:	e767      	b.n	800a5ae <_svfiprintf_r+0x4e>
 800a6de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	2001      	movs	r0, #1
 800a6e6:	e7a5      	b.n	800a634 <_svfiprintf_r+0xd4>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	3401      	adds	r4, #1
 800a6ec:	9305      	str	r3, [sp, #20]
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	f04f 0c0a 	mov.w	ip, #10
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6fa:	3a30      	subs	r2, #48	; 0x30
 800a6fc:	2a09      	cmp	r2, #9
 800a6fe:	d903      	bls.n	800a708 <_svfiprintf_r+0x1a8>
 800a700:	2b00      	cmp	r3, #0
 800a702:	d0c5      	beq.n	800a690 <_svfiprintf_r+0x130>
 800a704:	9105      	str	r1, [sp, #20]
 800a706:	e7c3      	b.n	800a690 <_svfiprintf_r+0x130>
 800a708:	fb0c 2101 	mla	r1, ip, r1, r2
 800a70c:	4604      	mov	r4, r0
 800a70e:	2301      	movs	r3, #1
 800a710:	e7f0      	b.n	800a6f4 <_svfiprintf_r+0x194>
 800a712:	ab03      	add	r3, sp, #12
 800a714:	9300      	str	r3, [sp, #0]
 800a716:	462a      	mov	r2, r5
 800a718:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <_svfiprintf_r+0x1f8>)
 800a71a:	a904      	add	r1, sp, #16
 800a71c:	4638      	mov	r0, r7
 800a71e:	f7fd ffd5 	bl	80086cc <_printf_float>
 800a722:	1c42      	adds	r2, r0, #1
 800a724:	4606      	mov	r6, r0
 800a726:	d1d6      	bne.n	800a6d6 <_svfiprintf_r+0x176>
 800a728:	89ab      	ldrh	r3, [r5, #12]
 800a72a:	065b      	lsls	r3, r3, #25
 800a72c:	f53f af2c 	bmi.w	800a588 <_svfiprintf_r+0x28>
 800a730:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a732:	b01d      	add	sp, #116	; 0x74
 800a734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a738:	ab03      	add	r3, sp, #12
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	462a      	mov	r2, r5
 800a73e:	4b06      	ldr	r3, [pc, #24]	; (800a758 <_svfiprintf_r+0x1f8>)
 800a740:	a904      	add	r1, sp, #16
 800a742:	4638      	mov	r0, r7
 800a744:	f7fe fa66 	bl	8008c14 <_printf_i>
 800a748:	e7eb      	b.n	800a722 <_svfiprintf_r+0x1c2>
 800a74a:	bf00      	nop
 800a74c:	0800b64c 	.word	0x0800b64c
 800a750:	0800b656 	.word	0x0800b656
 800a754:	080086cd 	.word	0x080086cd
 800a758:	0800a4a9 	.word	0x0800a4a9
 800a75c:	0800b652 	.word	0x0800b652

0800a760 <_sbrk_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	4d06      	ldr	r5, [pc, #24]	; (800a77c <_sbrk_r+0x1c>)
 800a764:	2300      	movs	r3, #0
 800a766:	4604      	mov	r4, r0
 800a768:	4608      	mov	r0, r1
 800a76a:	602b      	str	r3, [r5, #0]
 800a76c:	f7f9 fc5e 	bl	800402c <_sbrk>
 800a770:	1c43      	adds	r3, r0, #1
 800a772:	d102      	bne.n	800a77a <_sbrk_r+0x1a>
 800a774:	682b      	ldr	r3, [r5, #0]
 800a776:	b103      	cbz	r3, 800a77a <_sbrk_r+0x1a>
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	bd38      	pop	{r3, r4, r5, pc}
 800a77c:	2000084c 	.word	0x2000084c

0800a780 <__assert_func>:
 800a780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a782:	4614      	mov	r4, r2
 800a784:	461a      	mov	r2, r3
 800a786:	4b09      	ldr	r3, [pc, #36]	; (800a7ac <__assert_func+0x2c>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4605      	mov	r5, r0
 800a78c:	68d8      	ldr	r0, [r3, #12]
 800a78e:	b14c      	cbz	r4, 800a7a4 <__assert_func+0x24>
 800a790:	4b07      	ldr	r3, [pc, #28]	; (800a7b0 <__assert_func+0x30>)
 800a792:	9100      	str	r1, [sp, #0]
 800a794:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a798:	4906      	ldr	r1, [pc, #24]	; (800a7b4 <__assert_func+0x34>)
 800a79a:	462b      	mov	r3, r5
 800a79c:	f000 f80e 	bl	800a7bc <fiprintf>
 800a7a0:	f000 faa4 	bl	800acec <abort>
 800a7a4:	4b04      	ldr	r3, [pc, #16]	; (800a7b8 <__assert_func+0x38>)
 800a7a6:	461c      	mov	r4, r3
 800a7a8:	e7f3      	b.n	800a792 <__assert_func+0x12>
 800a7aa:	bf00      	nop
 800a7ac:	20000034 	.word	0x20000034
 800a7b0:	0800b65d 	.word	0x0800b65d
 800a7b4:	0800b66a 	.word	0x0800b66a
 800a7b8:	0800b698 	.word	0x0800b698

0800a7bc <fiprintf>:
 800a7bc:	b40e      	push	{r1, r2, r3}
 800a7be:	b503      	push	{r0, r1, lr}
 800a7c0:	4601      	mov	r1, r0
 800a7c2:	ab03      	add	r3, sp, #12
 800a7c4:	4805      	ldr	r0, [pc, #20]	; (800a7dc <fiprintf+0x20>)
 800a7c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ca:	6800      	ldr	r0, [r0, #0]
 800a7cc:	9301      	str	r3, [sp, #4]
 800a7ce:	f000 f88f 	bl	800a8f0 <_vfiprintf_r>
 800a7d2:	b002      	add	sp, #8
 800a7d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7d8:	b003      	add	sp, #12
 800a7da:	4770      	bx	lr
 800a7dc:	20000034 	.word	0x20000034

0800a7e0 <__ascii_mbtowc>:
 800a7e0:	b082      	sub	sp, #8
 800a7e2:	b901      	cbnz	r1, 800a7e6 <__ascii_mbtowc+0x6>
 800a7e4:	a901      	add	r1, sp, #4
 800a7e6:	b142      	cbz	r2, 800a7fa <__ascii_mbtowc+0x1a>
 800a7e8:	b14b      	cbz	r3, 800a7fe <__ascii_mbtowc+0x1e>
 800a7ea:	7813      	ldrb	r3, [r2, #0]
 800a7ec:	600b      	str	r3, [r1, #0]
 800a7ee:	7812      	ldrb	r2, [r2, #0]
 800a7f0:	1e10      	subs	r0, r2, #0
 800a7f2:	bf18      	it	ne
 800a7f4:	2001      	movne	r0, #1
 800a7f6:	b002      	add	sp, #8
 800a7f8:	4770      	bx	lr
 800a7fa:	4610      	mov	r0, r2
 800a7fc:	e7fb      	b.n	800a7f6 <__ascii_mbtowc+0x16>
 800a7fe:	f06f 0001 	mvn.w	r0, #1
 800a802:	e7f8      	b.n	800a7f6 <__ascii_mbtowc+0x16>

0800a804 <memmove>:
 800a804:	4288      	cmp	r0, r1
 800a806:	b510      	push	{r4, lr}
 800a808:	eb01 0402 	add.w	r4, r1, r2
 800a80c:	d902      	bls.n	800a814 <memmove+0x10>
 800a80e:	4284      	cmp	r4, r0
 800a810:	4623      	mov	r3, r4
 800a812:	d807      	bhi.n	800a824 <memmove+0x20>
 800a814:	1e43      	subs	r3, r0, #1
 800a816:	42a1      	cmp	r1, r4
 800a818:	d008      	beq.n	800a82c <memmove+0x28>
 800a81a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a81e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a822:	e7f8      	b.n	800a816 <memmove+0x12>
 800a824:	4402      	add	r2, r0
 800a826:	4601      	mov	r1, r0
 800a828:	428a      	cmp	r2, r1
 800a82a:	d100      	bne.n	800a82e <memmove+0x2a>
 800a82c:	bd10      	pop	{r4, pc}
 800a82e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a836:	e7f7      	b.n	800a828 <memmove+0x24>

0800a838 <__malloc_lock>:
 800a838:	4801      	ldr	r0, [pc, #4]	; (800a840 <__malloc_lock+0x8>)
 800a83a:	f000 bc17 	b.w	800b06c <__retarget_lock_acquire_recursive>
 800a83e:	bf00      	nop
 800a840:	20000854 	.word	0x20000854

0800a844 <__malloc_unlock>:
 800a844:	4801      	ldr	r0, [pc, #4]	; (800a84c <__malloc_unlock+0x8>)
 800a846:	f000 bc12 	b.w	800b06e <__retarget_lock_release_recursive>
 800a84a:	bf00      	nop
 800a84c:	20000854 	.word	0x20000854

0800a850 <_realloc_r>:
 800a850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a852:	4607      	mov	r7, r0
 800a854:	4614      	mov	r4, r2
 800a856:	460e      	mov	r6, r1
 800a858:	b921      	cbnz	r1, 800a864 <_realloc_r+0x14>
 800a85a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a85e:	4611      	mov	r1, r2
 800a860:	f7ff bdc8 	b.w	800a3f4 <_malloc_r>
 800a864:	b922      	cbnz	r2, 800a870 <_realloc_r+0x20>
 800a866:	f7ff fd75 	bl	800a354 <_free_r>
 800a86a:	4625      	mov	r5, r4
 800a86c:	4628      	mov	r0, r5
 800a86e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a870:	f000 fc62 	bl	800b138 <_malloc_usable_size_r>
 800a874:	42a0      	cmp	r0, r4
 800a876:	d20f      	bcs.n	800a898 <_realloc_r+0x48>
 800a878:	4621      	mov	r1, r4
 800a87a:	4638      	mov	r0, r7
 800a87c:	f7ff fdba 	bl	800a3f4 <_malloc_r>
 800a880:	4605      	mov	r5, r0
 800a882:	2800      	cmp	r0, #0
 800a884:	d0f2      	beq.n	800a86c <_realloc_r+0x1c>
 800a886:	4631      	mov	r1, r6
 800a888:	4622      	mov	r2, r4
 800a88a:	f7fd fe69 	bl	8008560 <memcpy>
 800a88e:	4631      	mov	r1, r6
 800a890:	4638      	mov	r0, r7
 800a892:	f7ff fd5f 	bl	800a354 <_free_r>
 800a896:	e7e9      	b.n	800a86c <_realloc_r+0x1c>
 800a898:	4635      	mov	r5, r6
 800a89a:	e7e7      	b.n	800a86c <_realloc_r+0x1c>

0800a89c <__sfputc_r>:
 800a89c:	6893      	ldr	r3, [r2, #8]
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	b410      	push	{r4}
 800a8a4:	6093      	str	r3, [r2, #8]
 800a8a6:	da08      	bge.n	800a8ba <__sfputc_r+0x1e>
 800a8a8:	6994      	ldr	r4, [r2, #24]
 800a8aa:	42a3      	cmp	r3, r4
 800a8ac:	db01      	blt.n	800a8b2 <__sfputc_r+0x16>
 800a8ae:	290a      	cmp	r1, #10
 800a8b0:	d103      	bne.n	800a8ba <__sfputc_r+0x1e>
 800a8b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8b6:	f000 b94b 	b.w	800ab50 <__swbuf_r>
 800a8ba:	6813      	ldr	r3, [r2, #0]
 800a8bc:	1c58      	adds	r0, r3, #1
 800a8be:	6010      	str	r0, [r2, #0]
 800a8c0:	7019      	strb	r1, [r3, #0]
 800a8c2:	4608      	mov	r0, r1
 800a8c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <__sfputs_r>:
 800a8ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8cc:	4606      	mov	r6, r0
 800a8ce:	460f      	mov	r7, r1
 800a8d0:	4614      	mov	r4, r2
 800a8d2:	18d5      	adds	r5, r2, r3
 800a8d4:	42ac      	cmp	r4, r5
 800a8d6:	d101      	bne.n	800a8dc <__sfputs_r+0x12>
 800a8d8:	2000      	movs	r0, #0
 800a8da:	e007      	b.n	800a8ec <__sfputs_r+0x22>
 800a8dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8e0:	463a      	mov	r2, r7
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	f7ff ffda 	bl	800a89c <__sfputc_r>
 800a8e8:	1c43      	adds	r3, r0, #1
 800a8ea:	d1f3      	bne.n	800a8d4 <__sfputs_r+0xa>
 800a8ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a8f0 <_vfiprintf_r>:
 800a8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f4:	460d      	mov	r5, r1
 800a8f6:	b09d      	sub	sp, #116	; 0x74
 800a8f8:	4614      	mov	r4, r2
 800a8fa:	4698      	mov	r8, r3
 800a8fc:	4606      	mov	r6, r0
 800a8fe:	b118      	cbz	r0, 800a908 <_vfiprintf_r+0x18>
 800a900:	6983      	ldr	r3, [r0, #24]
 800a902:	b90b      	cbnz	r3, 800a908 <_vfiprintf_r+0x18>
 800a904:	f000 fb14 	bl	800af30 <__sinit>
 800a908:	4b89      	ldr	r3, [pc, #548]	; (800ab30 <_vfiprintf_r+0x240>)
 800a90a:	429d      	cmp	r5, r3
 800a90c:	d11b      	bne.n	800a946 <_vfiprintf_r+0x56>
 800a90e:	6875      	ldr	r5, [r6, #4]
 800a910:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a912:	07d9      	lsls	r1, r3, #31
 800a914:	d405      	bmi.n	800a922 <_vfiprintf_r+0x32>
 800a916:	89ab      	ldrh	r3, [r5, #12]
 800a918:	059a      	lsls	r2, r3, #22
 800a91a:	d402      	bmi.n	800a922 <_vfiprintf_r+0x32>
 800a91c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a91e:	f000 fba5 	bl	800b06c <__retarget_lock_acquire_recursive>
 800a922:	89ab      	ldrh	r3, [r5, #12]
 800a924:	071b      	lsls	r3, r3, #28
 800a926:	d501      	bpl.n	800a92c <_vfiprintf_r+0x3c>
 800a928:	692b      	ldr	r3, [r5, #16]
 800a92a:	b9eb      	cbnz	r3, 800a968 <_vfiprintf_r+0x78>
 800a92c:	4629      	mov	r1, r5
 800a92e:	4630      	mov	r0, r6
 800a930:	f000 f96e 	bl	800ac10 <__swsetup_r>
 800a934:	b1c0      	cbz	r0, 800a968 <_vfiprintf_r+0x78>
 800a936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a938:	07dc      	lsls	r4, r3, #31
 800a93a:	d50e      	bpl.n	800a95a <_vfiprintf_r+0x6a>
 800a93c:	f04f 30ff 	mov.w	r0, #4294967295
 800a940:	b01d      	add	sp, #116	; 0x74
 800a942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a946:	4b7b      	ldr	r3, [pc, #492]	; (800ab34 <_vfiprintf_r+0x244>)
 800a948:	429d      	cmp	r5, r3
 800a94a:	d101      	bne.n	800a950 <_vfiprintf_r+0x60>
 800a94c:	68b5      	ldr	r5, [r6, #8]
 800a94e:	e7df      	b.n	800a910 <_vfiprintf_r+0x20>
 800a950:	4b79      	ldr	r3, [pc, #484]	; (800ab38 <_vfiprintf_r+0x248>)
 800a952:	429d      	cmp	r5, r3
 800a954:	bf08      	it	eq
 800a956:	68f5      	ldreq	r5, [r6, #12]
 800a958:	e7da      	b.n	800a910 <_vfiprintf_r+0x20>
 800a95a:	89ab      	ldrh	r3, [r5, #12]
 800a95c:	0598      	lsls	r0, r3, #22
 800a95e:	d4ed      	bmi.n	800a93c <_vfiprintf_r+0x4c>
 800a960:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a962:	f000 fb84 	bl	800b06e <__retarget_lock_release_recursive>
 800a966:	e7e9      	b.n	800a93c <_vfiprintf_r+0x4c>
 800a968:	2300      	movs	r3, #0
 800a96a:	9309      	str	r3, [sp, #36]	; 0x24
 800a96c:	2320      	movs	r3, #32
 800a96e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a972:	f8cd 800c 	str.w	r8, [sp, #12]
 800a976:	2330      	movs	r3, #48	; 0x30
 800a978:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab3c <_vfiprintf_r+0x24c>
 800a97c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a980:	f04f 0901 	mov.w	r9, #1
 800a984:	4623      	mov	r3, r4
 800a986:	469a      	mov	sl, r3
 800a988:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a98c:	b10a      	cbz	r2, 800a992 <_vfiprintf_r+0xa2>
 800a98e:	2a25      	cmp	r2, #37	; 0x25
 800a990:	d1f9      	bne.n	800a986 <_vfiprintf_r+0x96>
 800a992:	ebba 0b04 	subs.w	fp, sl, r4
 800a996:	d00b      	beq.n	800a9b0 <_vfiprintf_r+0xc0>
 800a998:	465b      	mov	r3, fp
 800a99a:	4622      	mov	r2, r4
 800a99c:	4629      	mov	r1, r5
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f7ff ff93 	bl	800a8ca <__sfputs_r>
 800a9a4:	3001      	adds	r0, #1
 800a9a6:	f000 80aa 	beq.w	800aafe <_vfiprintf_r+0x20e>
 800a9aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9ac:	445a      	add	r2, fp
 800a9ae:	9209      	str	r2, [sp, #36]	; 0x24
 800a9b0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f000 80a2 	beq.w	800aafe <_vfiprintf_r+0x20e>
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9c4:	f10a 0a01 	add.w	sl, sl, #1
 800a9c8:	9304      	str	r3, [sp, #16]
 800a9ca:	9307      	str	r3, [sp, #28]
 800a9cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9d0:	931a      	str	r3, [sp, #104]	; 0x68
 800a9d2:	4654      	mov	r4, sl
 800a9d4:	2205      	movs	r2, #5
 800a9d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9da:	4858      	ldr	r0, [pc, #352]	; (800ab3c <_vfiprintf_r+0x24c>)
 800a9dc:	f7f5 fc18 	bl	8000210 <memchr>
 800a9e0:	9a04      	ldr	r2, [sp, #16]
 800a9e2:	b9d8      	cbnz	r0, 800aa1c <_vfiprintf_r+0x12c>
 800a9e4:	06d1      	lsls	r1, r2, #27
 800a9e6:	bf44      	itt	mi
 800a9e8:	2320      	movmi	r3, #32
 800a9ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9ee:	0713      	lsls	r3, r2, #28
 800a9f0:	bf44      	itt	mi
 800a9f2:	232b      	movmi	r3, #43	; 0x2b
 800a9f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9f8:	f89a 3000 	ldrb.w	r3, [sl]
 800a9fc:	2b2a      	cmp	r3, #42	; 0x2a
 800a9fe:	d015      	beq.n	800aa2c <_vfiprintf_r+0x13c>
 800aa00:	9a07      	ldr	r2, [sp, #28]
 800aa02:	4654      	mov	r4, sl
 800aa04:	2000      	movs	r0, #0
 800aa06:	f04f 0c0a 	mov.w	ip, #10
 800aa0a:	4621      	mov	r1, r4
 800aa0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa10:	3b30      	subs	r3, #48	; 0x30
 800aa12:	2b09      	cmp	r3, #9
 800aa14:	d94e      	bls.n	800aab4 <_vfiprintf_r+0x1c4>
 800aa16:	b1b0      	cbz	r0, 800aa46 <_vfiprintf_r+0x156>
 800aa18:	9207      	str	r2, [sp, #28]
 800aa1a:	e014      	b.n	800aa46 <_vfiprintf_r+0x156>
 800aa1c:	eba0 0308 	sub.w	r3, r0, r8
 800aa20:	fa09 f303 	lsl.w	r3, r9, r3
 800aa24:	4313      	orrs	r3, r2
 800aa26:	9304      	str	r3, [sp, #16]
 800aa28:	46a2      	mov	sl, r4
 800aa2a:	e7d2      	b.n	800a9d2 <_vfiprintf_r+0xe2>
 800aa2c:	9b03      	ldr	r3, [sp, #12]
 800aa2e:	1d19      	adds	r1, r3, #4
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	9103      	str	r1, [sp, #12]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	bfbb      	ittet	lt
 800aa38:	425b      	neglt	r3, r3
 800aa3a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa3e:	9307      	strge	r3, [sp, #28]
 800aa40:	9307      	strlt	r3, [sp, #28]
 800aa42:	bfb8      	it	lt
 800aa44:	9204      	strlt	r2, [sp, #16]
 800aa46:	7823      	ldrb	r3, [r4, #0]
 800aa48:	2b2e      	cmp	r3, #46	; 0x2e
 800aa4a:	d10c      	bne.n	800aa66 <_vfiprintf_r+0x176>
 800aa4c:	7863      	ldrb	r3, [r4, #1]
 800aa4e:	2b2a      	cmp	r3, #42	; 0x2a
 800aa50:	d135      	bne.n	800aabe <_vfiprintf_r+0x1ce>
 800aa52:	9b03      	ldr	r3, [sp, #12]
 800aa54:	1d1a      	adds	r2, r3, #4
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	9203      	str	r2, [sp, #12]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	bfb8      	it	lt
 800aa5e:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa62:	3402      	adds	r4, #2
 800aa64:	9305      	str	r3, [sp, #20]
 800aa66:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab4c <_vfiprintf_r+0x25c>
 800aa6a:	7821      	ldrb	r1, [r4, #0]
 800aa6c:	2203      	movs	r2, #3
 800aa6e:	4650      	mov	r0, sl
 800aa70:	f7f5 fbce 	bl	8000210 <memchr>
 800aa74:	b140      	cbz	r0, 800aa88 <_vfiprintf_r+0x198>
 800aa76:	2340      	movs	r3, #64	; 0x40
 800aa78:	eba0 000a 	sub.w	r0, r0, sl
 800aa7c:	fa03 f000 	lsl.w	r0, r3, r0
 800aa80:	9b04      	ldr	r3, [sp, #16]
 800aa82:	4303      	orrs	r3, r0
 800aa84:	3401      	adds	r4, #1
 800aa86:	9304      	str	r3, [sp, #16]
 800aa88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa8c:	482c      	ldr	r0, [pc, #176]	; (800ab40 <_vfiprintf_r+0x250>)
 800aa8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa92:	2206      	movs	r2, #6
 800aa94:	f7f5 fbbc 	bl	8000210 <memchr>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	d03f      	beq.n	800ab1c <_vfiprintf_r+0x22c>
 800aa9c:	4b29      	ldr	r3, [pc, #164]	; (800ab44 <_vfiprintf_r+0x254>)
 800aa9e:	bb1b      	cbnz	r3, 800aae8 <_vfiprintf_r+0x1f8>
 800aaa0:	9b03      	ldr	r3, [sp, #12]
 800aaa2:	3307      	adds	r3, #7
 800aaa4:	f023 0307 	bic.w	r3, r3, #7
 800aaa8:	3308      	adds	r3, #8
 800aaaa:	9303      	str	r3, [sp, #12]
 800aaac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaae:	443b      	add	r3, r7
 800aab0:	9309      	str	r3, [sp, #36]	; 0x24
 800aab2:	e767      	b.n	800a984 <_vfiprintf_r+0x94>
 800aab4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aab8:	460c      	mov	r4, r1
 800aaba:	2001      	movs	r0, #1
 800aabc:	e7a5      	b.n	800aa0a <_vfiprintf_r+0x11a>
 800aabe:	2300      	movs	r3, #0
 800aac0:	3401      	adds	r4, #1
 800aac2:	9305      	str	r3, [sp, #20]
 800aac4:	4619      	mov	r1, r3
 800aac6:	f04f 0c0a 	mov.w	ip, #10
 800aaca:	4620      	mov	r0, r4
 800aacc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aad0:	3a30      	subs	r2, #48	; 0x30
 800aad2:	2a09      	cmp	r2, #9
 800aad4:	d903      	bls.n	800aade <_vfiprintf_r+0x1ee>
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d0c5      	beq.n	800aa66 <_vfiprintf_r+0x176>
 800aada:	9105      	str	r1, [sp, #20]
 800aadc:	e7c3      	b.n	800aa66 <_vfiprintf_r+0x176>
 800aade:	fb0c 2101 	mla	r1, ip, r1, r2
 800aae2:	4604      	mov	r4, r0
 800aae4:	2301      	movs	r3, #1
 800aae6:	e7f0      	b.n	800aaca <_vfiprintf_r+0x1da>
 800aae8:	ab03      	add	r3, sp, #12
 800aaea:	9300      	str	r3, [sp, #0]
 800aaec:	462a      	mov	r2, r5
 800aaee:	4b16      	ldr	r3, [pc, #88]	; (800ab48 <_vfiprintf_r+0x258>)
 800aaf0:	a904      	add	r1, sp, #16
 800aaf2:	4630      	mov	r0, r6
 800aaf4:	f7fd fdea 	bl	80086cc <_printf_float>
 800aaf8:	4607      	mov	r7, r0
 800aafa:	1c78      	adds	r0, r7, #1
 800aafc:	d1d6      	bne.n	800aaac <_vfiprintf_r+0x1bc>
 800aafe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab00:	07d9      	lsls	r1, r3, #31
 800ab02:	d405      	bmi.n	800ab10 <_vfiprintf_r+0x220>
 800ab04:	89ab      	ldrh	r3, [r5, #12]
 800ab06:	059a      	lsls	r2, r3, #22
 800ab08:	d402      	bmi.n	800ab10 <_vfiprintf_r+0x220>
 800ab0a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab0c:	f000 faaf 	bl	800b06e <__retarget_lock_release_recursive>
 800ab10:	89ab      	ldrh	r3, [r5, #12]
 800ab12:	065b      	lsls	r3, r3, #25
 800ab14:	f53f af12 	bmi.w	800a93c <_vfiprintf_r+0x4c>
 800ab18:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab1a:	e711      	b.n	800a940 <_vfiprintf_r+0x50>
 800ab1c:	ab03      	add	r3, sp, #12
 800ab1e:	9300      	str	r3, [sp, #0]
 800ab20:	462a      	mov	r2, r5
 800ab22:	4b09      	ldr	r3, [pc, #36]	; (800ab48 <_vfiprintf_r+0x258>)
 800ab24:	a904      	add	r1, sp, #16
 800ab26:	4630      	mov	r0, r6
 800ab28:	f7fe f874 	bl	8008c14 <_printf_i>
 800ab2c:	e7e4      	b.n	800aaf8 <_vfiprintf_r+0x208>
 800ab2e:	bf00      	nop
 800ab30:	0800b7c4 	.word	0x0800b7c4
 800ab34:	0800b7e4 	.word	0x0800b7e4
 800ab38:	0800b7a4 	.word	0x0800b7a4
 800ab3c:	0800b64c 	.word	0x0800b64c
 800ab40:	0800b656 	.word	0x0800b656
 800ab44:	080086cd 	.word	0x080086cd
 800ab48:	0800a8cb 	.word	0x0800a8cb
 800ab4c:	0800b652 	.word	0x0800b652

0800ab50 <__swbuf_r>:
 800ab50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab52:	460e      	mov	r6, r1
 800ab54:	4614      	mov	r4, r2
 800ab56:	4605      	mov	r5, r0
 800ab58:	b118      	cbz	r0, 800ab62 <__swbuf_r+0x12>
 800ab5a:	6983      	ldr	r3, [r0, #24]
 800ab5c:	b90b      	cbnz	r3, 800ab62 <__swbuf_r+0x12>
 800ab5e:	f000 f9e7 	bl	800af30 <__sinit>
 800ab62:	4b21      	ldr	r3, [pc, #132]	; (800abe8 <__swbuf_r+0x98>)
 800ab64:	429c      	cmp	r4, r3
 800ab66:	d12b      	bne.n	800abc0 <__swbuf_r+0x70>
 800ab68:	686c      	ldr	r4, [r5, #4]
 800ab6a:	69a3      	ldr	r3, [r4, #24]
 800ab6c:	60a3      	str	r3, [r4, #8]
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	071a      	lsls	r2, r3, #28
 800ab72:	d52f      	bpl.n	800abd4 <__swbuf_r+0x84>
 800ab74:	6923      	ldr	r3, [r4, #16]
 800ab76:	b36b      	cbz	r3, 800abd4 <__swbuf_r+0x84>
 800ab78:	6923      	ldr	r3, [r4, #16]
 800ab7a:	6820      	ldr	r0, [r4, #0]
 800ab7c:	1ac0      	subs	r0, r0, r3
 800ab7e:	6963      	ldr	r3, [r4, #20]
 800ab80:	b2f6      	uxtb	r6, r6
 800ab82:	4283      	cmp	r3, r0
 800ab84:	4637      	mov	r7, r6
 800ab86:	dc04      	bgt.n	800ab92 <__swbuf_r+0x42>
 800ab88:	4621      	mov	r1, r4
 800ab8a:	4628      	mov	r0, r5
 800ab8c:	f000 f93c 	bl	800ae08 <_fflush_r>
 800ab90:	bb30      	cbnz	r0, 800abe0 <__swbuf_r+0x90>
 800ab92:	68a3      	ldr	r3, [r4, #8]
 800ab94:	3b01      	subs	r3, #1
 800ab96:	60a3      	str	r3, [r4, #8]
 800ab98:	6823      	ldr	r3, [r4, #0]
 800ab9a:	1c5a      	adds	r2, r3, #1
 800ab9c:	6022      	str	r2, [r4, #0]
 800ab9e:	701e      	strb	r6, [r3, #0]
 800aba0:	6963      	ldr	r3, [r4, #20]
 800aba2:	3001      	adds	r0, #1
 800aba4:	4283      	cmp	r3, r0
 800aba6:	d004      	beq.n	800abb2 <__swbuf_r+0x62>
 800aba8:	89a3      	ldrh	r3, [r4, #12]
 800abaa:	07db      	lsls	r3, r3, #31
 800abac:	d506      	bpl.n	800abbc <__swbuf_r+0x6c>
 800abae:	2e0a      	cmp	r6, #10
 800abb0:	d104      	bne.n	800abbc <__swbuf_r+0x6c>
 800abb2:	4621      	mov	r1, r4
 800abb4:	4628      	mov	r0, r5
 800abb6:	f000 f927 	bl	800ae08 <_fflush_r>
 800abba:	b988      	cbnz	r0, 800abe0 <__swbuf_r+0x90>
 800abbc:	4638      	mov	r0, r7
 800abbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc0:	4b0a      	ldr	r3, [pc, #40]	; (800abec <__swbuf_r+0x9c>)
 800abc2:	429c      	cmp	r4, r3
 800abc4:	d101      	bne.n	800abca <__swbuf_r+0x7a>
 800abc6:	68ac      	ldr	r4, [r5, #8]
 800abc8:	e7cf      	b.n	800ab6a <__swbuf_r+0x1a>
 800abca:	4b09      	ldr	r3, [pc, #36]	; (800abf0 <__swbuf_r+0xa0>)
 800abcc:	429c      	cmp	r4, r3
 800abce:	bf08      	it	eq
 800abd0:	68ec      	ldreq	r4, [r5, #12]
 800abd2:	e7ca      	b.n	800ab6a <__swbuf_r+0x1a>
 800abd4:	4621      	mov	r1, r4
 800abd6:	4628      	mov	r0, r5
 800abd8:	f000 f81a 	bl	800ac10 <__swsetup_r>
 800abdc:	2800      	cmp	r0, #0
 800abde:	d0cb      	beq.n	800ab78 <__swbuf_r+0x28>
 800abe0:	f04f 37ff 	mov.w	r7, #4294967295
 800abe4:	e7ea      	b.n	800abbc <__swbuf_r+0x6c>
 800abe6:	bf00      	nop
 800abe8:	0800b7c4 	.word	0x0800b7c4
 800abec:	0800b7e4 	.word	0x0800b7e4
 800abf0:	0800b7a4 	.word	0x0800b7a4

0800abf4 <__ascii_wctomb>:
 800abf4:	b149      	cbz	r1, 800ac0a <__ascii_wctomb+0x16>
 800abf6:	2aff      	cmp	r2, #255	; 0xff
 800abf8:	bf85      	ittet	hi
 800abfa:	238a      	movhi	r3, #138	; 0x8a
 800abfc:	6003      	strhi	r3, [r0, #0]
 800abfe:	700a      	strbls	r2, [r1, #0]
 800ac00:	f04f 30ff 	movhi.w	r0, #4294967295
 800ac04:	bf98      	it	ls
 800ac06:	2001      	movls	r0, #1
 800ac08:	4770      	bx	lr
 800ac0a:	4608      	mov	r0, r1
 800ac0c:	4770      	bx	lr
	...

0800ac10 <__swsetup_r>:
 800ac10:	4b32      	ldr	r3, [pc, #200]	; (800acdc <__swsetup_r+0xcc>)
 800ac12:	b570      	push	{r4, r5, r6, lr}
 800ac14:	681d      	ldr	r5, [r3, #0]
 800ac16:	4606      	mov	r6, r0
 800ac18:	460c      	mov	r4, r1
 800ac1a:	b125      	cbz	r5, 800ac26 <__swsetup_r+0x16>
 800ac1c:	69ab      	ldr	r3, [r5, #24]
 800ac1e:	b913      	cbnz	r3, 800ac26 <__swsetup_r+0x16>
 800ac20:	4628      	mov	r0, r5
 800ac22:	f000 f985 	bl	800af30 <__sinit>
 800ac26:	4b2e      	ldr	r3, [pc, #184]	; (800ace0 <__swsetup_r+0xd0>)
 800ac28:	429c      	cmp	r4, r3
 800ac2a:	d10f      	bne.n	800ac4c <__swsetup_r+0x3c>
 800ac2c:	686c      	ldr	r4, [r5, #4]
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac34:	0719      	lsls	r1, r3, #28
 800ac36:	d42c      	bmi.n	800ac92 <__swsetup_r+0x82>
 800ac38:	06dd      	lsls	r5, r3, #27
 800ac3a:	d411      	bmi.n	800ac60 <__swsetup_r+0x50>
 800ac3c:	2309      	movs	r3, #9
 800ac3e:	6033      	str	r3, [r6, #0]
 800ac40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac44:	81a3      	strh	r3, [r4, #12]
 800ac46:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4a:	e03e      	b.n	800acca <__swsetup_r+0xba>
 800ac4c:	4b25      	ldr	r3, [pc, #148]	; (800ace4 <__swsetup_r+0xd4>)
 800ac4e:	429c      	cmp	r4, r3
 800ac50:	d101      	bne.n	800ac56 <__swsetup_r+0x46>
 800ac52:	68ac      	ldr	r4, [r5, #8]
 800ac54:	e7eb      	b.n	800ac2e <__swsetup_r+0x1e>
 800ac56:	4b24      	ldr	r3, [pc, #144]	; (800ace8 <__swsetup_r+0xd8>)
 800ac58:	429c      	cmp	r4, r3
 800ac5a:	bf08      	it	eq
 800ac5c:	68ec      	ldreq	r4, [r5, #12]
 800ac5e:	e7e6      	b.n	800ac2e <__swsetup_r+0x1e>
 800ac60:	0758      	lsls	r0, r3, #29
 800ac62:	d512      	bpl.n	800ac8a <__swsetup_r+0x7a>
 800ac64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac66:	b141      	cbz	r1, 800ac7a <__swsetup_r+0x6a>
 800ac68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac6c:	4299      	cmp	r1, r3
 800ac6e:	d002      	beq.n	800ac76 <__swsetup_r+0x66>
 800ac70:	4630      	mov	r0, r6
 800ac72:	f7ff fb6f 	bl	800a354 <_free_r>
 800ac76:	2300      	movs	r3, #0
 800ac78:	6363      	str	r3, [r4, #52]	; 0x34
 800ac7a:	89a3      	ldrh	r3, [r4, #12]
 800ac7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac80:	81a3      	strh	r3, [r4, #12]
 800ac82:	2300      	movs	r3, #0
 800ac84:	6063      	str	r3, [r4, #4]
 800ac86:	6923      	ldr	r3, [r4, #16]
 800ac88:	6023      	str	r3, [r4, #0]
 800ac8a:	89a3      	ldrh	r3, [r4, #12]
 800ac8c:	f043 0308 	orr.w	r3, r3, #8
 800ac90:	81a3      	strh	r3, [r4, #12]
 800ac92:	6923      	ldr	r3, [r4, #16]
 800ac94:	b94b      	cbnz	r3, 800acaa <__swsetup_r+0x9a>
 800ac96:	89a3      	ldrh	r3, [r4, #12]
 800ac98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aca0:	d003      	beq.n	800acaa <__swsetup_r+0x9a>
 800aca2:	4621      	mov	r1, r4
 800aca4:	4630      	mov	r0, r6
 800aca6:	f000 fa07 	bl	800b0b8 <__smakebuf_r>
 800acaa:	89a0      	ldrh	r0, [r4, #12]
 800acac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acb0:	f010 0301 	ands.w	r3, r0, #1
 800acb4:	d00a      	beq.n	800accc <__swsetup_r+0xbc>
 800acb6:	2300      	movs	r3, #0
 800acb8:	60a3      	str	r3, [r4, #8]
 800acba:	6963      	ldr	r3, [r4, #20]
 800acbc:	425b      	negs	r3, r3
 800acbe:	61a3      	str	r3, [r4, #24]
 800acc0:	6923      	ldr	r3, [r4, #16]
 800acc2:	b943      	cbnz	r3, 800acd6 <__swsetup_r+0xc6>
 800acc4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800acc8:	d1ba      	bne.n	800ac40 <__swsetup_r+0x30>
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	0781      	lsls	r1, r0, #30
 800acce:	bf58      	it	pl
 800acd0:	6963      	ldrpl	r3, [r4, #20]
 800acd2:	60a3      	str	r3, [r4, #8]
 800acd4:	e7f4      	b.n	800acc0 <__swsetup_r+0xb0>
 800acd6:	2000      	movs	r0, #0
 800acd8:	e7f7      	b.n	800acca <__swsetup_r+0xba>
 800acda:	bf00      	nop
 800acdc:	20000034 	.word	0x20000034
 800ace0:	0800b7c4 	.word	0x0800b7c4
 800ace4:	0800b7e4 	.word	0x0800b7e4
 800ace8:	0800b7a4 	.word	0x0800b7a4

0800acec <abort>:
 800acec:	b508      	push	{r3, lr}
 800acee:	2006      	movs	r0, #6
 800acf0:	f000 fa52 	bl	800b198 <raise>
 800acf4:	2001      	movs	r0, #1
 800acf6:	f7f9 f921 	bl	8003f3c <_exit>
	...

0800acfc <__sflush_r>:
 800acfc:	898a      	ldrh	r2, [r1, #12]
 800acfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad02:	4605      	mov	r5, r0
 800ad04:	0710      	lsls	r0, r2, #28
 800ad06:	460c      	mov	r4, r1
 800ad08:	d458      	bmi.n	800adbc <__sflush_r+0xc0>
 800ad0a:	684b      	ldr	r3, [r1, #4]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	dc05      	bgt.n	800ad1c <__sflush_r+0x20>
 800ad10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	dc02      	bgt.n	800ad1c <__sflush_r+0x20>
 800ad16:	2000      	movs	r0, #0
 800ad18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad1e:	2e00      	cmp	r6, #0
 800ad20:	d0f9      	beq.n	800ad16 <__sflush_r+0x1a>
 800ad22:	2300      	movs	r3, #0
 800ad24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad28:	682f      	ldr	r7, [r5, #0]
 800ad2a:	602b      	str	r3, [r5, #0]
 800ad2c:	d032      	beq.n	800ad94 <__sflush_r+0x98>
 800ad2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad30:	89a3      	ldrh	r3, [r4, #12]
 800ad32:	075a      	lsls	r2, r3, #29
 800ad34:	d505      	bpl.n	800ad42 <__sflush_r+0x46>
 800ad36:	6863      	ldr	r3, [r4, #4]
 800ad38:	1ac0      	subs	r0, r0, r3
 800ad3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad3c:	b10b      	cbz	r3, 800ad42 <__sflush_r+0x46>
 800ad3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad40:	1ac0      	subs	r0, r0, r3
 800ad42:	2300      	movs	r3, #0
 800ad44:	4602      	mov	r2, r0
 800ad46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad48:	6a21      	ldr	r1, [r4, #32]
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	47b0      	blx	r6
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	d106      	bne.n	800ad62 <__sflush_r+0x66>
 800ad54:	6829      	ldr	r1, [r5, #0]
 800ad56:	291d      	cmp	r1, #29
 800ad58:	d82c      	bhi.n	800adb4 <__sflush_r+0xb8>
 800ad5a:	4a2a      	ldr	r2, [pc, #168]	; (800ae04 <__sflush_r+0x108>)
 800ad5c:	40ca      	lsrs	r2, r1
 800ad5e:	07d6      	lsls	r6, r2, #31
 800ad60:	d528      	bpl.n	800adb4 <__sflush_r+0xb8>
 800ad62:	2200      	movs	r2, #0
 800ad64:	6062      	str	r2, [r4, #4]
 800ad66:	04d9      	lsls	r1, r3, #19
 800ad68:	6922      	ldr	r2, [r4, #16]
 800ad6a:	6022      	str	r2, [r4, #0]
 800ad6c:	d504      	bpl.n	800ad78 <__sflush_r+0x7c>
 800ad6e:	1c42      	adds	r2, r0, #1
 800ad70:	d101      	bne.n	800ad76 <__sflush_r+0x7a>
 800ad72:	682b      	ldr	r3, [r5, #0]
 800ad74:	b903      	cbnz	r3, 800ad78 <__sflush_r+0x7c>
 800ad76:	6560      	str	r0, [r4, #84]	; 0x54
 800ad78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad7a:	602f      	str	r7, [r5, #0]
 800ad7c:	2900      	cmp	r1, #0
 800ad7e:	d0ca      	beq.n	800ad16 <__sflush_r+0x1a>
 800ad80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad84:	4299      	cmp	r1, r3
 800ad86:	d002      	beq.n	800ad8e <__sflush_r+0x92>
 800ad88:	4628      	mov	r0, r5
 800ad8a:	f7ff fae3 	bl	800a354 <_free_r>
 800ad8e:	2000      	movs	r0, #0
 800ad90:	6360      	str	r0, [r4, #52]	; 0x34
 800ad92:	e7c1      	b.n	800ad18 <__sflush_r+0x1c>
 800ad94:	6a21      	ldr	r1, [r4, #32]
 800ad96:	2301      	movs	r3, #1
 800ad98:	4628      	mov	r0, r5
 800ad9a:	47b0      	blx	r6
 800ad9c:	1c41      	adds	r1, r0, #1
 800ad9e:	d1c7      	bne.n	800ad30 <__sflush_r+0x34>
 800ada0:	682b      	ldr	r3, [r5, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d0c4      	beq.n	800ad30 <__sflush_r+0x34>
 800ada6:	2b1d      	cmp	r3, #29
 800ada8:	d001      	beq.n	800adae <__sflush_r+0xb2>
 800adaa:	2b16      	cmp	r3, #22
 800adac:	d101      	bne.n	800adb2 <__sflush_r+0xb6>
 800adae:	602f      	str	r7, [r5, #0]
 800adb0:	e7b1      	b.n	800ad16 <__sflush_r+0x1a>
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adb8:	81a3      	strh	r3, [r4, #12]
 800adba:	e7ad      	b.n	800ad18 <__sflush_r+0x1c>
 800adbc:	690f      	ldr	r7, [r1, #16]
 800adbe:	2f00      	cmp	r7, #0
 800adc0:	d0a9      	beq.n	800ad16 <__sflush_r+0x1a>
 800adc2:	0793      	lsls	r3, r2, #30
 800adc4:	680e      	ldr	r6, [r1, #0]
 800adc6:	bf08      	it	eq
 800adc8:	694b      	ldreq	r3, [r1, #20]
 800adca:	600f      	str	r7, [r1, #0]
 800adcc:	bf18      	it	ne
 800adce:	2300      	movne	r3, #0
 800add0:	eba6 0807 	sub.w	r8, r6, r7
 800add4:	608b      	str	r3, [r1, #8]
 800add6:	f1b8 0f00 	cmp.w	r8, #0
 800adda:	dd9c      	ble.n	800ad16 <__sflush_r+0x1a>
 800addc:	6a21      	ldr	r1, [r4, #32]
 800adde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ade0:	4643      	mov	r3, r8
 800ade2:	463a      	mov	r2, r7
 800ade4:	4628      	mov	r0, r5
 800ade6:	47b0      	blx	r6
 800ade8:	2800      	cmp	r0, #0
 800adea:	dc06      	bgt.n	800adfa <__sflush_r+0xfe>
 800adec:	89a3      	ldrh	r3, [r4, #12]
 800adee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adf2:	81a3      	strh	r3, [r4, #12]
 800adf4:	f04f 30ff 	mov.w	r0, #4294967295
 800adf8:	e78e      	b.n	800ad18 <__sflush_r+0x1c>
 800adfa:	4407      	add	r7, r0
 800adfc:	eba8 0800 	sub.w	r8, r8, r0
 800ae00:	e7e9      	b.n	800add6 <__sflush_r+0xda>
 800ae02:	bf00      	nop
 800ae04:	20400001 	.word	0x20400001

0800ae08 <_fflush_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	690b      	ldr	r3, [r1, #16]
 800ae0c:	4605      	mov	r5, r0
 800ae0e:	460c      	mov	r4, r1
 800ae10:	b913      	cbnz	r3, 800ae18 <_fflush_r+0x10>
 800ae12:	2500      	movs	r5, #0
 800ae14:	4628      	mov	r0, r5
 800ae16:	bd38      	pop	{r3, r4, r5, pc}
 800ae18:	b118      	cbz	r0, 800ae22 <_fflush_r+0x1a>
 800ae1a:	6983      	ldr	r3, [r0, #24]
 800ae1c:	b90b      	cbnz	r3, 800ae22 <_fflush_r+0x1a>
 800ae1e:	f000 f887 	bl	800af30 <__sinit>
 800ae22:	4b14      	ldr	r3, [pc, #80]	; (800ae74 <_fflush_r+0x6c>)
 800ae24:	429c      	cmp	r4, r3
 800ae26:	d11b      	bne.n	800ae60 <_fflush_r+0x58>
 800ae28:	686c      	ldr	r4, [r5, #4]
 800ae2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d0ef      	beq.n	800ae12 <_fflush_r+0xa>
 800ae32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae34:	07d0      	lsls	r0, r2, #31
 800ae36:	d404      	bmi.n	800ae42 <_fflush_r+0x3a>
 800ae38:	0599      	lsls	r1, r3, #22
 800ae3a:	d402      	bmi.n	800ae42 <_fflush_r+0x3a>
 800ae3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae3e:	f000 f915 	bl	800b06c <__retarget_lock_acquire_recursive>
 800ae42:	4628      	mov	r0, r5
 800ae44:	4621      	mov	r1, r4
 800ae46:	f7ff ff59 	bl	800acfc <__sflush_r>
 800ae4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae4c:	07da      	lsls	r2, r3, #31
 800ae4e:	4605      	mov	r5, r0
 800ae50:	d4e0      	bmi.n	800ae14 <_fflush_r+0xc>
 800ae52:	89a3      	ldrh	r3, [r4, #12]
 800ae54:	059b      	lsls	r3, r3, #22
 800ae56:	d4dd      	bmi.n	800ae14 <_fflush_r+0xc>
 800ae58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae5a:	f000 f908 	bl	800b06e <__retarget_lock_release_recursive>
 800ae5e:	e7d9      	b.n	800ae14 <_fflush_r+0xc>
 800ae60:	4b05      	ldr	r3, [pc, #20]	; (800ae78 <_fflush_r+0x70>)
 800ae62:	429c      	cmp	r4, r3
 800ae64:	d101      	bne.n	800ae6a <_fflush_r+0x62>
 800ae66:	68ac      	ldr	r4, [r5, #8]
 800ae68:	e7df      	b.n	800ae2a <_fflush_r+0x22>
 800ae6a:	4b04      	ldr	r3, [pc, #16]	; (800ae7c <_fflush_r+0x74>)
 800ae6c:	429c      	cmp	r4, r3
 800ae6e:	bf08      	it	eq
 800ae70:	68ec      	ldreq	r4, [r5, #12]
 800ae72:	e7da      	b.n	800ae2a <_fflush_r+0x22>
 800ae74:	0800b7c4 	.word	0x0800b7c4
 800ae78:	0800b7e4 	.word	0x0800b7e4
 800ae7c:	0800b7a4 	.word	0x0800b7a4

0800ae80 <std>:
 800ae80:	2300      	movs	r3, #0
 800ae82:	b510      	push	{r4, lr}
 800ae84:	4604      	mov	r4, r0
 800ae86:	e9c0 3300 	strd	r3, r3, [r0]
 800ae8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae8e:	6083      	str	r3, [r0, #8]
 800ae90:	8181      	strh	r1, [r0, #12]
 800ae92:	6643      	str	r3, [r0, #100]	; 0x64
 800ae94:	81c2      	strh	r2, [r0, #14]
 800ae96:	6183      	str	r3, [r0, #24]
 800ae98:	4619      	mov	r1, r3
 800ae9a:	2208      	movs	r2, #8
 800ae9c:	305c      	adds	r0, #92	; 0x5c
 800ae9e:	f7fd fb6d 	bl	800857c <memset>
 800aea2:	4b05      	ldr	r3, [pc, #20]	; (800aeb8 <std+0x38>)
 800aea4:	6263      	str	r3, [r4, #36]	; 0x24
 800aea6:	4b05      	ldr	r3, [pc, #20]	; (800aebc <std+0x3c>)
 800aea8:	62a3      	str	r3, [r4, #40]	; 0x28
 800aeaa:	4b05      	ldr	r3, [pc, #20]	; (800aec0 <std+0x40>)
 800aeac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aeae:	4b05      	ldr	r3, [pc, #20]	; (800aec4 <std+0x44>)
 800aeb0:	6224      	str	r4, [r4, #32]
 800aeb2:	6323      	str	r3, [r4, #48]	; 0x30
 800aeb4:	bd10      	pop	{r4, pc}
 800aeb6:	bf00      	nop
 800aeb8:	0800b1d1 	.word	0x0800b1d1
 800aebc:	0800b1f3 	.word	0x0800b1f3
 800aec0:	0800b22b 	.word	0x0800b22b
 800aec4:	0800b24f 	.word	0x0800b24f

0800aec8 <_cleanup_r>:
 800aec8:	4901      	ldr	r1, [pc, #4]	; (800aed0 <_cleanup_r+0x8>)
 800aeca:	f000 b8af 	b.w	800b02c <_fwalk_reent>
 800aece:	bf00      	nop
 800aed0:	0800ae09 	.word	0x0800ae09

0800aed4 <__sfmoreglue>:
 800aed4:	b570      	push	{r4, r5, r6, lr}
 800aed6:	1e4a      	subs	r2, r1, #1
 800aed8:	2568      	movs	r5, #104	; 0x68
 800aeda:	4355      	muls	r5, r2
 800aedc:	460e      	mov	r6, r1
 800aede:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aee2:	f7ff fa87 	bl	800a3f4 <_malloc_r>
 800aee6:	4604      	mov	r4, r0
 800aee8:	b140      	cbz	r0, 800aefc <__sfmoreglue+0x28>
 800aeea:	2100      	movs	r1, #0
 800aeec:	e9c0 1600 	strd	r1, r6, [r0]
 800aef0:	300c      	adds	r0, #12
 800aef2:	60a0      	str	r0, [r4, #8]
 800aef4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aef8:	f7fd fb40 	bl	800857c <memset>
 800aefc:	4620      	mov	r0, r4
 800aefe:	bd70      	pop	{r4, r5, r6, pc}

0800af00 <__sfp_lock_acquire>:
 800af00:	4801      	ldr	r0, [pc, #4]	; (800af08 <__sfp_lock_acquire+0x8>)
 800af02:	f000 b8b3 	b.w	800b06c <__retarget_lock_acquire_recursive>
 800af06:	bf00      	nop
 800af08:	20000858 	.word	0x20000858

0800af0c <__sfp_lock_release>:
 800af0c:	4801      	ldr	r0, [pc, #4]	; (800af14 <__sfp_lock_release+0x8>)
 800af0e:	f000 b8ae 	b.w	800b06e <__retarget_lock_release_recursive>
 800af12:	bf00      	nop
 800af14:	20000858 	.word	0x20000858

0800af18 <__sinit_lock_acquire>:
 800af18:	4801      	ldr	r0, [pc, #4]	; (800af20 <__sinit_lock_acquire+0x8>)
 800af1a:	f000 b8a7 	b.w	800b06c <__retarget_lock_acquire_recursive>
 800af1e:	bf00      	nop
 800af20:	20000853 	.word	0x20000853

0800af24 <__sinit_lock_release>:
 800af24:	4801      	ldr	r0, [pc, #4]	; (800af2c <__sinit_lock_release+0x8>)
 800af26:	f000 b8a2 	b.w	800b06e <__retarget_lock_release_recursive>
 800af2a:	bf00      	nop
 800af2c:	20000853 	.word	0x20000853

0800af30 <__sinit>:
 800af30:	b510      	push	{r4, lr}
 800af32:	4604      	mov	r4, r0
 800af34:	f7ff fff0 	bl	800af18 <__sinit_lock_acquire>
 800af38:	69a3      	ldr	r3, [r4, #24]
 800af3a:	b11b      	cbz	r3, 800af44 <__sinit+0x14>
 800af3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af40:	f7ff bff0 	b.w	800af24 <__sinit_lock_release>
 800af44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af48:	6523      	str	r3, [r4, #80]	; 0x50
 800af4a:	4b13      	ldr	r3, [pc, #76]	; (800af98 <__sinit+0x68>)
 800af4c:	4a13      	ldr	r2, [pc, #76]	; (800af9c <__sinit+0x6c>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	62a2      	str	r2, [r4, #40]	; 0x28
 800af52:	42a3      	cmp	r3, r4
 800af54:	bf04      	itt	eq
 800af56:	2301      	moveq	r3, #1
 800af58:	61a3      	streq	r3, [r4, #24]
 800af5a:	4620      	mov	r0, r4
 800af5c:	f000 f820 	bl	800afa0 <__sfp>
 800af60:	6060      	str	r0, [r4, #4]
 800af62:	4620      	mov	r0, r4
 800af64:	f000 f81c 	bl	800afa0 <__sfp>
 800af68:	60a0      	str	r0, [r4, #8]
 800af6a:	4620      	mov	r0, r4
 800af6c:	f000 f818 	bl	800afa0 <__sfp>
 800af70:	2200      	movs	r2, #0
 800af72:	60e0      	str	r0, [r4, #12]
 800af74:	2104      	movs	r1, #4
 800af76:	6860      	ldr	r0, [r4, #4]
 800af78:	f7ff ff82 	bl	800ae80 <std>
 800af7c:	68a0      	ldr	r0, [r4, #8]
 800af7e:	2201      	movs	r2, #1
 800af80:	2109      	movs	r1, #9
 800af82:	f7ff ff7d 	bl	800ae80 <std>
 800af86:	68e0      	ldr	r0, [r4, #12]
 800af88:	2202      	movs	r2, #2
 800af8a:	2112      	movs	r1, #18
 800af8c:	f7ff ff78 	bl	800ae80 <std>
 800af90:	2301      	movs	r3, #1
 800af92:	61a3      	str	r3, [r4, #24]
 800af94:	e7d2      	b.n	800af3c <__sinit+0xc>
 800af96:	bf00      	nop
 800af98:	0800b424 	.word	0x0800b424
 800af9c:	0800aec9 	.word	0x0800aec9

0800afa0 <__sfp>:
 800afa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afa2:	4607      	mov	r7, r0
 800afa4:	f7ff ffac 	bl	800af00 <__sfp_lock_acquire>
 800afa8:	4b1e      	ldr	r3, [pc, #120]	; (800b024 <__sfp+0x84>)
 800afaa:	681e      	ldr	r6, [r3, #0]
 800afac:	69b3      	ldr	r3, [r6, #24]
 800afae:	b913      	cbnz	r3, 800afb6 <__sfp+0x16>
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7ff ffbd 	bl	800af30 <__sinit>
 800afb6:	3648      	adds	r6, #72	; 0x48
 800afb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800afbc:	3b01      	subs	r3, #1
 800afbe:	d503      	bpl.n	800afc8 <__sfp+0x28>
 800afc0:	6833      	ldr	r3, [r6, #0]
 800afc2:	b30b      	cbz	r3, 800b008 <__sfp+0x68>
 800afc4:	6836      	ldr	r6, [r6, #0]
 800afc6:	e7f7      	b.n	800afb8 <__sfp+0x18>
 800afc8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800afcc:	b9d5      	cbnz	r5, 800b004 <__sfp+0x64>
 800afce:	4b16      	ldr	r3, [pc, #88]	; (800b028 <__sfp+0x88>)
 800afd0:	60e3      	str	r3, [r4, #12]
 800afd2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800afd6:	6665      	str	r5, [r4, #100]	; 0x64
 800afd8:	f000 f847 	bl	800b06a <__retarget_lock_init_recursive>
 800afdc:	f7ff ff96 	bl	800af0c <__sfp_lock_release>
 800afe0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800afe4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800afe8:	6025      	str	r5, [r4, #0]
 800afea:	61a5      	str	r5, [r4, #24]
 800afec:	2208      	movs	r2, #8
 800afee:	4629      	mov	r1, r5
 800aff0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aff4:	f7fd fac2 	bl	800857c <memset>
 800aff8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800affc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b000:	4620      	mov	r0, r4
 800b002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b004:	3468      	adds	r4, #104	; 0x68
 800b006:	e7d9      	b.n	800afbc <__sfp+0x1c>
 800b008:	2104      	movs	r1, #4
 800b00a:	4638      	mov	r0, r7
 800b00c:	f7ff ff62 	bl	800aed4 <__sfmoreglue>
 800b010:	4604      	mov	r4, r0
 800b012:	6030      	str	r0, [r6, #0]
 800b014:	2800      	cmp	r0, #0
 800b016:	d1d5      	bne.n	800afc4 <__sfp+0x24>
 800b018:	f7ff ff78 	bl	800af0c <__sfp_lock_release>
 800b01c:	230c      	movs	r3, #12
 800b01e:	603b      	str	r3, [r7, #0]
 800b020:	e7ee      	b.n	800b000 <__sfp+0x60>
 800b022:	bf00      	nop
 800b024:	0800b424 	.word	0x0800b424
 800b028:	ffff0001 	.word	0xffff0001

0800b02c <_fwalk_reent>:
 800b02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b030:	4606      	mov	r6, r0
 800b032:	4688      	mov	r8, r1
 800b034:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b038:	2700      	movs	r7, #0
 800b03a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b03e:	f1b9 0901 	subs.w	r9, r9, #1
 800b042:	d505      	bpl.n	800b050 <_fwalk_reent+0x24>
 800b044:	6824      	ldr	r4, [r4, #0]
 800b046:	2c00      	cmp	r4, #0
 800b048:	d1f7      	bne.n	800b03a <_fwalk_reent+0xe>
 800b04a:	4638      	mov	r0, r7
 800b04c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b050:	89ab      	ldrh	r3, [r5, #12]
 800b052:	2b01      	cmp	r3, #1
 800b054:	d907      	bls.n	800b066 <_fwalk_reent+0x3a>
 800b056:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b05a:	3301      	adds	r3, #1
 800b05c:	d003      	beq.n	800b066 <_fwalk_reent+0x3a>
 800b05e:	4629      	mov	r1, r5
 800b060:	4630      	mov	r0, r6
 800b062:	47c0      	blx	r8
 800b064:	4307      	orrs	r7, r0
 800b066:	3568      	adds	r5, #104	; 0x68
 800b068:	e7e9      	b.n	800b03e <_fwalk_reent+0x12>

0800b06a <__retarget_lock_init_recursive>:
 800b06a:	4770      	bx	lr

0800b06c <__retarget_lock_acquire_recursive>:
 800b06c:	4770      	bx	lr

0800b06e <__retarget_lock_release_recursive>:
 800b06e:	4770      	bx	lr

0800b070 <__swhatbuf_r>:
 800b070:	b570      	push	{r4, r5, r6, lr}
 800b072:	460e      	mov	r6, r1
 800b074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b078:	2900      	cmp	r1, #0
 800b07a:	b096      	sub	sp, #88	; 0x58
 800b07c:	4614      	mov	r4, r2
 800b07e:	461d      	mov	r5, r3
 800b080:	da07      	bge.n	800b092 <__swhatbuf_r+0x22>
 800b082:	2300      	movs	r3, #0
 800b084:	602b      	str	r3, [r5, #0]
 800b086:	89b3      	ldrh	r3, [r6, #12]
 800b088:	061a      	lsls	r2, r3, #24
 800b08a:	d410      	bmi.n	800b0ae <__swhatbuf_r+0x3e>
 800b08c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b090:	e00e      	b.n	800b0b0 <__swhatbuf_r+0x40>
 800b092:	466a      	mov	r2, sp
 800b094:	f000 f902 	bl	800b29c <_fstat_r>
 800b098:	2800      	cmp	r0, #0
 800b09a:	dbf2      	blt.n	800b082 <__swhatbuf_r+0x12>
 800b09c:	9a01      	ldr	r2, [sp, #4]
 800b09e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b0a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b0a6:	425a      	negs	r2, r3
 800b0a8:	415a      	adcs	r2, r3
 800b0aa:	602a      	str	r2, [r5, #0]
 800b0ac:	e7ee      	b.n	800b08c <__swhatbuf_r+0x1c>
 800b0ae:	2340      	movs	r3, #64	; 0x40
 800b0b0:	2000      	movs	r0, #0
 800b0b2:	6023      	str	r3, [r4, #0]
 800b0b4:	b016      	add	sp, #88	; 0x58
 800b0b6:	bd70      	pop	{r4, r5, r6, pc}

0800b0b8 <__smakebuf_r>:
 800b0b8:	898b      	ldrh	r3, [r1, #12]
 800b0ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0bc:	079d      	lsls	r5, r3, #30
 800b0be:	4606      	mov	r6, r0
 800b0c0:	460c      	mov	r4, r1
 800b0c2:	d507      	bpl.n	800b0d4 <__smakebuf_r+0x1c>
 800b0c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	6123      	str	r3, [r4, #16]
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	6163      	str	r3, [r4, #20]
 800b0d0:	b002      	add	sp, #8
 800b0d2:	bd70      	pop	{r4, r5, r6, pc}
 800b0d4:	ab01      	add	r3, sp, #4
 800b0d6:	466a      	mov	r2, sp
 800b0d8:	f7ff ffca 	bl	800b070 <__swhatbuf_r>
 800b0dc:	9900      	ldr	r1, [sp, #0]
 800b0de:	4605      	mov	r5, r0
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	f7ff f987 	bl	800a3f4 <_malloc_r>
 800b0e6:	b948      	cbnz	r0, 800b0fc <__smakebuf_r+0x44>
 800b0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ec:	059a      	lsls	r2, r3, #22
 800b0ee:	d4ef      	bmi.n	800b0d0 <__smakebuf_r+0x18>
 800b0f0:	f023 0303 	bic.w	r3, r3, #3
 800b0f4:	f043 0302 	orr.w	r3, r3, #2
 800b0f8:	81a3      	strh	r3, [r4, #12]
 800b0fa:	e7e3      	b.n	800b0c4 <__smakebuf_r+0xc>
 800b0fc:	4b0d      	ldr	r3, [pc, #52]	; (800b134 <__smakebuf_r+0x7c>)
 800b0fe:	62b3      	str	r3, [r6, #40]	; 0x28
 800b100:	89a3      	ldrh	r3, [r4, #12]
 800b102:	6020      	str	r0, [r4, #0]
 800b104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b108:	81a3      	strh	r3, [r4, #12]
 800b10a:	9b00      	ldr	r3, [sp, #0]
 800b10c:	6163      	str	r3, [r4, #20]
 800b10e:	9b01      	ldr	r3, [sp, #4]
 800b110:	6120      	str	r0, [r4, #16]
 800b112:	b15b      	cbz	r3, 800b12c <__smakebuf_r+0x74>
 800b114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b118:	4630      	mov	r0, r6
 800b11a:	f000 f8d1 	bl	800b2c0 <_isatty_r>
 800b11e:	b128      	cbz	r0, 800b12c <__smakebuf_r+0x74>
 800b120:	89a3      	ldrh	r3, [r4, #12]
 800b122:	f023 0303 	bic.w	r3, r3, #3
 800b126:	f043 0301 	orr.w	r3, r3, #1
 800b12a:	81a3      	strh	r3, [r4, #12]
 800b12c:	89a0      	ldrh	r0, [r4, #12]
 800b12e:	4305      	orrs	r5, r0
 800b130:	81a5      	strh	r5, [r4, #12]
 800b132:	e7cd      	b.n	800b0d0 <__smakebuf_r+0x18>
 800b134:	0800aec9 	.word	0x0800aec9

0800b138 <_malloc_usable_size_r>:
 800b138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b13c:	1f18      	subs	r0, r3, #4
 800b13e:	2b00      	cmp	r3, #0
 800b140:	bfbc      	itt	lt
 800b142:	580b      	ldrlt	r3, [r1, r0]
 800b144:	18c0      	addlt	r0, r0, r3
 800b146:	4770      	bx	lr

0800b148 <_raise_r>:
 800b148:	291f      	cmp	r1, #31
 800b14a:	b538      	push	{r3, r4, r5, lr}
 800b14c:	4604      	mov	r4, r0
 800b14e:	460d      	mov	r5, r1
 800b150:	d904      	bls.n	800b15c <_raise_r+0x14>
 800b152:	2316      	movs	r3, #22
 800b154:	6003      	str	r3, [r0, #0]
 800b156:	f04f 30ff 	mov.w	r0, #4294967295
 800b15a:	bd38      	pop	{r3, r4, r5, pc}
 800b15c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b15e:	b112      	cbz	r2, 800b166 <_raise_r+0x1e>
 800b160:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b164:	b94b      	cbnz	r3, 800b17a <_raise_r+0x32>
 800b166:	4620      	mov	r0, r4
 800b168:	f000 f830 	bl	800b1cc <_getpid_r>
 800b16c:	462a      	mov	r2, r5
 800b16e:	4601      	mov	r1, r0
 800b170:	4620      	mov	r0, r4
 800b172:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b176:	f000 b817 	b.w	800b1a8 <_kill_r>
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d00a      	beq.n	800b194 <_raise_r+0x4c>
 800b17e:	1c59      	adds	r1, r3, #1
 800b180:	d103      	bne.n	800b18a <_raise_r+0x42>
 800b182:	2316      	movs	r3, #22
 800b184:	6003      	str	r3, [r0, #0]
 800b186:	2001      	movs	r0, #1
 800b188:	e7e7      	b.n	800b15a <_raise_r+0x12>
 800b18a:	2400      	movs	r4, #0
 800b18c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b190:	4628      	mov	r0, r5
 800b192:	4798      	blx	r3
 800b194:	2000      	movs	r0, #0
 800b196:	e7e0      	b.n	800b15a <_raise_r+0x12>

0800b198 <raise>:
 800b198:	4b02      	ldr	r3, [pc, #8]	; (800b1a4 <raise+0xc>)
 800b19a:	4601      	mov	r1, r0
 800b19c:	6818      	ldr	r0, [r3, #0]
 800b19e:	f7ff bfd3 	b.w	800b148 <_raise_r>
 800b1a2:	bf00      	nop
 800b1a4:	20000034 	.word	0x20000034

0800b1a8 <_kill_r>:
 800b1a8:	b538      	push	{r3, r4, r5, lr}
 800b1aa:	4d07      	ldr	r5, [pc, #28]	; (800b1c8 <_kill_r+0x20>)
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	4604      	mov	r4, r0
 800b1b0:	4608      	mov	r0, r1
 800b1b2:	4611      	mov	r1, r2
 800b1b4:	602b      	str	r3, [r5, #0]
 800b1b6:	f7f8 feb1 	bl	8003f1c <_kill>
 800b1ba:	1c43      	adds	r3, r0, #1
 800b1bc:	d102      	bne.n	800b1c4 <_kill_r+0x1c>
 800b1be:	682b      	ldr	r3, [r5, #0]
 800b1c0:	b103      	cbz	r3, 800b1c4 <_kill_r+0x1c>
 800b1c2:	6023      	str	r3, [r4, #0]
 800b1c4:	bd38      	pop	{r3, r4, r5, pc}
 800b1c6:	bf00      	nop
 800b1c8:	2000084c 	.word	0x2000084c

0800b1cc <_getpid_r>:
 800b1cc:	f7f8 be9e 	b.w	8003f0c <_getpid>

0800b1d0 <__sread>:
 800b1d0:	b510      	push	{r4, lr}
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1d8:	f000 f894 	bl	800b304 <_read_r>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	bfab      	itete	ge
 800b1e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b1e2:	89a3      	ldrhlt	r3, [r4, #12]
 800b1e4:	181b      	addge	r3, r3, r0
 800b1e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b1ea:	bfac      	ite	ge
 800b1ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800b1ee:	81a3      	strhlt	r3, [r4, #12]
 800b1f0:	bd10      	pop	{r4, pc}

0800b1f2 <__swrite>:
 800b1f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1f6:	461f      	mov	r7, r3
 800b1f8:	898b      	ldrh	r3, [r1, #12]
 800b1fa:	05db      	lsls	r3, r3, #23
 800b1fc:	4605      	mov	r5, r0
 800b1fe:	460c      	mov	r4, r1
 800b200:	4616      	mov	r6, r2
 800b202:	d505      	bpl.n	800b210 <__swrite+0x1e>
 800b204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b208:	2302      	movs	r3, #2
 800b20a:	2200      	movs	r2, #0
 800b20c:	f000 f868 	bl	800b2e0 <_lseek_r>
 800b210:	89a3      	ldrh	r3, [r4, #12]
 800b212:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b216:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b21a:	81a3      	strh	r3, [r4, #12]
 800b21c:	4632      	mov	r2, r6
 800b21e:	463b      	mov	r3, r7
 800b220:	4628      	mov	r0, r5
 800b222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b226:	f000 b817 	b.w	800b258 <_write_r>

0800b22a <__sseek>:
 800b22a:	b510      	push	{r4, lr}
 800b22c:	460c      	mov	r4, r1
 800b22e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b232:	f000 f855 	bl	800b2e0 <_lseek_r>
 800b236:	1c43      	adds	r3, r0, #1
 800b238:	89a3      	ldrh	r3, [r4, #12]
 800b23a:	bf15      	itete	ne
 800b23c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b23e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b242:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b246:	81a3      	strheq	r3, [r4, #12]
 800b248:	bf18      	it	ne
 800b24a:	81a3      	strhne	r3, [r4, #12]
 800b24c:	bd10      	pop	{r4, pc}

0800b24e <__sclose>:
 800b24e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b252:	f000 b813 	b.w	800b27c <_close_r>
	...

0800b258 <_write_r>:
 800b258:	b538      	push	{r3, r4, r5, lr}
 800b25a:	4d07      	ldr	r5, [pc, #28]	; (800b278 <_write_r+0x20>)
 800b25c:	4604      	mov	r4, r0
 800b25e:	4608      	mov	r0, r1
 800b260:	4611      	mov	r1, r2
 800b262:	2200      	movs	r2, #0
 800b264:	602a      	str	r2, [r5, #0]
 800b266:	461a      	mov	r2, r3
 800b268:	f7f8 fe8f 	bl	8003f8a <_write>
 800b26c:	1c43      	adds	r3, r0, #1
 800b26e:	d102      	bne.n	800b276 <_write_r+0x1e>
 800b270:	682b      	ldr	r3, [r5, #0]
 800b272:	b103      	cbz	r3, 800b276 <_write_r+0x1e>
 800b274:	6023      	str	r3, [r4, #0]
 800b276:	bd38      	pop	{r3, r4, r5, pc}
 800b278:	2000084c 	.word	0x2000084c

0800b27c <_close_r>:
 800b27c:	b538      	push	{r3, r4, r5, lr}
 800b27e:	4d06      	ldr	r5, [pc, #24]	; (800b298 <_close_r+0x1c>)
 800b280:	2300      	movs	r3, #0
 800b282:	4604      	mov	r4, r0
 800b284:	4608      	mov	r0, r1
 800b286:	602b      	str	r3, [r5, #0]
 800b288:	f7f8 fe9b 	bl	8003fc2 <_close>
 800b28c:	1c43      	adds	r3, r0, #1
 800b28e:	d102      	bne.n	800b296 <_close_r+0x1a>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	b103      	cbz	r3, 800b296 <_close_r+0x1a>
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	bd38      	pop	{r3, r4, r5, pc}
 800b298:	2000084c 	.word	0x2000084c

0800b29c <_fstat_r>:
 800b29c:	b538      	push	{r3, r4, r5, lr}
 800b29e:	4d07      	ldr	r5, [pc, #28]	; (800b2bc <_fstat_r+0x20>)
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	4604      	mov	r4, r0
 800b2a4:	4608      	mov	r0, r1
 800b2a6:	4611      	mov	r1, r2
 800b2a8:	602b      	str	r3, [r5, #0]
 800b2aa:	f7f8 fe96 	bl	8003fda <_fstat>
 800b2ae:	1c43      	adds	r3, r0, #1
 800b2b0:	d102      	bne.n	800b2b8 <_fstat_r+0x1c>
 800b2b2:	682b      	ldr	r3, [r5, #0]
 800b2b4:	b103      	cbz	r3, 800b2b8 <_fstat_r+0x1c>
 800b2b6:	6023      	str	r3, [r4, #0]
 800b2b8:	bd38      	pop	{r3, r4, r5, pc}
 800b2ba:	bf00      	nop
 800b2bc:	2000084c 	.word	0x2000084c

0800b2c0 <_isatty_r>:
 800b2c0:	b538      	push	{r3, r4, r5, lr}
 800b2c2:	4d06      	ldr	r5, [pc, #24]	; (800b2dc <_isatty_r+0x1c>)
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	4604      	mov	r4, r0
 800b2c8:	4608      	mov	r0, r1
 800b2ca:	602b      	str	r3, [r5, #0]
 800b2cc:	f7f8 fe95 	bl	8003ffa <_isatty>
 800b2d0:	1c43      	adds	r3, r0, #1
 800b2d2:	d102      	bne.n	800b2da <_isatty_r+0x1a>
 800b2d4:	682b      	ldr	r3, [r5, #0]
 800b2d6:	b103      	cbz	r3, 800b2da <_isatty_r+0x1a>
 800b2d8:	6023      	str	r3, [r4, #0]
 800b2da:	bd38      	pop	{r3, r4, r5, pc}
 800b2dc:	2000084c 	.word	0x2000084c

0800b2e0 <_lseek_r>:
 800b2e0:	b538      	push	{r3, r4, r5, lr}
 800b2e2:	4d07      	ldr	r5, [pc, #28]	; (800b300 <_lseek_r+0x20>)
 800b2e4:	4604      	mov	r4, r0
 800b2e6:	4608      	mov	r0, r1
 800b2e8:	4611      	mov	r1, r2
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	602a      	str	r2, [r5, #0]
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	f7f8 fe8e 	bl	8004010 <_lseek>
 800b2f4:	1c43      	adds	r3, r0, #1
 800b2f6:	d102      	bne.n	800b2fe <_lseek_r+0x1e>
 800b2f8:	682b      	ldr	r3, [r5, #0]
 800b2fa:	b103      	cbz	r3, 800b2fe <_lseek_r+0x1e>
 800b2fc:	6023      	str	r3, [r4, #0]
 800b2fe:	bd38      	pop	{r3, r4, r5, pc}
 800b300:	2000084c 	.word	0x2000084c

0800b304 <_read_r>:
 800b304:	b538      	push	{r3, r4, r5, lr}
 800b306:	4d07      	ldr	r5, [pc, #28]	; (800b324 <_read_r+0x20>)
 800b308:	4604      	mov	r4, r0
 800b30a:	4608      	mov	r0, r1
 800b30c:	4611      	mov	r1, r2
 800b30e:	2200      	movs	r2, #0
 800b310:	602a      	str	r2, [r5, #0]
 800b312:	461a      	mov	r2, r3
 800b314:	f7f8 fe1c 	bl	8003f50 <_read>
 800b318:	1c43      	adds	r3, r0, #1
 800b31a:	d102      	bne.n	800b322 <_read_r+0x1e>
 800b31c:	682b      	ldr	r3, [r5, #0]
 800b31e:	b103      	cbz	r3, 800b322 <_read_r+0x1e>
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	bd38      	pop	{r3, r4, r5, pc}
 800b324:	2000084c 	.word	0x2000084c

0800b328 <_init>:
 800b328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b32a:	bf00      	nop
 800b32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b32e:	bc08      	pop	{r3}
 800b330:	469e      	mov	lr, r3
 800b332:	4770      	bx	lr

0800b334 <_fini>:
 800b334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b336:	bf00      	nop
 800b338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b33a:	bc08      	pop	{r3}
 800b33c:	469e      	mov	lr, r3
 800b33e:	4770      	bx	lr
