EESchema Schematic File Version 2
LIBS:ZyncMV-rescue
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Lattice_iCE_FPGA
LIBS:xess
LIBS:xilinx6s
LIBS:xilinx6v
LIBS:xilinxultra
LIBS:HydroPWNics_Lib
LIBS:OnHand-Components-Sym
LIBS:ZyncMV-cache
EELAYER 26 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 2 9
Title ""
Date "2016-12-23"
Rev "0.1a"
Comp "GhostPCB"
Comment1 "Designed By: Adam Vadala-Roth"
Comment2 "Engineer : Adam Vadala-Roth"
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 1 1 58785F37
P 10300 2650
AR Path="/58785F37" Ref="U?"  Part="1" 
AR Path="/585AE0B8/58785F37" Ref="U?"  Part="1" 
F 0 "U?" H 11050 2800 60  0000 L CNN
F 1 "xc7z010clg225" H 10500 500 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 11800 4950 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 12000 4750 60  0001 C CNN
F 4 "57.75000" H 10600 3000 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 10700 3100 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 10800 3200 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 10900 3300 60  0001 C CNN "Designer"
F 8 "YES" H 11100 3500 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 11200 3600 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 11300 3700 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 11400 3800 60  0001 C CNN "Mounting"
F 12 "225" H 11500 3900 60  0001 C CNN "Pin Count#"
F 13 "Active" H 11600 4000 60  0001 C CNN "Status"
F 14 "N/A" H 11700 4100 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 11800 4200 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 11900 4300 60  0001 C CNN "Voltage"
F 17 "N/A" H 12000 4400 60  0001 C CNN "Wattage"
F 18 "N/A" H 12100 4500 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 12200 4600 60  0001 C CNN "Description"
	1    10300 2650
	-1   0    0    -1  
$EndComp
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 2 1 58785FFF
P 12750 1300
AR Path="/58785FFF" Ref="U?"  Part="2" 
AR Path="/585AE0B8/58785FFF" Ref="U?"  Part="2" 
F 0 "U?" H 12950 1450 60  0000 L CNN
F 1 "xc7z010clg225" H 12975 -3450 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 14250 3600 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 14450 3400 60  0001 C CNN
F 4 "57.75000" H 13050 1650 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 13150 1750 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 13250 1850 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 13350 1950 60  0001 C CNN "Designer"
F 8 "YES" H 13550 2150 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 13650 2250 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 13750 2350 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 13850 2450 60  0001 C CNN "Mounting"
F 12 "225" H 13950 2550 60  0001 C CNN "Pin Count#"
F 13 "Active" H 14050 2650 60  0001 C CNN "Status"
F 14 "N/A" H 14150 2750 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 14250 2850 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 14350 2950 60  0001 C CNN "Voltage"
F 17 "N/A" H 14450 3050 60  0001 C CNN "Wattage"
F 18 "N/A" H 14550 3150 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 14650 3250 60  0001 C CNN "Description"
	2    12750 1300
	-1   0    0    -1  
$EndComp
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 3 1 587860DF
P 7025 1050
AR Path="/587860DF" Ref="U?"  Part="3" 
AR Path="/585AE0B8/587860DF" Ref="U?"  Part="3" 
F 0 "U?" H 7225 1200 60  0000 L CNN
F 1 "xc7z010clg225" H 7225 100 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 8525 3350 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 8725 3150 60  0001 C CNN
F 4 "57.75000" H 7325 1400 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 7425 1500 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 7525 1600 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 7625 1700 60  0001 C CNN "Designer"
F 8 "YES" H 7825 1900 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 7925 2000 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 8025 2100 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 8125 2200 60  0001 C CNN "Mounting"
F 12 "225" H 8225 2300 60  0001 C CNN "Pin Count#"
F 13 "Active" H 8325 2400 60  0001 C CNN "Status"
F 14 "N/A" H 8425 2500 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 8525 2600 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 8625 2700 60  0001 C CNN "Voltage"
F 17 "N/A" H 8725 2800 60  0001 C CNN "Wattage"
F 18 "N/A" H 8825 2900 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 8925 3000 60  0001 C CNN "Description"
	3    7025 1050
	1    0    0    -1  
$EndComp
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 4 1 587861C9
P 7025 2375
AR Path="/587861C9" Ref="U?"  Part="4" 
AR Path="/585AE0B8/587861C9" Ref="U?"  Part="4" 
F 0 "U?" H 7225 2525 60  0000 L CNN
F 1 "xc7z010clg225" H 7225 425 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 8525 4675 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 8725 4475 60  0001 C CNN
F 4 "57.75000" H 7325 2725 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 7425 2825 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 7525 2925 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 7625 3025 60  0001 C CNN "Designer"
F 8 "YES" H 7825 3225 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 7925 3325 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 8025 3425 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 8125 3525 60  0001 C CNN "Mounting"
F 12 "225" H 8225 3625 60  0001 C CNN "Pin Count#"
F 13 "Active" H 8325 3725 60  0001 C CNN "Status"
F 14 "N/A" H 8425 3825 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 8525 3925 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 8625 4025 60  0001 C CNN "Voltage"
F 17 "N/A" H 8725 4125 60  0001 C CNN "Wattage"
F 18 "N/A" H 8825 4225 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 8925 4325 60  0001 C CNN "Description"
	4    7025 2375
	1    0    0    -1  
$EndComp
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 5 1 58786297
P 7000 4700
AR Path="/58786297" Ref="U?"  Part="5" 
AR Path="/585AE0B8/58786297" Ref="U?"  Part="5" 
F 0 "U?" H 7200 4850 60  0000 L CNN
F 1 "xc7z010clg225" H 7200 2850 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 8500 7000 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 8700 6800 60  0001 C CNN
F 4 "57.75000" H 7300 5050 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 7400 5150 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 7500 5250 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 7600 5350 60  0001 C CNN "Designer"
F 8 "YES" H 7800 5550 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 7900 5650 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 8000 5750 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 8100 5850 60  0001 C CNN "Mounting"
F 12 "225" H 8200 5950 60  0001 C CNN "Pin Count#"
F 13 "Active" H 8300 6050 60  0001 C CNN "Status"
F 14 "N/A" H 8400 6150 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 8500 6250 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 8600 6350 60  0001 C CNN "Voltage"
F 17 "N/A" H 8700 6450 60  0001 C CNN "Wattage"
F 18 "N/A" H 8800 6550 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 8900 6650 60  0001 C CNN "Description"
	5    7000 4700
	1    0    0    -1  
$EndComp
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 6 1 587863B3
P 4650 6650
AR Path="/587863B3" Ref="U?"  Part="6" 
AR Path="/585AE0B8/587863B3" Ref="U?"  Part="6" 
F 0 "U?" H 5675 6825 60  0000 L CNN
F 1 "xc7z010clg225" H 4850 1400 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 6150 8950 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 6350 8750 60  0001 C CNN
F 4 "57.75000" H 4950 7000 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 5050 7100 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 5150 7200 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 5250 7300 60  0001 C CNN "Designer"
F 8 "YES" H 5450 7500 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 5550 7600 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 5650 7700 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 5750 7800 60  0001 C CNN "Mounting"
F 12 "225" H 5850 7900 60  0001 C CNN "Pin Count#"
F 13 "Active" H 5950 8000 60  0001 C CNN "Status"
F 14 "N/A" H 6050 8100 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 6150 8200 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 6250 8300 60  0001 C CNN "Voltage"
F 17 "N/A" H 6350 8400 60  0001 C CNN "Wattage"
F 18 "N/A" H 6450 8500 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 6550 8600 60  0001 C CNN "Description"
	6    4650 6650
	1    0    0    1   
$EndComp
$Comp
L xc7z010clg225-RESCUE-ZyncMV U?
U 7 1 587864CB
P 3875 8750
AR Path="/587864CB" Ref="U?"  Part="7" 
AR Path="/585AE0B8/587864CB" Ref="U?"  Part="7" 
F 0 "U?" H 4800 8900 60  0000 L CNN
F 1 "xc7z010clg225" H 4075 8000 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 5375 11050 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 5575 10850 60  0001 C CNN
F 4 "57.75000" H 4175 9100 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 4275 9200 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 4375 9300 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 4475 9400 60  0001 C CNN "Designer"
F 8 "YES" H 4675 9600 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 4775 9700 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 4875 9800 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 4975 9900 60  0001 C CNN "Mounting"
F 12 "225" H 5075 10000 60  0001 C CNN "Pin Count#"
F 13 "Active" H 5175 10100 60  0001 C CNN "Status"
F 14 "N/A" H 5275 10200 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 5375 10300 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 5475 10400 60  0001 C CNN "Voltage"
F 17 "N/A" H 5575 10500 60  0001 C CNN "Wattage"
F 18 "N/A" H 5675 10600 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 5775 10700 60  0001 C CNN "Description"
	7    3875 8750
	1    0    0    1   
$EndComp
Text HLabel 1375 900  0    60   Input ~ 0
MEM_DATA_BUS
Text HLabel 1375 1000 0    60   Input ~ 0
MEM_ADDR_BUS
Text HLabel 1375 1100 0    60   Input ~ 0
DDR3L_VREF
Text HLabel 1375 1200 0    60   Input ~ 0
DDR3L_CK
Text HLabel 1375 1300 0    60   Input ~ 0
DDR3L_CK#
Text HLabel 1375 1400 0    60   Input ~ 0
DDR3L_CKE
Text HLabel 1375 1500 0    60   Input ~ 0
DDR3L_CS#
Text HLabel 1375 1600 0    60   Input ~ 0
DDR3L_WE#
Text HLabel 1375 1700 0    60   Input ~ 0
DDR3L_RAS#
Text HLabel 1375 1800 0    60   Input ~ 0
DDR3L_CAS#
Text HLabel 1375 1900 0    60   Input ~ 0
DDR3L_ODT
Text HLabel 1375 2000 0    60   Input ~ 0
DDR3L_RESET#
Text HLabel 1375 2100 0    60   Input ~ 0
DDR3L_DQS
Text HLabel 1375 2200 0    60   Input ~ 0
DDR3L_DQS#
Text HLabel 1375 2300 0    60   Input ~ 0
DDR3L_TDQS#
Text HLabel 1375 2400 0    60   Input ~ 0
DDR3L_TDQS
$Comp
L GND #PWR?
U 1 1 58927FDC
P 3750 8750
F 0 "#PWR?" H 3750 8500 50  0001 C CNN
F 1 "GND" H 3755 8577 50  0000 C CNN
F 2 "" H 3750 8750 50  0001 C CNN
F 3 "" H 3750 8750 50  0001 C CNN
	1    3750 8750
	1    0    0    -1  
$EndComp
Wire Wire Line
	3875 8750 3750 8750
Wire Wire Line
	950  9525 4275 9525
$EndSCHEMATC
