m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog
T_opt
!s110 1610045937
VAdBUU]IWDz<H]@Rc_Q4O_1
Z1 04 3 4 work top fast 0
=1-005056b17221-5ff759f1-43e2f-2ff4
Z2 o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.7d;67
R0
T_opt1
!s110 1610044101
V[181bn[MzXhefT7ohonk^1
R1
=1-005056b17221-5ff752c4-c5882-7d7e
o-quiet -auto_acc_if_foreign -work work
R3
n@_opt1
R4
R0
T_opt2
!s110 1610053235
V:5E;Y7T]JLdS20=`On5o>0
04 5 4 work t_mux fast 0
=1-005056b17221-5ff77673-95697-66e2
R2
R3
n@_opt2
R4
valu
Z5 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z6 DXx4 work 8 typedefs 0 22 <7]g?SS^k1[TZQE^KO1[72
!s110 1609589207
!i10b 1
!s100 z`kY8DR`:f?odY`Gl<Cfi0
Z7 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGWje]Dn4IkL9SL8NgYgI90
Z8 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1609589195
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
!i122 22
L0 1 30
Z9 OV;L;2020.1_3;71
r1
!s85 0
31
!s108 1609589207.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!i113 1
Z10 o-work work
R3
valu_test
R5
R6
DXx4 work 16 alu_test_sv_unit 0 22 e^@h8^eJh;>e@I`eJWUC83
Z11 !s110 1609588947
R8
r1
!s85 0
!i10b 1
!s100 9IFcQdPoannT=d_ajO8R21
IMLL>=[0RmDF:8b03m8:l;1
!s105 alu_test_sv_unit
S1
R0
Z12 w1518181990
Z13 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
Z14 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
!i122 18
L0 16 67
R9
31
Z15 !s108 1609588947.000000
Z16 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
Z17 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
!i113 1
R10
R3
Xalu_test_sv_unit
R5
R6
R11
Ve^@h8^eJh;>e@I`eJWUC83
r1
!s85 0
!i10b 1
!s100 KoiGkVMdkKZ14klY]@78@0
Ie^@h8^eJh;>e@I`eJWUC83
!i103 1
S1
R0
R12
R13
R14
!i122 18
Z18 L0 14 0
R9
31
R15
R16
R17
!i113 1
R10
R3
Ybus
Z19 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z20 !s110 1610044202
!i10b 1
!s100 NC8WdmJgF5W^aAg256=;Y2
I2EPieadO2TZS2V6BLhYge2
R8
!s105 intf_sv_unit
S1
Z21 d/home/phanq/Cadence/system_verilog/SystemVerilog
Z22 w1610043391
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv
L0 2
Z23 OL;L;10.7d;67
r1
!s85 0
31
Z24 !s108 1610044202.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv|
!i113 0
R10
R3
vcontrol
R5
Z25 DXx4 work 8 typedefs 0 22 dFnEYllo]ldWfSShQnONk1
!s110 1609588133
!i10b 1
!s100 I1Y9438]82`iA4mQ3bLgh0
R7
IdEILcJ0Vnjiojb5:2F6_A0
R8
S1
R0
w1609588098
Z26 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
Z27 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
!i122 16
L0 15 76
R9
r1
!s85 0
31
!s108 1609588133.000000
Z28 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
Z29 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
!i113 1
R10
R3
Xcontrol_sv_unit
R5
R25
!s110 1609585054
VmCDjTUUMJmclUHhZP^zU52
r1
!s85 0
!i10b 1
!s100 2SJElMzl6Q?`9XkT4A@Zd3
ImCDjTUUMJmclUHhZP^zU52
!i103 1
S1
R0
w1609585033
R26
R27
!i122 15
R18
R9
31
!s108 1609585054.000000
R28
R29
!i113 1
R10
R3
vcontrol_test
R5
R25
!s110 1609584819
!i10b 1
!s100 ngoBVKJ;1KOCl73oP?W>G3
R7
I7d_EIcSU<g_GoV[SG?lGD0
R8
S1
R0
w1609584806
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
!i122 14
L0 13 91
R9
r1
!s85 0
31
!s108 1609584819.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!i113 1
R10
R3
vcounter
R5
Z30 !s110 1609535699
!i10b 1
!s100 C54S2@FY6CM<>ELD:9VhI1
R7
I;;[3D6`GBlgIl0EgVoiFg3
R8
S1
R0
w1609535683
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
!i122 4
L0 1 22
R9
r1
!s85 0
31
Z31 !s108 1609535699.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!i113 1
R10
R3
vcounter_test
R5
R30
!i10b 1
!s100 aZ2kV9]HVP19B[Cb9BEDN0
R7
I]SIjb^b@iTKM`B1I]=?OI0
R8
S1
R0
R12
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
!i122 5
L0 13 74
R9
r1
!s85 0
31
R31
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!i113 1
R10
R3
vcounterclass
R5
!s110 1609964557
!i10b 1
!s100 Cj507O_zK4_8ea]V@NeXZ1
R7
IQXbakYi:Ik5BAKgAk9jOT1
R8
S1
R0
w1609964550
Z32 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
Z33 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
!i122 82
L0 13 146
R9
r1
!s85 0
31
!s108 1609964557.000000
Z34 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv|
Z35 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv|
!i113 1
R10
R3
vcounterclass_polymorph
R5
!s110 1609964869
!i10b 1
!s100 I?lf94dZ[51aZ0kF?TgM`0
R7
Id7FgaXMUMAJ`OhY^zlPco1
R8
S1
R0
w1609964855
R32
R33
!i122 85
L0 13 144
R9
r1
!s85 0
31
!s108 1609964869.000000
R34
R35
!i113 1
R10
R3
vflipflop
R5
!s110 1609804327
!i10b 1
!s100 cbaJ776U7iihhV@_dA3m73
R7
IE_13i??F9SXbMD2lHg`dC0
R8
S1
R0
w1609804307
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
!i122 66
L0 13 12
R9
r1
!s85 0
31
!s108 1609804327.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv|
!i113 1
R10
R3
vmem
R19
R20
!i10b 1
!s100 0DZY8^<E8>g1lFc7_@H960
I:Z@W?LE^5H<Q`AdeX>o7F1
R8
!s105 mem_sv_unit
S1
R21
R22
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv
L0 20
R23
r1
!s85 0
31
R24
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv|
!i113 0
R10
R3
vmem_test
R19
!s110 1610045935
!i10b 1
!s100 M9_:2@YaZYGG>]o4oLia?0
Ig6>mmR18^0fOYAE1A^R2X1
R8
!s105 mem_test_queue_sv_unit
S1
R21
w1610045930
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv
L0 13
R23
r1
!s85 0
31
!s108 1610045934.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv|
!i113 0
R10
R3
vmux
R19
Z36 !s110 1610053218
!i10b 1
!s100 9L=oGgbU;7C1NZLG>g=1h0
ILO6]YJW^^Y@Pl]U=UG1:N3
R8
!s105 mux_sv_unit
S1
R21
w1610053187
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/l