

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:33:46 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution9
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184126514|  184126514| 1.841 sec | 1.841 sec |  184126514|  184126514|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |           |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- l_C_x_0  |  184052760|  184052760|  15337730|          -|          -|    12|    no    |
        | + l_y_0   |   15337728|   15337728|     19971|          -|          -|   768|    no    |
        |  ++ l_r   |       9984|       9984|        13|          -|          -|   768|    no    |
        |  ++ l_r1  |       9984|       9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |      73752|      73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |       6144|       6144|         8|          -|          -|   768|    no    |
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 30 
3 --> 4 2 
4 --> 5 17 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 17 
30 --> 31 
31 --> 32 30 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_1), !map !7"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_0), !map !14"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1), !map !20"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2), !map !26"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3), !map !30"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 45 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:25]   --->   Operation 46 'alloca' 'C' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:26]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ 0, %0 ], [ %x_0, %l_C_x_0_end ]"   --->   Operation 48 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %x_0_0, -4" [kernel.cpp:26]   --->   Operation 49 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:26]   --->   Operation 51 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %l_C_x_0_begin" [kernel.cpp:26]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [kernel.cpp:26]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [kernel.cpp:26]   --->   Operation 54 'specregionbegin' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0_0, i9 0)" [kernel.cpp:33]   --->   Operation 55 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_3 to i14" [kernel.cpp:33]   --->   Operation 56 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_0, i7 0)" [kernel.cpp:33]   --->   Operation 57 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i11 %tmp_4 to i14" [kernel.cpp:33]   --->   Operation 58 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.67ns)   --->   "%sub_ln33 = sub i14 %zext_ln33, %zext_ln33_1" [kernel.cpp:33]   --->   Operation 59 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:42]   --->   Operation 60 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %tmp_5 to i15" [kernel.cpp:42]   --->   Operation 61 'zext' 'zext_ln42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:42]   --->   Operation 62 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i12 %tmp_6 to i15" [kernel.cpp:42]   --->   Operation 63 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.81ns)   --->   "%sub_ln42 = sub i15 %zext_ln42, %zext_ln42_1" [kernel.cpp:42]   --->   Operation 64 'sub' 'sub_ln42' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:27]   --->   Operation 65 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:59]   --->   Operation 66 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 67 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.77ns)   --->   "%icmp_ln27 = icmp eq i10 %y_0_0, -256" [kernel.cpp:27]   --->   Operation 68 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:27]   --->   Operation 70 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %l_C_x_0_end, label %l_y_0_begin" [kernel.cpp:27]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [kernel.cpp:27]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3) nounwind" [kernel.cpp:27]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %y_0_0 to i15" [kernel.cpp:34]   --->   Operation 74 'zext' 'zext_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:34]   --->   Operation 75 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i20 %tmp_9 to i21" [kernel.cpp:34]   --->   Operation 76 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:34]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i18 %tmp_s to i21" [kernel.cpp:34]   --->   Operation 78 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.19ns)   --->   "%sub_ln34 = sub i21 %zext_ln34_1, %zext_ln34_2" [kernel.cpp:34]   --->   Operation 79 'sub' 'sub_ln34' <Predicate = (!icmp_ln27)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.94ns)   --->   "%add_ln42 = add i15 %sub_ln42, %zext_ln34" [kernel.cpp:42]   --->   Operation 80 'add' 'add_ln42' <Predicate = (!icmp_ln27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i15 %add_ln42 to i64" [kernel.cpp:42]   --->   Operation 81 'sext' 'sext_ln42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 82 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln42" [kernel.cpp:56]   --->   Operation 83 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:31]   --->   Operation 84 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:58]   --->   Operation 85 'specregionend' 'empty_9' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:26]   --->   Operation 86 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_0_begin ], [ %r, %_ifconv ]"   --->   Operation 87 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%v14 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v15, %_ifconv ]"   --->   Operation 88 'phi' 'v14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %r_0, -256" [kernel.cpp:31]   --->   Operation 89 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:31]   --->   Operation 91 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %4, label %_ifconv" [kernel.cpp:31]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i10 %r_0 to i21" [kernel.cpp:34]   --->   Operation 93 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.22ns)   --->   "%add_ln34 = add i21 %sub_ln34, %zext_ln34_3" [kernel.cpp:34]   --->   Operation 94 'add' 'add_ln34' <Predicate = (!icmp_ln31)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i21 %add_ln34 to i64" [kernel.cpp:34]   --->   Operation 95 'sext' 'sext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 96 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 97 [4/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 97 'load' 'v12' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 98 [1/1] (3.25ns)   --->   "store float %v14, float* %B_addr_1, align 4" [kernel.cpp:42]   --->   Operation 98 'store' <Predicate = (icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 99 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:45]   --->   Operation 99 'br' <Predicate = (icmp_ln31)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i10 %r_0 to i1" [kernel.cpp:33]   --->   Operation 100 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r_0, i32 1, i32 9)" [kernel.cpp:33]   --->   Operation 101 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i9 %tmp_10 to i14" [kernel.cpp:33]   --->   Operation 102 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.81ns)   --->   "%add_ln33 = add i14 %sub_ln33, %zext_ln33_2" [kernel.cpp:33]   --->   Operation 103 'add' 'add_ln33' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [3/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 104 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i14 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 105 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 106 'getelementptr' 'v0_0_addr' <Predicate = (!trunc_ln33)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 107 'getelementptr' 'v0_1_addr' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 108 'load' 'v0_1_load' <Predicate = (trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 109 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 109 'load' 'v0_0_load' <Predicate = (!trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 110 [2/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 110 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 111 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 111 'load' 'v0_1_load' <Predicate = (trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 112 'load' 'v0_0_load' <Predicate = (!trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 113 [1/1] (0.69ns)   --->   "%v11 = select i1 %trunc_ln33, float %v0_1_load, float %v0_0_load" [kernel.cpp:33]   --->   Operation 113 'select' 'v11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 114 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 115 [4/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 115 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 116 [3/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 116 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 117 [2/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 117 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 118 [1/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 118 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 119 [5/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 119 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 120 [4/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 120 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 121 [3/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 121 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 122 [2/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 122 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:31]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 124 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:31]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 5.47>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%v22 = phi float [ 0.000000e+00, %4 ], [ %v23, %_ifconv1 ]"   --->   Operation 126 'phi' 'v22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %4 ], [ %r1, %_ifconv1 ]"   --->   Operation 127 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (1.77ns)   --->   "%icmp_ln45 = icmp eq i10 %r1_0, -256" [kernel.cpp:45]   --->   Operation 128 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 129 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:45]   --->   Operation 130 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %l_y_0_end, label %_ifconv1" [kernel.cpp:45]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %r1_0 to i21" [kernel.cpp:48]   --->   Operation 132 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (2.22ns)   --->   "%add_ln48 = add i21 %sub_ln34, %zext_ln48" [kernel.cpp:48]   --->   Operation 133 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i21 %add_ln48 to i64" [kernel.cpp:48]   --->   Operation 134 'sext' 'sext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln48" [kernel.cpp:48]   --->   Operation 135 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i10 %r1_0 to i1" [kernel.cpp:47]   --->   Operation 136 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r1_0, i32 1, i32 9)" [kernel.cpp:47]   --->   Operation 137 'partselect' 'tmp_11' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %tmp_11 to i14" [kernel.cpp:47]   --->   Operation 138 'zext' 'zext_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.81ns)   --->   "%add_ln47 = add i14 %sub_ln33, %zext_ln47" [kernel.cpp:47]   --->   Operation 139 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [4/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 140 'load' 'v20' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 141 [1/1] (3.25ns)   --->   "store float %v22, float* %C_addr_1, align 4" [kernel.cpp:56]   --->   Operation 141 'store' <Predicate = (icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_2) nounwind" [kernel.cpp:57]   --->   Operation 142 'specregionend' 'empty_8' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:27]   --->   Operation 143 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 3.25>
ST_18 : Operation 144 [3/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 144 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 19 <SV = 6> <Delay = 3.25>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i14 %add_ln47 to i64" [kernel.cpp:47]   --->   Operation 145 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%v0_0_addr_1 = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 146 'getelementptr' 'v0_0_addr_1' <Predicate = (!trunc_ln47)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%v0_1_addr_1 = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 147 'getelementptr' 'v0_1_addr_1' <Predicate = (trunc_ln47)> <Delay = 0.00>
ST_19 : Operation 148 [2/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:47]   --->   Operation 148 'load' 'v0_1_load_1' <Predicate = (trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 149 [2/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:47]   --->   Operation 149 'load' 'v0_0_load_1' <Predicate = (!trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 150 [2/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 150 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 20 <SV = 7> <Delay = 3.95>
ST_20 : Operation 151 [1/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:47]   --->   Operation 151 'load' 'v0_1_load_1' <Predicate = (trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 152 [1/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:47]   --->   Operation 152 'load' 'v0_0_load_1' <Predicate = (!trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 153 [1/1] (0.69ns)   --->   "%v19 = select i1 %trunc_ln47, float %v0_1_load_1, float %v0_0_load_1" [kernel.cpp:47]   --->   Operation 153 'select' 'v19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 154 [1/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 154 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 8> <Delay = 5.70>
ST_21 : Operation 155 [4/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 155 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 5.70>
ST_22 : Operation 156 [3/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 156 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 5.70>
ST_23 : Operation 157 [2/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 157 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 5.70>
ST_24 : Operation 158 [1/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 158 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 7.25>
ST_25 : Operation 159 [5/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 159 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 7.25>
ST_26 : Operation 160 [4/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 160 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 7.25>
ST_27 : Operation 161 [3/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 161 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 7.25>
ST_28 : Operation 162 [2/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 162 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 7.25>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [kernel.cpp:45]   --->   Operation 163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [1/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 164 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:45]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 2> <Delay = 1.81>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_D_x_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 166 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %x_1_0, -4" [kernel.cpp:59]   --->   Operation 167 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 168 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:59]   --->   Operation 169 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %8, label %l_D_x_1_begin" [kernel.cpp:59]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [kernel.cpp:59]   --->   Operation 171 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [kernel.cpp:59]   --->   Operation 172 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:64]   --->   Operation 173 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i14 %tmp_7 to i15" [kernel.cpp:64]   --->   Operation 174 'zext' 'zext_ln64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:64]   --->   Operation 175 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i12 %tmp_8 to i15" [kernel.cpp:64]   --->   Operation 176 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (1.81ns)   --->   "%sub_ln64 = sub i15 %zext_ln64, %zext_ln64_1" [kernel.cpp:64]   --->   Operation 177 'sub' 'sub_ln64' <Predicate = (!icmp_ln59)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:60]   --->   Operation 178 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:67]   --->   Operation 179 'ret' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 31 <SV = 3> <Delay = 5.19>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_D_x_1_begin ], [ %y_1, %7 ]"   --->   Operation 180 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (1.77ns)   --->   "%icmp_ln60 = icmp eq i10 %y_1_0, -256" [kernel.cpp:60]   --->   Operation 181 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:60]   --->   Operation 183 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %l_D_x_1_end, label %7" [kernel.cpp:60]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i10 %y_1_0 to i15" [kernel.cpp:64]   --->   Operation 185 'zext' 'zext_ln64_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (1.94ns)   --->   "%add_ln64 = add i15 %sub_ln64, %zext_ln64_2" [kernel.cpp:64]   --->   Operation 186 'add' 'add_ln64' <Predicate = (!icmp_ln60)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i15 %add_ln64 to i64" [kernel.cpp:64]   --->   Operation 187 'sext' 'sext_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln64" [kernel.cpp:61]   --->   Operation 188 'getelementptr' 'B_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln64" [kernel.cpp:62]   --->   Operation 189 'getelementptr' 'C_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 190 [2/2] (3.25ns)   --->   "%v27 = load float* %B_addr, align 4" [kernel.cpp:61]   --->   Operation 190 'load' 'v27' <Predicate = (!icmp_ln60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_31 : Operation 191 [2/2] (3.25ns)   --->   "%v28 = load float* %C_addr, align 4" [kernel.cpp:62]   --->   Operation 191 'load' 'v28' <Predicate = (!icmp_ln60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_1) nounwind" [kernel.cpp:66]   --->   Operation 192 'specregionend' 'empty_12' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:59]   --->   Operation 193 'br' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 32 <SV = 4> <Delay = 3.25>
ST_32 : Operation 194 [1/2] (3.25ns)   --->   "%v27 = load float* %B_addr, align 4" [kernel.cpp:61]   --->   Operation 194 'load' 'v27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_32 : Operation 195 [1/2] (3.25ns)   --->   "%v28 = load float* %C_addr, align 4" [kernel.cpp:62]   --->   Operation 195 'load' 'v28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 33 <SV = 5> <Delay = 7.25>
ST_33 : Operation 196 [5/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 196 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 6> <Delay = 7.25>
ST_34 : Operation 197 [4/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 197 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 7> <Delay = 7.25>
ST_35 : Operation 198 [3/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 198 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 8> <Delay = 7.25>
ST_36 : Operation 199 [2/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 199 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 9> <Delay = 7.25>
ST_37 : Operation 200 [1/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 200 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 10> <Delay = 3.25>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:60]   --->   Operation 201 'specloopname' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln64" [kernel.cpp:64]   --->   Operation 202 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (3.25ns)   --->   "store float %v29, float* %v3_addr, align 4" [kernel.cpp:64]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:60]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000]
B                 (alloca           ) [ 001111111111111111111111111111111111111]
C                 (alloca           ) [ 001111111111111111111111111111111111111]
br_ln26           (br               ) [ 011111111111111111111111111111000000000]
x_0_0             (phi              ) [ 001000000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 001111111111111111111111111111000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000]
x_0               (add              ) [ 011111111111111111111111111111000000000]
br_ln26           (br               ) [ 000000000000000000000000000000000000000]
specloopname_ln26 (specloopname     ) [ 000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 000111111111111111111111111111000000000]
tmp_3             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln33         (zext             ) [ 000000000000000000000000000000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln33_1       (zext             ) [ 000000000000000000000000000000000000000]
sub_ln33          (sub              ) [ 000111111111111111111111111111000000000]
tmp_5             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln42         (zext             ) [ 000000000000000000000000000000000000000]
tmp_6             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln42_1       (zext             ) [ 000000000000000000000000000000000000000]
sub_ln42          (sub              ) [ 000111111111111111111111111111000000000]
br_ln27           (br               ) [ 001111111111111111111111111111000000000]
br_ln59           (br               ) [ 001111111111111111111111111111111111111]
y_0_0             (phi              ) [ 000100000000000000000000000000000000000]
icmp_ln27         (icmp             ) [ 001111111111111111111111111111000000000]
empty_5           (speclooptripcount) [ 000000000000000000000000000000000000000]
y_0               (add              ) [ 001111111111111111111111111111000000000]
br_ln27           (br               ) [ 000000000000000000000000000000000000000]
specloopname_ln27 (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 000011111111111111111111111111000000000]
zext_ln34         (zext             ) [ 000000000000000000000000000000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln34_1       (zext             ) [ 000000000000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln34_2       (zext             ) [ 000000000000000000000000000000000000000]
sub_ln34          (sub              ) [ 000011111111111111111111111111000000000]
add_ln42          (add              ) [ 000000000000000000000000000000000000000]
sext_ln42         (sext             ) [ 000000000000000000000000000000000000000]
B_addr_1          (getelementptr    ) [ 000011111111111110000000000000000000000]
C_addr_1          (getelementptr    ) [ 000011111111111111111111111111000000000]
br_ln31           (br               ) [ 001111111111111111111111111111000000000]
empty_9           (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln26           (br               ) [ 011111111111111111111111111111000000000]
r_0               (phi              ) [ 000011000000000000000000000000000000000]
v14               (phi              ) [ 000011111111111110000000000000000000000]
icmp_ln31         (icmp             ) [ 001111111111111111111111111111000000000]
empty_6           (speclooptripcount) [ 000000000000000000000000000000000000000]
r                 (add              ) [ 001111111111111111111111111111000000000]
br_ln31           (br               ) [ 000000000000000000000000000000000000000]
zext_ln34_3       (zext             ) [ 000000000000000000000000000000000000000]
add_ln34          (add              ) [ 000000000000000000000000000000000000000]
sext_ln34         (sext             ) [ 000000000000000000000000000000000000000]
v1_addr           (getelementptr    ) [ 000001110000000000000000000000000000000]
store_ln42        (store            ) [ 000000000000000000000000000000000000000]
br_ln45           (br               ) [ 001111111111111111111111111111000000000]
trunc_ln33        (trunc            ) [ 000000110000000000000000000000000000000]
tmp_10            (partselect       ) [ 000000000000000000000000000000000000000]
zext_ln33_2       (zext             ) [ 000000000000000000000000000000000000000]
add_ln33          (add              ) [ 000000100000000000000000000000000000000]
sext_ln33         (sext             ) [ 000000000000000000000000000000000000000]
v0_0_addr         (getelementptr    ) [ 000000010000000000000000000000000000000]
v0_1_addr         (getelementptr    ) [ 000000010000000000000000000000000000000]
v0_1_load         (load             ) [ 000000000000000000000000000000000000000]
v0_0_load         (load             ) [ 000000000000000000000000000000000000000]
v11               (select           ) [ 000000001111000000000000000000000000000]
v12               (load             ) [ 000000001111000000000000000000000000000]
v13               (fmul             ) [ 000000000000111110000000000000000000000]
specloopname_ln31 (specloopname     ) [ 000000000000000000000000000000000000000]
v15               (fadd             ) [ 001111111111111111111111111111000000000]
br_ln31           (br               ) [ 001111111111111111111111111111000000000]
v22               (phi              ) [ 000000000000000001111111111111000000000]
r1_0              (phi              ) [ 000000000000000001000000000000000000000]
icmp_ln45         (icmp             ) [ 001111111111111111111111111111000000000]
empty_7           (speclooptripcount) [ 000000000000000000000000000000000000000]
r1                (add              ) [ 001111111111111111111111111111000000000]
br_ln45           (br               ) [ 000000000000000000000000000000000000000]
zext_ln48         (zext             ) [ 000000000000000000000000000000000000000]
add_ln48          (add              ) [ 000000000000000000000000000000000000000]
sext_ln48         (sext             ) [ 000000000000000000000000000000000000000]
v2_addr           (getelementptr    ) [ 000000000000000000111000000000000000000]
trunc_ln47        (trunc            ) [ 000000000000000000111000000000000000000]
tmp_11            (partselect       ) [ 000000000000000000000000000000000000000]
zext_ln47         (zext             ) [ 000000000000000000000000000000000000000]
add_ln47          (add              ) [ 000000000000000000110000000000000000000]
store_ln56        (store            ) [ 000000000000000000000000000000000000000]
empty_8           (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln27           (br               ) [ 001111111111111111111111111111000000000]
sext_ln47         (sext             ) [ 000000000000000000000000000000000000000]
v0_0_addr_1       (getelementptr    ) [ 000000000000000000001000000000000000000]
v0_1_addr_1       (getelementptr    ) [ 000000000000000000001000000000000000000]
v0_1_load_1       (load             ) [ 000000000000000000000000000000000000000]
v0_0_load_1       (load             ) [ 000000000000000000000000000000000000000]
v19               (select           ) [ 000000000000000000000111100000000000000]
v20               (load             ) [ 000000000000000000000111100000000000000]
v21               (fmul             ) [ 000000000000000000000000011111000000000]
specloopname_ln45 (specloopname     ) [ 000000000000000000000000000000000000000]
v23               (fadd             ) [ 001111111111111111111111111111000000000]
br_ln45           (br               ) [ 001111111111111111111111111111000000000]
x_1_0             (phi              ) [ 000000000000000000000000000000100000000]
icmp_ln59         (icmp             ) [ 000000000000000000000000000000111111111]
empty_10          (speclooptripcount) [ 000000000000000000000000000000000000000]
x_1               (add              ) [ 001000000000000000000000000000111111111]
br_ln59           (br               ) [ 000000000000000000000000000000000000000]
specloopname_ln59 (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_1             (specregionbegin  ) [ 000000000000000000000000000000011111111]
tmp_7             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln64         (zext             ) [ 000000000000000000000000000000000000000]
tmp_8             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln64_1       (zext             ) [ 000000000000000000000000000000000000000]
sub_ln64          (sub              ) [ 000000000000000000000000000000011111111]
br_ln60           (br               ) [ 000000000000000000000000000000111111111]
ret_ln67          (ret              ) [ 000000000000000000000000000000000000000]
y_1_0             (phi              ) [ 000000000000000000000000000000010000000]
icmp_ln60         (icmp             ) [ 000000000000000000000000000000111111111]
empty_11          (speclooptripcount) [ 000000000000000000000000000000000000000]
y_1               (add              ) [ 000000000000000000000000000000111111111]
br_ln60           (br               ) [ 000000000000000000000000000000000000000]
zext_ln64_2       (zext             ) [ 000000000000000000000000000000000000000]
add_ln64          (add              ) [ 000000000000000000000000000000000000000]
sext_ln64         (sext             ) [ 000000000000000000000000000000001111111]
B_addr            (getelementptr    ) [ 000000000000000000000000000000001000000]
C_addr            (getelementptr    ) [ 000000000000000000000000000000001000000]
empty_12          (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln59           (br               ) [ 001000000000000000000000000000111111111]
v27               (load             ) [ 000000000000000000000000000000000111110]
v28               (load             ) [ 000000000000000000000000000000000111110]
v29               (fadd             ) [ 000000000000000000000000000000000000001]
specloopname_ln60 (specloopname     ) [ 000000000000000000000000000000000000000]
v3_addr           (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln64        (store            ) [ 000000000000000000000000000000000000000]
br_ln60           (br               ) [ 000000000000000000000000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="B_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="C_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="15" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="C_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="15" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="21" slack="0"/>
<pin id="106" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="20" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v12/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/4 v27/31 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v0_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="14" slack="0"/>
<pin id="124" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_0_addr/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="v0_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_1_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_1_load/6 v0_1_load_1/19 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_0_load/6 v0_0_load_1/19 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="21" slack="0"/>
<pin id="150" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/17 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="20" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20/17 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln56/17 v28/31 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v0_0_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_0_addr_1/19 "/>
</bind>
</comp>

<comp id="171" class="1004" name="v0_1_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="14" slack="0"/>
<pin id="175" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_1_addr_1/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="15" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/31 "/>
</bind>
</comp>

<comp id="186" class="1004" name="C_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="15" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/31 "/>
</bind>
</comp>

<comp id="194" class="1004" name="v3_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="15" slack="7"/>
<pin id="198" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/38 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln64_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/38 "/>
</bind>
</comp>

<comp id="207" class="1005" name="x_0_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_0_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_0/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="y_0_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_0_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_0/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="r_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="1"/>
<pin id="231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="v14_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v14 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="v14_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v14/4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="v22_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v22 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="v22_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v22/17 "/>
</bind>
</comp>

<comp id="267" class="1005" name="r1_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r1_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="r1_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1_0/17 "/>
</bind>
</comp>

<comp id="278" class="1005" name="x_1_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_1_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="x_1_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1_0/30 "/>
</bind>
</comp>

<comp id="289" class="1005" name="y_1_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="1"/>
<pin id="291" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_1_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="y_1_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="10" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1_0/31 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v15/12 v23/25 v29/33 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v13/8 v21/21 "/>
</bind>
</comp>

<comp id="310" class="1005" name="reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v13 v21 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15 v29 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln26_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="x_0_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="13" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln33_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln33_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln33_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln42_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_6_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln42_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln42_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln27_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="y_0_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln34_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_9_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="20" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln34_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="20" slack="0"/>
<pin id="419" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="18" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln34_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="18" slack="0"/>
<pin id="431" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sub_ln34_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="20" slack="0"/>
<pin id="435" dir="0" index="1" bw="18" slack="0"/>
<pin id="436" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln42_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="15" slack="1"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln42_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln31_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln34_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln34_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="21" slack="1"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln34_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="21" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln33_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_10_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="1"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln33_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln33_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="3"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln33_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="v11_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="32" slack="0"/>
<pin id="508" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v11/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln45_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="9" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/17 "/>
</bind>
</comp>

<comp id="517" class="1004" name="r1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1/17 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln48_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/17 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln48_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="21" slack="2"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/17 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln48_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="21" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/17 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln47_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/17 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_11_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="0" index="1" bw="10" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="0" index="3" bw="5" slack="0"/>
<pin id="546" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln47_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/17 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln47_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="14" slack="3"/>
<pin id="557" dir="0" index="1" bw="9" slack="0"/>
<pin id="558" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/17 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln47_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="2"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/19 "/>
</bind>
</comp>

<comp id="565" class="1004" name="v19_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="3"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v19/20 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln59_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="3" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/30 "/>
</bind>
</comp>

<comp id="578" class="1004" name="x_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/30 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="0" index="1" bw="4" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln64_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="0"/>
<pin id="594" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/30 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/30 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln64_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/30 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sub_ln64_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="0"/>
<pin id="611" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/30 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln60_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="9" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/31 "/>
</bind>
</comp>

<comp id="620" class="1004" name="y_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/31 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln64_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_2/31 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln64_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="1"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/31 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln64_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/31 "/>
</bind>
</comp>

<comp id="644" class="1005" name="x_0_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_0 "/>
</bind>
</comp>

<comp id="649" class="1005" name="sub_ln33_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="3"/>
<pin id="651" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

<comp id="655" class="1005" name="sub_ln42_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="15" slack="1"/>
<pin id="657" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln42 "/>
</bind>
</comp>

<comp id="663" class="1005" name="y_0_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_0 "/>
</bind>
</comp>

<comp id="668" class="1005" name="sub_ln34_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="21" slack="1"/>
<pin id="670" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="674" class="1005" name="B_addr_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="14" slack="1"/>
<pin id="676" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="C_addr_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="2"/>
<pin id="681" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="r_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="692" class="1005" name="v1_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="20" slack="1"/>
<pin id="694" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="trunc_ln33_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln33_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="1"/>
<pin id="704" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="707" class="1005" name="v0_0_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="13" slack="1"/>
<pin id="709" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_0_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="v0_1_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="1"/>
<pin id="714" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_1_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="v11_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v11 "/>
</bind>
</comp>

<comp id="722" class="1005" name="v12_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 "/>
</bind>
</comp>

<comp id="730" class="1005" name="r1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="v2_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="20" slack="1"/>
<pin id="737" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln47_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="2"/>
<pin id="742" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln47_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="2"/>
<pin id="747" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="750" class="1005" name="v0_0_addr_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="13" slack="1"/>
<pin id="752" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_0_addr_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="v0_1_addr_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="13" slack="1"/>
<pin id="757" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_1_addr_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="v19_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19 "/>
</bind>
</comp>

<comp id="765" class="1005" name="v20_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v20 "/>
</bind>
</comp>

<comp id="770" class="1005" name="v23_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v23 "/>
</bind>
</comp>

<comp id="778" class="1005" name="x_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="sub_ln64_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="15" slack="1"/>
<pin id="785" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln64 "/>
</bind>
</comp>

<comp id="791" class="1005" name="y_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="sext_ln64_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="7"/>
<pin id="798" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln64 "/>
</bind>
</comp>

<comp id="801" class="1005" name="B_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="1"/>
<pin id="803" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="C_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="1"/>
<pin id="808" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="v27_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v27 "/>
</bind>
</comp>

<comp id="816" class="1005" name="v28_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="120" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="179"><net_src comp="164" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="185"><net_src comp="62" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="253"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="266"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="241" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="305"><net_src comp="254" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="313"><net_src comp="306" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="318"><net_src comp="300" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="325"><net_src comp="211" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="211" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="211" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="211" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="341" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="211" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="211" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="371" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="222" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="222" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="222" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="222" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="222" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="417" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="405" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="454"><net_src comp="233" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="233" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="233" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="479"><net_src comp="229" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="68" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="229" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="493"><net_src comp="480" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="509"><net_src comp="134" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="140" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="271" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="271" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="271" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="540"><net_src comp="271" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="271" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="70" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="570"><net_src comp="134" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="140" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="282" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="20" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="282" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="26" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="42" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="282" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="46" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="282" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="592" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="293" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="50" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="293" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="54" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="293" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="647"><net_src comp="327" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="652"><net_src comp="357" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="658"><net_src comp="387" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="666"><net_src comp="399" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="671"><net_src comp="433" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="677"><net_src comp="90" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="682"><net_src comp="96" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="690"><net_src comp="456" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="695"><net_src comp="102" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="700"><net_src comp="476" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="705"><net_src comp="494" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="710"><net_src comp="120" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="715"><net_src comp="127" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="720"><net_src comp="504" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="725"><net_src comp="109" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="733"><net_src comp="517" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="738"><net_src comp="146" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="743"><net_src comp="537" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="748"><net_src comp="555" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="753"><net_src comp="164" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="758"><net_src comp="171" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="763"><net_src comp="565" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="768"><net_src comp="153" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="773"><net_src comp="300" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="781"><net_src comp="578" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="786"><net_src comp="608" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="794"><net_src comp="620" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="799"><net_src comp="635" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="804"><net_src comp="180" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="809"><net_src comp="186" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="814"><net_src comp="115" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="819"><net_src comp="159" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {38 }
 - Input state : 
	Port: top : v0_0 | {6 7 19 20 }
	Port: top : v0_1 | {6 7 19 20 }
	Port: top : v1 | {4 5 6 7 }
	Port: top : v2 | {17 18 19 20 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		x_0 : 1
		br_ln26 : 2
		tmp_3 : 1
		zext_ln33 : 2
		tmp_4 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
		tmp_5 : 1
		zext_ln42 : 2
		tmp_6 : 1
		zext_ln42_1 : 2
		sub_ln42 : 3
	State 3
		icmp_ln27 : 1
		y_0 : 1
		br_ln27 : 2
		zext_ln34 : 1
		tmp_9 : 1
		zext_ln34_1 : 2
		tmp_s : 1
		zext_ln34_2 : 2
		sub_ln34 : 3
		add_ln42 : 2
		sext_ln42 : 3
		B_addr_1 : 4
		C_addr_1 : 4
	State 4
		icmp_ln31 : 1
		r : 1
		br_ln31 : 2
		zext_ln34_3 : 1
		add_ln34 : 2
		sext_ln34 : 3
		v1_addr : 4
		v12 : 5
		store_ln42 : 1
	State 5
		zext_ln33_2 : 1
		add_ln33 : 2
	State 6
		v0_0_addr : 1
		v0_1_addr : 1
		v0_1_load : 2
		v0_0_load : 2
	State 7
		v11 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		icmp_ln45 : 1
		r1 : 1
		br_ln45 : 2
		zext_ln48 : 1
		add_ln48 : 2
		sext_ln48 : 3
		v2_addr : 4
		trunc_ln47 : 1
		tmp_11 : 1
		zext_ln47 : 2
		add_ln47 : 3
		v20 : 5
		store_ln56 : 1
	State 18
	State 19
		v0_0_addr_1 : 1
		v0_1_addr_1 : 1
		v0_1_load_1 : 2
		v0_0_load_1 : 2
	State 20
		v19 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		icmp_ln59 : 1
		x_1 : 1
		br_ln59 : 2
		tmp_7 : 1
		zext_ln64 : 2
		tmp_8 : 1
		zext_ln64_1 : 2
		sub_ln64 : 3
	State 31
		icmp_ln60 : 1
		y_1 : 1
		br_ln60 : 2
		zext_ln64_2 : 1
		add_ln64 : 2
		sext_ln64 : 3
		B_addr : 4
		C_addr : 4
		v27 : 5
		v28 : 5
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		store_ln64 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_300     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_306     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |     x_0_fu_327     |    0    |    0    |    13   |
|          |     y_0_fu_399     |    0    |    0    |    14   |
|          |   add_ln42_fu_439  |    0    |    0    |    21   |
|          |      r_fu_456      |    0    |    0    |    14   |
|          |   add_ln34_fu_466  |    0    |    0    |    28   |
|    add   |   add_ln33_fu_494  |    0    |    0    |    19   |
|          |      r1_fu_517     |    0    |    0    |    14   |
|          |   add_ln48_fu_527  |    0    |    0    |    28   |
|          |   add_ln47_fu_555  |    0    |    0    |    19   |
|          |     x_1_fu_578     |    0    |    0    |    13   |
|          |     y_1_fu_620     |    0    |    0    |    14   |
|          |   add_ln64_fu_630  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln33_fu_357  |    0    |    0    |    17   |
|    sub   |   sub_ln42_fu_387  |    0    |    0    |    19   |
|          |   sub_ln34_fu_433  |    0    |    0    |    27   |
|          |   sub_ln64_fu_608  |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln26_fu_321  |    0    |    0    |    9    |
|          |  icmp_ln27_fu_393  |    0    |    0    |    13   |
|   icmp   |  icmp_ln31_fu_450  |    0    |    0    |    13   |
|          |  icmp_ln45_fu_511  |    0    |    0    |    13   |
|          |  icmp_ln59_fu_572  |    0    |    0    |    9    |
|          |  icmp_ln60_fu_614  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  select  |     v11_fu_504     |    0    |    0    |    32   |
|          |     v19_fu_565     |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_333    |    0    |    0    |    0    |
|          |    tmp_4_fu_345    |    0    |    0    |    0    |
|          |    tmp_5_fu_363    |    0    |    0    |    0    |
|bitconcatenate|    tmp_6_fu_375    |    0    |    0    |    0    |
|          |    tmp_9_fu_409    |    0    |    0    |    0    |
|          |    tmp_s_fu_421    |    0    |    0    |    0    |
|          |    tmp_7_fu_584    |    0    |    0    |    0    |
|          |    tmp_8_fu_596    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln33_fu_341  |    0    |    0    |    0    |
|          | zext_ln33_1_fu_353 |    0    |    0    |    0    |
|          |  zext_ln42_fu_371  |    0    |    0    |    0    |
|          | zext_ln42_1_fu_383 |    0    |    0    |    0    |
|          |  zext_ln34_fu_405  |    0    |    0    |    0    |
|          | zext_ln34_1_fu_417 |    0    |    0    |    0    |
|   zext   | zext_ln34_2_fu_429 |    0    |    0    |    0    |
|          | zext_ln34_3_fu_462 |    0    |    0    |    0    |
|          | zext_ln33_2_fu_490 |    0    |    0    |    0    |
|          |  zext_ln48_fu_523  |    0    |    0    |    0    |
|          |  zext_ln47_fu_551  |    0    |    0    |    0    |
|          |  zext_ln64_fu_592  |    0    |    0    |    0    |
|          | zext_ln64_1_fu_604 |    0    |    0    |    0    |
|          | zext_ln64_2_fu_626 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln42_fu_444  |    0    |    0    |    0    |
|          |  sext_ln34_fu_471  |    0    |    0    |    0    |
|   sext   |  sext_ln33_fu_499  |    0    |    0    |    0    |
|          |  sext_ln48_fu_532  |    0    |    0    |    0    |
|          |  sext_ln47_fu_560  |    0    |    0    |    0    |
|          |  sext_ln64_fu_635  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln33_fu_476 |    0    |    0    |    0    |
|          |  trunc_ln47_fu_537 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_10_fu_480   |    0    |    0    |    0    |
|          |    tmp_11_fu_541   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1145  |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  B |   32   |    0   |    0   |    0   |
|  C |   32   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   64   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  B_addr_1_reg_674 |   14   |
|   B_addr_reg_801  |   14   |
|  C_addr_1_reg_679 |   14   |
|   C_addr_reg_806  |   14   |
|  add_ln33_reg_702 |   14   |
|  add_ln47_reg_745 |   14   |
|    r1_0_reg_267   |   10   |
|     r1_reg_730    |   10   |
|    r_0_reg_229    |   10   |
|     r_reg_687     |   10   |
|      reg_310      |   32   |
|      reg_315      |   32   |
| sext_ln64_reg_796 |   64   |
|  sub_ln33_reg_649 |   14   |
|  sub_ln34_reg_668 |   21   |
|  sub_ln42_reg_655 |   15   |
|  sub_ln64_reg_783 |   15   |
| trunc_ln33_reg_697|    1   |
| trunc_ln47_reg_740|    1   |
|v0_0_addr_1_reg_750|   13   |
| v0_0_addr_reg_707 |   13   |
|v0_1_addr_1_reg_755|   13   |
| v0_1_addr_reg_712 |   13   |
|    v11_reg_717    |   32   |
|    v12_reg_722    |   32   |
|    v14_reg_241    |   32   |
|    v19_reg_760    |   32   |
|  v1_addr_reg_692  |   20   |
|    v20_reg_765    |   32   |
|    v22_reg_254    |   32   |
|    v23_reg_770    |   32   |
|    v27_reg_811    |   32   |
|    v28_reg_816    |   32   |
|  v2_addr_reg_735  |   20   |
|   x_0_0_reg_207   |    4   |
|    x_0_reg_644    |    4   |
|   x_1_0_reg_278   |    4   |
|    x_1_reg_778    |    4   |
|   y_0_0_reg_218   |   10   |
|    y_0_reg_663    |   10   |
|   y_1_0_reg_289   |   10   |
|    y_1_reg_791    |   10   |
+-------------------+--------+
|       Total       |   755  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_115 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_134 |  p0  |   4  |  13  |   52   ||    21   |
| grp_access_fu_140 |  p0  |   4  |  13  |   52   ||    21   |
| grp_access_fu_153 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_159 |  p0  |   3  |  14  |   42   ||    15   |
|    r_0_reg_229    |  p0  |   2  |  10  |   20   ||    9    |
|    v14_reg_241    |  p0  |   2  |  32  |   64   ||    9    |
|    v22_reg_254    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_300    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_300    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_306    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_306    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   704  || 23.3172 ||   159   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1145  |    -   |
|   Memory  |   64   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   159  |    -   |
|  Register |    -   |    -   |    -   |   755  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |    5   |   23   |  1103  |  1304  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
