[
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBDVP.v",
  "InstLine" : 1,
  "InstName" : "AhbDVP",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBDVP.v",
  "ModuleLine" : 1,
  "ModuleName" : "AhbDVP"
 },
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/i2c_edid.v",
  "InstLine" : 3,
  "InstName" : "i2c_edid",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/i2c_edid.v",
  "ModuleLine" : 3,
  "ModuleName" : "i2c_edid"
 },
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 108,
    "InstName" : "HDMI_PLL",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/PLL/HDMI_PLL.v",
    "ModuleLine" : 10,
    "ModuleName" : "HDMI_PLL"
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 115,
    "InstName" : "SYS_PLL",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/PLL/SYS_PLL.v",
    "ModuleLine" : 10,
    "ModuleName" : "SYS_PLL"
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 129,
    "InstName" : "EDID_PROM_Top",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/edid_prom/edid_prom.v",
    "ModuleLine" : 819,
    "ModuleName" : "EDID_PROM_Top",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/edid_prom/edid_prom.v",
      "InstLine" : 840,
      "InstName" : "i2c_slave_wrapper_inst",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/edid_prom/edid_prom.v",
      "ModuleLine" : 10,
      "ModuleName" : "~i2c_slave_wrapper.EDID_PROM_Top"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 137,
    "InstName" : "DVI_RX",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DVI_RX/DVI_RX.v",
    "ModuleLine" : 7006,
    "ModuleName" : "DVI_RX",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DVI_RX/DVI_RX.v",
      "InstLine" : 7039,
      "InstName" : "dvi2rgb_inst",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DVI_RX/DVI_RX.v",
      "ModuleLine" : 10,
      "ModuleName" : "~dvi2rgb.DVI_RX"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 157,
    "InstName" : "AHBVI",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBVI",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v",
      "InstLine" : 35,
      "InstName" : "CAM",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
      "ModuleLine" : 1,
      "ModuleName" : "CAM",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "InstLine" : 74,
        "InstName" : "timing_check",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "ModuleLine" : 175,
        "ModuleName" : "timing_check"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "InstLine" : 95,
        "InstName" : "lut_ov5640_rgb565",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "ModuleLine" : 1495,
        "ModuleName" : "lut_ov5640_rgb565"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "InstLine" : 101,
        "InstName" : "i2c_config",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "ModuleLine" : 329,
        "ModuleName" : "i2c_config",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
          "InstLine" : 417,
          "InstName" : "i2c_master_top_m0",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
          "ModuleLine" : 448,
          "ModuleName" : "i2c_master_top",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
            "InstLine" : 645,
            "InstName" : "byte_controller",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
            "ModuleLine" : 744,
            "ModuleName" : "i2c_master_byte_ctrl",
            "SubInsts" : [
             {
              "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
              "InstLine" : 815,
              "InstName" : "bit_controller",
              "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
              "ModuleLine" : 1118,
              "ModuleName" : "i2c_master_bit_ctrl"
             }
            ]
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "InstLine" : 117,
        "InstName" : "cmos_8_16bit",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v",
        "ModuleLine" : 130,
        "ModuleName" : "cmos_8_16bit"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v",
      "InstLine" : 65,
      "InstName" : "testpattern",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v",
      "ModuleLine" : 183,
      "ModuleName" : "testpattern"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 191,
    "InstName" : "AHBVP",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBVP",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 93,
      "InstName" : "cutter",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/cutter.v",
      "ModuleLine" : 1,
      "ModuleName" : "cutter"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 120,
      "InstName" : "filter",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
      "ModuleLine" : 1,
      "ModuleName" : "filter",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "InstLine" : 31,
        "InstName" : "gaussian",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "ModuleLine" : 128,
        "ModuleName" : "gaussian",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 179,
          "InstName" : "matrix3x3_r",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 200,
          "InstName" : "matrix3x3_g",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 221,
          "InstName" : "matrix3x3_b",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "InstLine" : 54,
        "InstName" : "mean",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "ModuleLine" : 281,
        "ModuleName" : "mean",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 332,
          "InstName" : "matrix3x3_r",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 353,
          "InstName" : "matrix3x3_g",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 374,
          "InstName" : "matrix3x3_b",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "InstLine" : 77,
        "InstName" : "median",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "ModuleLine" : 434,
        "ModuleName" : "median",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 485,
          "InstName" : "matrix3x3_r",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 503,
          "InstName" : "Matrix3x3Median_r",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 616,
          "ModuleName" : "Matrix3x3Median"
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 523,
          "InstName" : "matrix3x3_g",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 540,
          "InstName" : "Matrix3x3Median_g",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 616,
          "ModuleName" : "Matrix3x3Median"
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 560,
          "InstName" : "matrix3x3_b",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 827,
          "ModuleName" : "matrix3x3",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 870,
            "InstName" : "line_shift_ram0",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "InstLine" : 880,
            "InstName" : "line_shift_ram1",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
            "ModuleLine" : 943,
            "ModuleName" : "line_shift_ram"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 577,
          "InstName" : "Matrix3x3Median_b",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 616,
          "ModuleName" : "Matrix3x3Median"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 148,
      "InstName" : "scaler",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
      "ModuleLine" : 3,
      "ModuleName" : "scaler",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
        "InstLine" : 53,
        "InstName" : "FIFO",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
        "ModuleLine" : 792,
        "ModuleName" : "FIFO",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 864,
          "InstName" : "U1_WrAddrCnt",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 1136,
          "ModuleName" : "FifoAddrCnt",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "InstLine" : 1159,
            "InstName" : "U1_AddrCnt",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "ModuleLine" : 1200,
            "ModuleName" : "GrayCnt"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 896,
          "InstName" : "U2_RdAddrCnt",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 1136,
          "ModuleName" : "FifoAddrCnt",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "InstLine" : 1159,
            "InstName" : "U1_AddrCnt",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "ModuleLine" : 1200,
            "ModuleName" : "GrayCnt"
           }
          ]
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 935,
          "InstName" : "WRAGray2Hex",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 1264,
          "ModuleName" : "GrayDecode"
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 936,
          "InstName" : "WWAGray2Hex",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 1264,
          "ModuleName" : "GrayDecode"
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 1028,
          "InstName" : "RWAGray2Hex",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 1264,
          "ModuleName" : "GrayDecode"
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 1029,
          "InstName" : "RRAGray2Hex",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 1264,
          "ModuleName" : "GrayDecode"
         }
        ]
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
        "InstLine" : 81,
        "InstName" : "streamScaler",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
        "ModuleLine" : 114,
        "ModuleName" : "streamScaler",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "InstLine" : 547,
          "InstName" : "ramFifo",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
          "ModuleLine" : 574,
          "ModuleName" : "ramFifo",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "InstLine" : 636,
            "InstName" : "[0].ramDualPort",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "ModuleLine" : 686,
            "ModuleName" : "ramDualPort"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "InstLine" : 636,
            "InstName" : "[1].ramDualPort",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "ModuleLine" : 686,
            "ModuleName" : "ramDualPort"
           },
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "InstLine" : 636,
            "InstName" : "[2].ramDualPort",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v",
            "ModuleLine" : 686,
            "ModuleName" : "ramDualPort"
           }
          ]
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 172,
      "InstName" : "rgb2ycbcr",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/rgb2ycbcr.v",
      "ModuleLine" : 1,
      "ModuleName" : "rgb2ycbcr"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 196,
      "InstName" : "edger",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edger.v",
      "ModuleLine" : 1,
      "ModuleName" : "edger",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edger.v",
        "InstLine" : 34,
        "InstName" : "matrix3x3",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
        "ModuleLine" : 827,
        "ModuleName" : "matrix3x3",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 870,
          "InstName" : "line_shift_ram0",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 943,
          "ModuleName" : "line_shift_ram"
         },
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "InstLine" : 880,
          "InstName" : "line_shift_ram1",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v",
          "ModuleLine" : 943,
          "ModuleName" : "line_shift_ram"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 216,
      "InstName" : "binarizer",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/binarizer.v",
      "ModuleLine" : 1,
      "ModuleName" : "binarizer"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v",
      "InstLine" : 279,
      "InstName" : "filler",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler.v",
      "ModuleLine" : 1,
      "ModuleName" : "filler"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 215,
    "InstName" : "AHBDMA",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBDMA.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBDMA",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBDMA.v",
      "InstLine" : 63,
      "InstName" : "Frame_Buffer",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/Frame_Buffer/Frame_Buffer.v",
      "ModuleLine" : 5020,
      "ModuleName" : "Frame_Buffer",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/Frame_Buffer/Frame_Buffer.v",
        "InstLine" : 5081,
        "InstName" : "vfb_ddr3_wrapper_inst",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/Frame_Buffer/Frame_Buffer.v",
        "ModuleLine" : 10,
        "ModuleName" : "~vfb_ddr3_wrapper.Frame_Buffer"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBDMA.v",
      "InstLine" : 101,
      "InstName" : "DDR3MI",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DDR3MI/DDR3MI.v",
      "ModuleLine" : 31949,
      "ModuleName" : "DDR3MI",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DDR3MI/DDR3MI.v",
        "InstLine" : 32034,
        "InstName" : "gw3_top",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DDR3MI/DDR3MI.v",
        "ModuleLine" : 10,
        "ModuleName" : "~GW_DDR3_PHY_MC.DDR3MI"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v",
    "InstLine" : 259,
    "InstName" : "AHBVO",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVO.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBVO",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVO.v",
      "InstLine" : 77,
      "InstName" : "vga_timing",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVO.v",
      "ModuleLine" : 107,
      "ModuleName" : "vga_timing"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVO.v",
      "InstLine" : 85,
      "InstName" : "DVI_TX",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DVI_TX/DVI_TX.v",
      "ModuleLine" : 1088,
      "ModuleName" : "DVI_TX",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DVI_TX/DVI_TX.v",
        "InstLine" : 1119,
        "InstName" : "rgb2dvi_inst",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/DVI_TX/DVI_TX.v",
        "ModuleLine" : 10,
        "ModuleName" : "~rgb2dvi.DVI_TX"
       }
      ]
     }
    ]
   }
  ]
 }
]