ISim log file
Running: C:\Users\Chana\OneDrive\2018Fall_CSULB\CECS490B\Current_Project\Files\I2C_Project_10_24\I2C_Top_Level_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Top_Level_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 128.  For instance tramelblaze/stkr/, width 9 of formal port addra is not equal to width 7 of actual signal stackAdrs.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 126.  For instance tramelblaze/sr/, width 7 of formal port addra is not equal to width 9 of actual signal scratch_adrs.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 363000110 ns : File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Top_Level_tb.v" Line 100
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 128.  For instance tramelblaze/stkr/, width 9 of formal port addra is not equal to width 7 of actual signal stackAdrs.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 126.  For instance tramelblaze/sr/, width 7 of formal port addra is not equal to width 9 of actual signal scratch_adrs.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 128.  For instance tramelblaze/stkr/, width 9 of formal port addra is not equal to width 7 of actual signal stackAdrs.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 126.  For instance tramelblaze/sr/, width 7 of formal port addra is not equal to width 9 of actual signal scratch_adrs.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 363000110 ns : File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Top_Level_tb.v" Line 100
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 128.  For instance tramelblaze/stkr/, width 9 of formal port addra is not equal to width 7 of actual signal stackAdrs.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 126.  For instance tramelblaze/sr/, width 7 of formal port addra is not equal to width 9 of actual signal scratch_adrs.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 199718645 ns : File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Core.v" Line 87
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 128.  For instance tramelblaze/stkr/, width 9 of formal port addra is not equal to width 7 of actual signal stackAdrs.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 126.  For instance tramelblaze/sr/, width 7 of formal port addra is not equal to width 9 of actual signal scratch_adrs.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 213644475 ns : File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Interface.v" Line 174
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 154240575 ns : File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/i2c_slave.v" Line 36
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 128.  For instance tramelblaze/stkr/, width 9 of formal port addra is not equal to width 7 of actual signal stackAdrs.
WARNING: File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v" Line 126.  For instance tramelblaze/sr/, width 7 of formal port addra is not equal to width 9 of actual signal scratch_adrs.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module I2C_Top_Level_tb.master.tb_top.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 231626595 ns : File "C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Top_Level.v" Line 144
