// Seed: 6215109
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3 = 1;
  assign id_0 = id_1;
endmodule
