(pcb "/home/vignesh/Documents/KiCad Projects/LA3DMS/Main Board.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~60~ubuntu17.10.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  83820 -33020  194310 -33020  194310 -163830  83820 -163830
            83820 -33020  83820 -33020)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 172720 -119380 front 180 (PN CP))
      (place C2 180340 -109220 front 180 (PN CP))
    )
    (component Displays:HY1602E
      (place DS1 130810 -110490 front 270 (PN HY1602E))
    )
    (component Connectors:JACK_ALIM
      (place J1 172720 -143510 front 180 (PN Barrel_Jack))
    )
    (component "Connectors:PINHEAD1-3"
      (place M1 170180 -57150 front 0 (PN Motor_Servo))
      (place M2 170180 -44450 front 0 (PN Motor_Servo))
    )
    (component "Connectors:PINHEAD1-2"
      (place R1 161290 -67310 front 0 (PN R))
      (place R2 156210 -67310 front 0 (PN R))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R3 158750 -49530 front 0 (PN R))
      (place R4 144780 -49530 front 0 (PN R))
      (place R5 144780 -58420 front 0 (PN R))
    )
    (component Potentiometers:Potentiometer_Omeg_PC16PU_Horizontal_MountLS
      (place RV1 146050 -154940 front 0 (PN POT))
    )
    (component Buttons_Switches_THT:SW_DIP_x1_W7.62mm_Piano
      (place SW1 147320 -39370 front 0 (PN SW_Push))
    )
    (component "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (place U1 180340 -119380 front 0 (PN L7805))
    )
    (component mysensors_arduino:pro_mini
      (place uP1 163830 -95250 front 90 (PN ARDUPROMINI))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3627.64 -772.542  3272.54 -1469.46  2719.46 -2022.54
            2022.54 -2377.64  1250 -2500  477.458 -2377.64  -219.463 -2022.54
            -772.542 -1469.46  -1127.64 -772.542  -1250 0  -1127.64 772.542
            -772.542 1469.46  -219.463 2022.54  477.458 2377.64  1250 2500
            2022.54 2377.64  2719.46 2022.54  3272.54 1469.46  3627.64 772.542))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 2550  1250 -2550))
      (outline (path signal 120  1290 2550  1290 -2550))
      (outline (path signal 120  1330 2549  1330 -2549))
      (outline (path signal 120  1370 2548  1370 -2548))
      (outline (path signal 120  1410 2546  1410 -2546))
      (outline (path signal 120  1450 2543  1450 -2543))
      (outline (path signal 120  1490 2539  1490 -2539))
      (outline (path signal 120  1530 2535  1530 980))
      (outline (path signal 120  1530 -980  1530 -2535))
      (outline (path signal 120  1570 2531  1570 980))
      (outline (path signal 120  1570 -980  1570 -2531))
      (outline (path signal 120  1610 2525  1610 980))
      (outline (path signal 120  1610 -980  1610 -2525))
      (outline (path signal 120  1650 2519  1650 980))
      (outline (path signal 120  1650 -980  1650 -2519))
      (outline (path signal 120  1690 2513  1690 980))
      (outline (path signal 120  1690 -980  1690 -2513))
      (outline (path signal 120  1730 2506  1730 980))
      (outline (path signal 120  1730 -980  1730 -2506))
      (outline (path signal 120  1770 2498  1770 980))
      (outline (path signal 120  1770 -980  1770 -2498))
      (outline (path signal 120  1810 2489  1810 980))
      (outline (path signal 120  1810 -980  1810 -2489))
      (outline (path signal 120  1850 2480  1850 980))
      (outline (path signal 120  1850 -980  1850 -2480))
      (outline (path signal 120  1890 2470  1890 980))
      (outline (path signal 120  1890 -980  1890 -2470))
      (outline (path signal 120  1930 2460  1930 980))
      (outline (path signal 120  1930 -980  1930 -2460))
      (outline (path signal 120  1971 2448  1971 980))
      (outline (path signal 120  1971 -980  1971 -2448))
      (outline (path signal 120  2011 2436  2011 980))
      (outline (path signal 120  2011 -980  2011 -2436))
      (outline (path signal 120  2051 2424  2051 980))
      (outline (path signal 120  2051 -980  2051 -2424))
      (outline (path signal 120  2091 2410  2091 980))
      (outline (path signal 120  2091 -980  2091 -2410))
      (outline (path signal 120  2131 2396  2131 980))
      (outline (path signal 120  2131 -980  2131 -2396))
      (outline (path signal 120  2171 2382  2171 980))
      (outline (path signal 120  2171 -980  2171 -2382))
      (outline (path signal 120  2211 2366  2211 980))
      (outline (path signal 120  2211 -980  2211 -2366))
      (outline (path signal 120  2251 2350  2251 980))
      (outline (path signal 120  2251 -980  2251 -2350))
      (outline (path signal 120  2291 2333  2291 980))
      (outline (path signal 120  2291 -980  2291 -2333))
      (outline (path signal 120  2331 2315  2331 980))
      (outline (path signal 120  2331 -980  2331 -2315))
      (outline (path signal 120  2371 2296  2371 980))
      (outline (path signal 120  2371 -980  2371 -2296))
      (outline (path signal 120  2411 2276  2411 980))
      (outline (path signal 120  2411 -980  2411 -2276))
      (outline (path signal 120  2451 2256  2451 980))
      (outline (path signal 120  2451 -980  2451 -2256))
      (outline (path signal 120  2491 2234  2491 980))
      (outline (path signal 120  2491 -980  2491 -2234))
      (outline (path signal 120  2531 2212  2531 980))
      (outline (path signal 120  2531 -980  2531 -2212))
      (outline (path signal 120  2571 2189  2571 980))
      (outline (path signal 120  2571 -980  2571 -2189))
      (outline (path signal 120  2611 2165  2611 980))
      (outline (path signal 120  2611 -980  2611 -2165))
      (outline (path signal 120  2651 2140  2651 980))
      (outline (path signal 120  2651 -980  2651 -2140))
      (outline (path signal 120  2691 2113  2691 980))
      (outline (path signal 120  2691 -980  2691 -2113))
      (outline (path signal 120  2731 2086  2731 980))
      (outline (path signal 120  2731 -980  2731 -2086))
      (outline (path signal 120  2771 2058  2771 980))
      (outline (path signal 120  2771 -980  2771 -2058))
      (outline (path signal 120  2811 2028  2811 980))
      (outline (path signal 120  2811 -980  2811 -2028))
      (outline (path signal 120  2851 1997  2851 980))
      (outline (path signal 120  2851 -980  2851 -1997))
      (outline (path signal 120  2891 1965  2891 980))
      (outline (path signal 120  2891 -980  2891 -1965))
      (outline (path signal 120  2931 1932  2931 980))
      (outline (path signal 120  2931 -980  2931 -1932))
      (outline (path signal 120  2971 1897  2971 980))
      (outline (path signal 120  2971 -980  2971 -1897))
      (outline (path signal 120  3011 1861  3011 980))
      (outline (path signal 120  3011 -980  3011 -1861))
      (outline (path signal 120  3051 1823  3051 980))
      (outline (path signal 120  3051 -980  3051 -1823))
      (outline (path signal 120  3091 1783  3091 980))
      (outline (path signal 120  3091 -980  3091 -1783))
      (outline (path signal 120  3131 1742  3131 980))
      (outline (path signal 120  3131 -980  3131 -1742))
      (outline (path signal 120  3171 1699  3171 980))
      (outline (path signal 120  3171 -980  3171 -1699))
      (outline (path signal 120  3211 1654  3211 980))
      (outline (path signal 120  3211 -980  3211 -1654))
      (outline (path signal 120  3251 1606  3251 980))
      (outline (path signal 120  3251 -980  3251 -1606))
      (outline (path signal 120  3291 1556  3291 980))
      (outline (path signal 120  3291 -980  3291 -1556))
      (outline (path signal 120  3331 1504  3331 980))
      (outline (path signal 120  3331 -980  3331 -1504))
      (outline (path signal 120  3371 1448  3371 980))
      (outline (path signal 120  3371 -980  3371 -1448))
      (outline (path signal 120  3411 1390  3411 980))
      (outline (path signal 120  3411 -980  3411 -1390))
      (outline (path signal 120  3451 1327  3451 980))
      (outline (path signal 120  3451 -980  3451 -1327))
      (outline (path signal 120  3491 1261  3491 -1261))
      (outline (path signal 120  3531 1189  3531 -1189))
      (outline (path signal 120  3571 1112  3571 -1112))
      (outline (path signal 120  3611 1028  3611 -1028))
      (outline (path signal 120  3651 934  3651 -934))
      (outline (path signal 120  3691 829  3691 -829))
      (outline (path signal 120  3731 707  3731 -707))
      (outline (path signal 120  3771 559  3771 -559))
      (outline (path signal 120  3811 354  3811 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1600 2850  -1600 -2850))
      (outline (path signal 50  -1600 -2850  4100 -2850))
      (outline (path signal 50  4100 -2850  4100 2850))
      (outline (path signal 50  4100 2850  -1600 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Displays:HY1602E
      (outline (path signal 120  49240 -41640  -73040 -41640))
      (outline (path signal 120  49240 2640  49240 -41640))
      (outline (path signal 120  -73040 2640  -73040 -41640))
      (outline (path signal 120  -73040 2640  49240 2640))
      (outline (path signal 120  -2000 3000  2000 3000))
      (outline (path signal 100  1000 2500  0 1500))
      (outline (path signal 100  0 1500  -1000 2500))
      (outline (path signal 100  -1000 2500  -72900 2500))
      (outline (path signal 50  -73150 -41750  49350 -41750))
      (outline (path signal 50  49350 2750  49350 -41750))
      (outline (path signal 50  -73150 2750  -73150 -41750))
      (outline (path signal 50  -73150 2750  49350 2750))
      (outline (path signal 120  -68400 -24500  -68400 -26700))
      (outline (path signal 120  -68400 -26700  -70400 -26700))
      (outline (path signal 120  -70400 -26700  -70400 -24500))
      (outline (path signal 120  -68400 -14500  -68400 -12300))
      (outline (path signal 120  -68400 -12300  -70400 -12300))
      (outline (path signal 120  -70400 -12300  -70400 -14500))
      (outline (path signal 120  -64300 -24500  -71400 -24500))
      (outline (path signal 120  -71400 -24500  -71400 -14500))
      (outline (path signal 120  -71400 -14500  -64300 -14500))
      (outline (path signal 120  36600 -34000  -60900 -34000))
      (outline (path signal 120  37600 -10000  37600 -33000))
      (outline (path signal 120  -60900 -9000  36600 -9000))
      (outline (path signal 120  -61900 -33000  -61900 -10000))
      (outline (path signal 120  40100 -39200  -64300 -39200))
      (outline (path signal 120  -64300 -39200  -64300 -3800))
      (outline (path signal 120  -64300 -3800  40100 -3800))
      (outline (path signal 120  40100 -3800  40100 -39200))
      (outline (path signal 100  49100 2500  1000 2500))
      (outline (path signal 100  -72900 2500  -72900 -41500))
      (outline (path signal 100  -72900 -41500  49100 -41500))
      (outline (path signal 100  49100 -41500  49100 2500))
      (pin Rect[A]Pad_1800x2600_um (rotate 180) 1 0 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 2 2540 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 3 5080 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 4 7620 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 5 10160 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 6 12700 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 7 15240 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 8 17780 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 9 20320 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 10 22860 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 11 25400 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 12 27940 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 13 30480 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 14 33020 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 15 35560 0)
      (pin Oval[A]Pad_1800x2600_um (rotate 180) 16 38100 0)
      (pin Round[A]Pad_4000_um (rotate 180) @1 45600.6 -38000.9)
      (pin Round[A]Pad_4000_um (rotate 180) @2 45600.6 -1000.76)
      (pin Round[A]Pad_4000_um (rotate 180) @3 -69400.4 -38000.9)
      (pin Round[A]Pad_4000_um (rotate 180) @4 -69400.4 -1000.76)
    )
    (image Connectors:JACK_ALIM
      (outline (path signal 120  -10150 4400  -10150 -4400))
      (outline (path signal 120  -6350 -4400  -14050 -4400))
      (outline (path signal 120  -14050 -4400  -14050 4400))
      (outline (path signal 120  -14050 4400  -13850 4400))
      (outline (path signal 120  -450 -2550  -450 -4400))
      (outline (path signal 120  -450 -4400  -1300 -4400))
      (outline (path signal 120  -13950 4400  -450 4400))
      (outline (path signal 120  -450 4400  -450 2550))
      (outline (path signal 100  -13210 4320  -13970 4320))
      (outline (path signal 100  -13970 4320  -13970 -4320))
      (outline (path signal 100  -13970 -4320  -13210 -4320))
      (outline (path signal 100  -10160 4320  -10160 -4320))
      (outline (path signal 100  -510 4320  -510 -4320))
      (outline (path signal 100  -13210 -4320  -510 -4320))
      (outline (path signal 100  -13210 4320  -510 4320))
      (outline (path signal 50  -14220 4570  2650 4570))
      (outline (path signal 50  -14220 4570  -14220 -7730))
      (outline (path signal 50  2650 -7730  2650 4570))
      (outline (path signal 50  2650 -7730  -14220 -7730))
      (pin Round[A]Pad_4800_um 2 -6100 0)
      (pin Rect[A]Pad_4800x4800_um 1 0 0)
      (pin Round[A]Pad_4800_um 3 -3810 -5080)
    )
    (image "Connectors:PINHEAD1-3"
      (outline (path signal 120  -1270 3170  -1270 -3170))
      (outline (path signal 120  6350 3170  6350 -3170))
      (outline (path signal 120  6350 1270  -1270 1270))
      (outline (path signal 120  -1270 3170  6350 3170))
      (outline (path signal 120  6350 -3170  -1270 -3170))
      (outline (path signal 50  -1520 3420  6600 3420))
      (outline (path signal 50  -1520 3420  -1520 -3420))
      (outline (path signal 50  6600 -3420  6600 3420))
      (outline (path signal 50  6600 -3420  -1520 -3420))
      (pin Oval[A]Pad_1510x3010_um 1 0 0)
      (pin Oval[A]Pad_1510x3010_um 2 2540 0)
      (pin Oval[A]Pad_1510x3010_um 3 5080 0)
    )
    (image "Connectors:PINHEAD1-2"
      (outline (path signal 120  3810 1270  -1270 1270))
      (outline (path signal 120  3810 -3170  -1270 -3170))
      (outline (path signal 120  -1270 3170  3810 3170))
      (outline (path signal 120  -1270 3170  -1270 -3170))
      (outline (path signal 120  3810 3170  3810 -3170))
      (outline (path signal 50  -1520 3420  4060 3420))
      (outline (path signal 50  -1520 3420  -1520 -3420))
      (outline (path signal 50  4060 -3420  4060 3420))
      (outline (path signal 50  4060 -3420  -1520 -3420))
      (pin Oval[A]Pad_1510x3010_um 1 0 0)
      (pin Oval[A]Pad_1510x3010_um 2 2540 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 100  1250 0  1188.82 -386.271  1011.27 -734.732  734.732 -1011.27
            386.271 -1188.82  0 -1250  -386.271 -1188.82  -734.732 -1011.27
            -1011.27 -734.732  -1188.82 -386.271  -1250 0  -1188.82 386.271
            -1011.27 734.732  -734.732 1011.27  -386.271 1188.82  0 1250
            386.271 1188.82  734.732 1011.27  1011.27 734.732  1188.82 386.271))
      (outline (path signal 120  1310 0  1245.88 -404.812  1059.81 -769.999  769.999 -1059.81
            404.812 -1245.88  0 -1310  -404.812 -1245.88  -769.999 -1059.81
            -1059.81 -769.999  -1245.88 -404.812  -1310 0  -1245.88 404.812
            -1059.81 769.999  -769.999 1059.81  -404.812 1245.88  0 1310
            404.812 1245.88  769.999 1059.81  1059.81 769.999  1245.88 404.812))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1310 0  1440 0))
      (outline (path signal 50  -1600 1600  -1600 -1600))
      (outline (path signal 50  -1600 -1600  3650 -1600))
      (outline (path signal 50  3650 -1600  3650 1600))
      (outline (path signal 50  3650 1600  -1600 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (image Potentiometers:Potentiometer_Omeg_PC16PU_Horizontal_MountLS
      (outline (path signal 100  21000 5000  20586.4 2388.81  19386.2 33.215  17516.8 -1836.19
            15161.2 -3036.43  12550 -3450  9938.81 -3036.43  7583.22 -1836.19
            5713.81 33.215  4513.57 2388.81  4100 5000  4513.57 7611.19
            5713.81 9966.78  7583.22 11836.2  9938.81 13036.4  12550 13450
            15161.2 13036.4  17516.8 11836.2  19386.2 9966.78  20586.4 7611.19))
      (outline (path signal 100  16050 5000  15878.7 3918.44  15381.6 2942.75  14607.2 2168.44
            13631.6 1671.3  12550 1500  11468.4 1671.3  10492.8 2168.44
            9718.44 2942.75  9221.3 3918.44  9050 5000  9221.3 6081.56  9718.44 7057.25
            10492.8 7831.56  11468.4 8328.7  12550 8500  13631.6 8328.7
            14607.2 7831.56  15381.6 7057.25  15878.7 6081.56))
      (outline (path signal 100  14550 5000  14452.1 4381.97  14168 3824.43  13725.6 3381.97
            13168 3097.89  12550 3000  11932 3097.89  11374.4 3381.97  10932 3824.43
            10647.9 4381.97  10550 5000  10647.9 5618.03  10932 6175.57
            11374.4 6618.03  11932 6902.11  12550 7000  13168 6902.11  13725.6 6618.03
            14168 6175.57  14452.1 5618.03))
      (outline (path signal 120  21060 5000  20643.5 2370.26  19434.7 -2.052  17552.1 -1884.73
            15179.7 -3093.49  12550 -3510  9920.26 -3093.49  7547.95 -1884.73
            5665.27 -2.052  4456.51 2370.26  4040 5000  4456.51 7629.73
            5665.27 10002.1  7547.95 11884.7  9920.26 13093.5  12550 13510
            15179.7 13093.5  17552.1 11884.7  19434.7 10002.1  20643.5 7629.73))
      (outline (path signal 100  12550 13450  1750 13450))
      (outline (path signal 100  1750 13450  1750 -3450))
      (outline (path signal 100  1750 -3450  12550 -3450))
      (outline (path signal 120  1690 13510  1690 13510))
      (outline (path signal 120  1690 13510  2410 13510))
      (outline (path signal 120  1690 13510  3130 13510))
      (outline (path signal 120  1690 13510  3850 13510))
      (outline (path signal 120  1690 13510  4570 13510))
      (outline (path signal 120  1690 13510  5290 13510))
      (outline (path signal 120  1690 13510  6010 13510))
      (outline (path signal 120  1690 13510  6730 13510))
      (outline (path signal 120  1690 13510  7450 13510))
      (outline (path signal 120  1690 13510  8170 13510))
      (outline (path signal 120  1690 13510  8890 13510))
      (outline (path signal 120  1690 13510  9610 13510))
      (outline (path signal 120  1690 13510  10330 13510))
      (outline (path signal 120  1690 13510  11050 13510))
      (outline (path signal 120  1690 13510  11771 13510))
      (outline (path signal 120  1690 13510  12491 13510))
      (outline (path signal 120  1690 13510  1690 13150))
      (outline (path signal 120  1690 12790  1690 12430))
      (outline (path signal 120  1690 12071  1690 11711))
      (outline (path signal 120  1690 11351  1690 10991))
      (outline (path signal 120  1690 10631  1690 10271))
      (outline (path signal 120  1690 9910  1690 9550))
      (outline (path signal 120  1690 9190  1690 8830))
      (outline (path signal 120  1690 8470  1690 8110))
      (outline (path signal 120  1690 7750  1690 7390))
      (outline (path signal 120  1690 7030  1690 6670))
      (outline (path signal 120  1690 6310  1690 5950))
      (outline (path signal 120  1690 5590  1690 5230))
      (outline (path signal 120  1690 4870  1690 4510))
      (outline (path signal 120  1690 4150  1690 3790))
      (outline (path signal 120  1690 3430  1690 3070))
      (outline (path signal 120  1690 2710  1690 2350))
      (outline (path signal 120  1690 1990  1690 1630))
      (outline (path signal 120  1690 1270  1690 910))
      (outline (path signal 120  1690 550  1690 190))
      (outline (path signal 120  1690 -170  1690 -530))
      (outline (path signal 120  1690 -890  1690 -1250))
      (outline (path signal 120  1690 -1611  1690 -1970))
      (outline (path signal 120  1690 -2331  1690 -2691))
      (outline (path signal 120  1690 -3051  1690 -3411))
      (outline (path signal 120  1690 -3510  1690 -3510))
      (outline (path signal 120  1690 -3510  2410 -3510))
      (outline (path signal 120  1690 -3510  3130 -3510))
      (outline (path signal 120  1690 -3510  3850 -3510))
      (outline (path signal 120  1690 -3510  4570 -3510))
      (outline (path signal 120  1690 -3510  5290 -3510))
      (outline (path signal 120  1690 -3510  6010 -3510))
      (outline (path signal 120  1690 -3510  6730 -3510))
      (outline (path signal 120  1690 -3510  7450 -3510))
      (outline (path signal 120  1690 -3510  8170 -3510))
      (outline (path signal 120  1690 -3510  8890 -3510))
      (outline (path signal 120  1690 -3510  9610 -3510))
      (outline (path signal 120  1690 -3510  10330 -3510))
      (outline (path signal 120  1690 -3510  11050 -3510))
      (outline (path signal 120  1690 -3510  11771 -3510))
      (outline (path signal 120  1690 -3510  12491 -3510))
      (outline (path signal 120  1690 13510  12550 13510))
      (outline (path signal 120  1690 13510  1690 -3510))
      (outline (path signal 120  1690 -3510  12550 -3510))
      (outline (path signal 50  -1450 13700  -1450 -3700))
      (outline (path signal 50  -1450 -3700  21250 -3700))
      (outline (path signal 50  21250 -3700  21250 13700))
      (outline (path signal 50  21250 13700  -1450 13700))
      (outline (path signal 50  -1450 13700  -1450 -3700))
      (outline (path signal 50  -1450 -3700  21250 -3700))
      (outline (path signal 50  21250 -3700  21250 13700))
      (outline (path signal 50  21250 13700  -1450 13700))
      (pin Round[A]Pad_2340_um 3 0 10000)
      (pin Round[A]Pad_2340_um 2 0 5000)
      (pin Round[A]Pad_2340_um 1 0 0)
      (keepout "" (circle F.Cu 7500 12550 5000))
      (keepout "" (circle B.Cu 7500 12550 5000))
    )
    (image Buttons_Switches_THT:SW_DIP_x1_W7.62mm_Piano
      (outline (path signal 120  -1910 2370  -1910 1100))
      (outline (path signal 120  -1910 2370  1140 2370))
      (outline (path signal 100  -590 2050  9210 2050))
      (outline (path signal 100  9210 2050  9210 -2050))
      (outline (path signal 100  9210 -2050  -1590 -2050))
      (outline (path signal 100  -1590 -2050  -1590 1050))
      (outline (path signal 100  -1590 1050  -590 2050))
      (outline (path signal 100  -1590 750  -1590 -750))
      (outline (path signal 100  -1590 -750  -3390 -750))
      (outline (path signal 100  -3390 -750  -3390 750))
      (outline (path signal 100  -3390 750  -1590 750))
      (outline (path signal 120  -1710 2170  9330 2170))
      (outline (path signal 120  9330 2170  9330 -2170))
      (outline (path signal 120  9330 -2170  -1710 -2170))
      (outline (path signal 120  -1710 -2170  -1710 2170))
      (outline (path signal 120  -3450 870  -3450 -870))
      (outline (path signal 120  -3450 -870  -1710 -870))
      (outline (path signal 120  -1710 -870  -1710 870))
      (outline (path signal 120  -1710 870  -3450 870))
      (outline (path signal 50  -3700 2300  -3700 -2300))
      (outline (path signal 50  -3700 -2300  9500 -2300))
      (outline (path signal 50  9500 -2300  9500 2300))
      (outline (path signal 50  9500 2300  -3700 2300))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image mysensors_arduino:pro_mini
      (outline (path signal 150  15240 -9144  15240 8890))
      (outline (path signal 150  -17526 8890  -17526 -9144))
      (outline (path signal 150  15240 -9144  -17526 -9144))
      (outline (path signal 150  -17526 8890  15240 8890))
      (pin Oval[A]Pad_1501.14x2199.64_um 28 5080 5080)
      (pin Oval[A]Pad_1501.14x2199.64_um 27 7620 5080)
      (pin Oval[A]Pad_1501.14x2199.64_um 1 -13970 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 2 -11430 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 3 -8890 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 4 -6350 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 5 -3810 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 6 -1270 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 7 1270 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 8 3810 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 9 6350 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 10 8890 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 11 11430 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 12 13970 -7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 13 13970 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 14 11430 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 15 8890 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 16 6350 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 17 3810 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 18 1270 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 19 -1270 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 20 -3810 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 21 -6350 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 22 -8890 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 23 -11430 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 24 -13970 7620)
      (pin Oval[A]Pad_1501.14x2199.64_um 25 -2540 5080)
      (pin Oval[A]Pad_1501.14x2199.64_um 26 -5080 5080)
      (pin Oval[A]Pad_2199.64x1501.14_um 27@1 13970 5080)
      (pin Oval[A]Pad_2199.64x1501.14_um 28@1 13970 2540)
      (pin Oval[A]Pad_2199.64x1501.14_um 29 13970 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle F.Cu 2340))
      (shape (circle B.Cu 2340))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[A]Pad_4800_um
      (shape (circle F.Cu 4800))
      (shape (circle B.Cu 4800))
      (attach off)
    )
    (padstack Oval[A]Pad_2199.64x1501.14_um
      (shape (path F.Cu 1501.14  -349.25 0  349.25 0))
      (shape (path B.Cu 1501.14  -349.25 0  349.25 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1501.14x2199.64_um
      (shape (path F.Cu 1501.14  0 -349.25  0 349.25))
      (shape (path B.Cu 1501.14  0 -349.25  0 349.25))
      (attach off)
    )
    (padstack Oval[A]Pad_1510x3010_um
      (shape (path F.Cu 1510  0 -750  0 750))
      (shape (path B.Cu 1510  0 -750  0 750))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x2600_um
      (shape (path F.Cu 1800  0 -400  0 400))
      (shape (path B.Cu 1800  0 -400  0 400))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_4800x4800_um
      (shape (rect F.Cu -2400 -2400 2400 2400))
      (shape (rect B.Cu -2400 -2400 2400 2400))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x2600_um
      (shape (rect F.Cu -900 -1300 900 1300))
      (shape (rect B.Cu -900 -1300 900 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 J1-1 U1-1)
    )
    (net GND
      (pins C1-2 C2-2 DS1-3 DS1-7 J1-2 M1-3 M2-3 R1-2 R4-2 R5-1 RV1-3 U1-2 uP1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 DS1-4 M1-2 M2-2 R3-1 RV1-1 SW1-2 U1-3 uP1-3)
    )
    (net "Net-(DS1-Pad1)"
      (pins DS1-1)
    )
    (net "Net-(DS1-Pad2)"
      (pins DS1-2 uP1-28 uP1-28@1)
    )
    (net "Net-(DS1-Pad5)"
      (pins DS1-5 RV1-2)
    )
    (net "Net-(DS1-Pad6)"
      (pins DS1-6 uP1-17)
    )
    (net "Net-(DS1-Pad8)"
      (pins DS1-8 uP1-18)
    )
    (net "Net-(DS1-Pad9)"
      (pins DS1-9 uP1-13)
    )
    (net "Net-(DS1-Pad10)"
      (pins DS1-10 uP1-14)
    )
    (net "Net-(DS1-Pad11)"
      (pins DS1-11 uP1-15)
    )
    (net "Net-(DS1-Pad12)"
      (pins DS1-12 uP1-16)
    )
    (net "Net-(DS1-Pad13)"
      (pins DS1-13)
    )
    (net "Net-(DS1-Pad14)"
      (pins DS1-14)
    )
    (net "Net-(DS1-Pad15)"
      (pins DS1-15)
    )
    (net "Net-(DS1-Pad16)"
      (pins DS1-16)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(M1-Pad1)"
      (pins M1-1 uP1-12)
    )
    (net "Net-(M2-Pad1)"
      (pins M2-1 uP1-11)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 R3-2 R4-1)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 uP1-29)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 SW1-1 uP1-26)
    )
    (net "Net-(uP1-Pad27)"
      (pins uP1-27 uP1-27@1)
    )
    (net "Net-(uP1-Pad2)"
      (pins uP1-2)
    )
    (net "Net-(uP1-Pad4)"
      (pins uP1-4)
    )
    (net "Net-(uP1-Pad6)"
      (pins uP1-6)
    )
    (net "Net-(uP1-Pad7)"
      (pins uP1-7)
    )
    (net "Net-(uP1-Pad8)"
      (pins uP1-8)
    )
    (net "Net-(uP1-Pad9)"
      (pins uP1-9)
    )
    (net "Net-(uP1-Pad10)"
      (pins uP1-10)
    )
    (net "Net-(uP1-Pad19)"
      (pins uP1-19)
    )
    (net "Net-(uP1-Pad20)"
      (pins uP1-20)
    )
    (net "Net-(uP1-Pad21)"
      (pins uP1-21)
    )
    (net "Net-(uP1-Pad22)"
      (pins uP1-22)
    )
    (net "Net-(uP1-Pad23)"
      (pins uP1-23)
    )
    (net "Net-(uP1-Pad24)"
      (pins uP1-24)
    )
    (net "Net-(uP1-Pad25)"
      (pins uP1-25)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(DS1-Pad1)"
      "Net-(DS1-Pad10)" "Net-(DS1-Pad11)" "Net-(DS1-Pad12)" "Net-(DS1-Pad13)"
      "Net-(DS1-Pad14)" "Net-(DS1-Pad15)" "Net-(DS1-Pad16)" "Net-(DS1-Pad2)"
      "Net-(DS1-Pad5)" "Net-(DS1-Pad6)" "Net-(DS1-Pad8)" "Net-(DS1-Pad9)"
      "Net-(J1-Pad3)" "Net-(M1-Pad1)" "Net-(M2-Pad1)" "Net-(R1-Pad1)" "Net-(R2-Pad1)"
      "Net-(R2-Pad2)" "Net-(R5-Pad2)" "Net-(uP1-Pad10)" "Net-(uP1-Pad19)"
      "Net-(uP1-Pad2)" "Net-(uP1-Pad20)" "Net-(uP1-Pad21)" "Net-(uP1-Pad22)"
      "Net-(uP1-Pad23)" "Net-(uP1-Pad24)" "Net-(uP1-Pad25)" "Net-(uP1-Pad27)"
      "Net-(uP1-Pad4)" "Net-(uP1-Pad6)" "Net-(uP1-Pad7)" "Net-(uP1-Pad8)"
      "Net-(uP1-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
