Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 17:36:42 2024
| Host         : BOOK-69BD3QPCMV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
| Design       : main_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            8 |
| No           | No                    | Yes                    |             177 |           80 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             300 |          161 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |              29 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                       Enable Signal                      |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/TX_UART_0/U0/tx_data_out                          | main_i/TX_UART_0/U0/tx_data_out0                |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/RX_UART_0/U0/current_state[3]_i_1_n_0             |                                                 |                3 |              4 |         1.33 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/Debugger_0/U0/tx_instruction_buffer_0             |                                                 |                4 |              6 |         1.50 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/Pipelining_WriteBack_0/U0/Is_ALU_OP_out           |                                                 |                5 |              6 |         1.20 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/TX_UART_0/U0/clk_cnt                              | main_i/TX_UART_0/U0/clk_cnt[6]_i_1_n_0          |                2 |              7 |         3.50 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/RX_UART_0/U0/clock_cnt[6]_i_2_n_0                 | main_i/RX_UART_0/U0/clock_cnt[6]_i_1_n_0        |                3 |              7 |         2.33 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/TX_UART_0/U0/tx_data[7]_i_1_n_0                   |                                                 |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/RX_UART_0/U0/data_output[7]_i_1_n_0               |                                                 |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/Debugger_0/U0/rx_instruction_buffer               |                                                 |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/Debugger_0/U0/tx_data[7]_i_1_n_0                  |                                                 |                4 |              8 |         2.00 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG |                                                          | Reset_IBUF                                      |                2 |              9 |         4.50 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG |                                                          |                                                 |                1 |             10 |        10.00 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1_n_0 |                                                 |                3 |             12 |         4.00 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         | main_i/Debugger_0/U0/tx_instruction_buffer_0             | main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0 |                7 |             14 |         2.00 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg5_5                               |                                                 |                7 |             16 |         2.29 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg3_3                               |                                                 |                7 |             16 |         2.29 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg4_4                               |                                                 |                8 |             16 |         2.00 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/RegC_11                              |                                                 |               10 |             16 |         1.60 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/RegD_12                              |                                                 |               13 |             16 |         1.23 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg9_9                               |                                                 |               12 |             16 |         1.33 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg8_8                               |                                                 |               10 |             16 |         1.60 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/RegE_13                              |                                                 |               13 |             16 |         1.23 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg6_6                               |                                                 |                7 |             16 |         2.29 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/RegA                                 |                                                 |                7 |             16 |         2.29 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/RegB_10                              |                                                 |               11 |             16 |         1.45 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg7_7                               |                                                 |                9 |             16 |         1.78 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1_n_0         | Reset_IBUF                                      |                4 |             16 |         4.00 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg1_1                               |                                                 |               10 |             16 |         1.60 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg0_0                               |                                                 |                6 |             16 |         2.67 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/RegFile_0/U0/Reg2_2                               |                                                 |                6 |             16 |         2.67 |
|  main_i/clk_wiz_0/inst/Debug_CLK100MHZ         |                                                          |                                                 |                7 |             18 |         2.57 |
|  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG | main_i/Pipelining_Execution_0/U0/RAM_Write_out           |                                                 |               16 |             64 |         4.00 |
|  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG |                                                          | Reset_IBUF                                      |               78 |            168 |         2.15 |
+------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


