# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do control_unit_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {control_unit.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:28 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." control_unit.vo 
# -- Compiling module control_unit
# -- Compiling module hard_block
# 
# Top level modules:
# 	control_unit
# End time: 17:29:29 on Nov 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 13/control_unit {C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:29 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit" C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:29:29 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 13/control_unit {C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:29 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit" C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 17:29:29 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 13/control_unit {C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:29 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit" C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:29:29 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 13/control_unit {C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:29 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit" C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 17:29:30 on Nov 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  tester
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" tester 
# Start time: 17:29:30 on Nov 26,2020
# ** Error: (vsim-3170) Could not find 'tester'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/simulation/modelsim/gate_work
#             C:/Users/mosab/Desktop/CA LABS/Week 13/control_unit/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./control_unit_run_msim_gate_verilog.do PAUSED at line 15
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.testbench 
# Start time: 17:29:30 on Nov 26,2020
# Loading work.testbench
# Loading work.control_unit
# Loading work.main_decoder
# Loading work.alu_decoder
run -all
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x20 ALUControl = 010
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x22 ALUControl = 110
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x24 ALUControl = 000
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x25 ALUControl = 001
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x2a ALUControl = 111
# opcode = 0x23 RegWrite = 1 RegDst = 0 ALUSrc = 1 Branch = 0 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = 010
# opcode = 0x2b RegWrite = 0 RegDst = 0 ALUSrc = 1 Branch = 0 MemWrite = 1 MemtoReg = 1 funct = 0x2a ALUControl = 010
# opcode = 0x04 RegWrite = 0 RegDst = 0 ALUSrc = 0 Branch = 1 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = 110
# End time: 17:30:35 on Nov 26,2020, Elapsed time: 0:01:05
# Errors: 1, Warnings: 0
