 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:17:19 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.66% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (957.29,243.12)                      1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/Q (fd2qd1_hd)   0.4515               0.9250    0.5924 @   1.3424 f    (948.16,243.62)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid (net)     7   0.0434                     0.9250    0.0000     1.3424 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (spi_master)                              0.9250    0.0000     1.3424 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (net)   0.0434                            0.9250    0.0000     1.3424 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/EN (SNPS_CLOCK_GATE_HIGH_spi_master_0)   0.9250   0.0000   1.3424 f (netlink)                   
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/EN (net)   0.0434        0.9250    0.0000     1.3424 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4515  -0.0056   0.9250  -0.0056 @   1.3367 f (1032.20,235.91) d u  1.05
  data arrival time                                                                                                   1.3367                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch/CK (cglpd1_hd)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0588     0.9838                                            
  data required time                                                                                                  0.9838                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9838                                            
  data arrival time                                                                                                  -1.3367                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3529                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (900.31,283.33)               1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (fd2qd1_hd)   0.1538        0.9250    0.4164 @   1.1664 f    (909.44,282.82)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0082              0.9250    0.0000     1.1664 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U73/A (or2d1_hd)   0.0000    0.1538    0.0000     0.9250    0.0000 @   1.1665 f    (917.93,300.80)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U73/Y (or2d1_hd)             0.1141               0.9250    0.2114 @   1.3778 f    (919.53,300.90)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n145 (net)     1   0.0052                         0.9250    0.0000     1.3778 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.3778 f (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0052          0.9250    0.0000     1.3778 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/EN (cglpd1_hd)   0.0000   0.1141   0.0000   0.9250   0.0000 @   1.3779 f (919.12,312.12) d u  1.05
  data arrival time                                                                                                   1.3779                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0894     1.0144                                            
  data required time                                                                                                  1.0144                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0144                                            
  data arrival time                                                                                                  -1.3779                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3635                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0177   0.9250   0.0000   0.7500 r  (1166.73,254.52)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/Q (fd2qd1_hd)     0.2054               0.9250    0.4523 @   1.2023 f    (1157.60,254.02)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_valid (net)     3   0.0141                       0.9250    0.0000     1.2023 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_DV (uart_tx)                                       0.9250    0.0000     1.2023 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_DV (net)   0.0141                                  0.9250    0.0000     1.2023 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/icc_place5/B (ad2d2_hd)   0.0000   0.2054    0.0000     0.9250    0.0001 @   1.2023 f    (1174.90,236.35)                      1.05
  khu_sensor_top/uart_controller/uart_tx/icc_place5/Y (ad2d2_hd)            0.0899               0.9250    0.2046 @   1.4069 f    (1175.88,236.05)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n48 (net)     1   0.0081                                0.9250    0.0000     1.4069 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_0)   0.9250   0.0000   1.4069 f (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/EN (net)   0.0081              0.9250    0.0000     1.4069 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0899   0.0000   0.9250   0.0001 @   1.4070 f (1190.16,254.52) d u   1.05
  data arrival time                                                                                                   1.4070                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0935     1.0185                                            
  data required time                                                                                                  1.0185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0185                                            
  data arrival time                                                                                                  -1.4070                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3884                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0001   0.9250   0.0000   0.7500 r (759.29,452.02)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1eqd1_hd)    0.2393               0.9250    0.4425 @   1.1925 f    (759.84,452.26)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0199                       0.9250    0.0000     1.1925 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U219/A (oa21d1_hd)   0.0000   0.2393   -0.0121     0.9250   -0.0129 @   1.1796 f    (744.85,452.26)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U219/Y (oa21d1_hd)            0.3011               0.9250    0.2522 @   1.4318 r    (745.46,452.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n81 (net)     1   0.0111                           0.9250    0.0000     1.4318 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.4318 r (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0111                 0.9250    0.0000     1.4318 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/EN (cglpd1_hd)   0.0000   0.3011  -0.0154   0.9250  -0.0164 @   1.4153 r (718.04,427.33) d u       1.05
  data arrival time                                                                                                   1.4153                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4153                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4803                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (824.41,326.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg/Q (fd1eqd1_hd)       0.2067               0.9250    0.4222 @   1.1722 f    (824.96,326.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard (net)     4   0.0161                          0.9250    0.0000     1.1722 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U248/C (oa211d1_hd)   0.0000   0.2067    0.0000     0.9250    0.0001 @   1.1723 f    (820.56,318.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U248/Y (oa211d1_hd)            0.2145               0.9250    0.1266 @   1.2989 r    (820.65,318.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n884 (net)     1   0.0044                           0.9250    0.0000     1.2989 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U249/B (nd2bd1_hd)   0.0000    0.2145   -0.0024     0.9250   -0.0026 @   1.2963 r    (817.79,315.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U249/Y (nd2bd1_hd)             0.2820               0.9250    0.1881 @   1.4844 f    (816.89,315.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1157 (net)     4   0.0197                          0.9250    0.0000     1.4844 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6)   0.9250   0.0000   1.4844 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/EN (net)   0.0197                0.9250    0.0000     1.4844 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.2820   0.0000   0.9250   0.0001 @   1.4845 f (806.92,351.11) d u      1.05
  data arrival time                                                                                                   1.4845                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0667     0.9917                                            
  data required time                                                                                                  0.9917                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9917                                            
  data arrival time                                                                                                  -1.4845                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4928                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (612.33,876.82)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg/Q (fd1eqd1_hd)   0.2284               0.9250    0.4357 @   1.1857 f    (612.88,877.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard (net)     4   0.0186                      0.9250    0.0000     1.1857 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U248/C (oa211d1_hd)   0.0000   0.2284  -0.0009   0.9250  -0.0009 @   1.1848 f    (613.32,884.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U248/Y (oa211d1_hd)        0.2112               0.9250    0.1268 @   1.3116 r    (613.41,884.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n890 (net)     1   0.0038                       0.9250    0.0000     1.3116 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U249/B (nd2bd1_hd)   0.0000   0.2112  -0.0012   0.9250   -0.0013 @   1.3103 r    (610.11,884.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U249/Y (nd2bd1_hd)         0.3177               0.9250    0.2048 @   1.5150 f    (609.21,883.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1161 (net)     4   0.0228                      0.9250    0.0000     1.5150 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6)   0.9250   0.0000   1.5150 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/EN (net)   0.0228            0.9250    0.0000     1.5150 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3177  -0.0273   0.9250  -0.0292 @   1.4859 f (628.72,919.91) d u  1.05
  data arrival time                                                                                                   1.4859                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0650     0.9900                                            
  data required time                                                                                                  0.9900                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9900                                            
  data arrival time                                                                                                  -1.4859                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4958                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0001   0.9250   0.0000   0.7500 r (807.03,628.82)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/Q (fd1eqd1_hd)   0.1681               0.9250    0.3982 @   1.1482 f    (806.48,628.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY (net)     3   0.0116                      0.9250    0.0000     1.1482 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U16/B (nd2d1_hd)          0.0000    0.1681   -0.0006     0.9250   -0.0006 @   1.1476 f    (806.92,632.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U16/Y (nd2d1_hd)                    0.3659               0.9250    0.2136 @   1.3612 r    (807.51,631.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n4 (net)     3   0.0175                                  0.9250    0.0000     1.3612 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U48/A (ivd1_hd)           0.0000    0.3659   -0.0184     0.9250   -0.0197 @   1.3415 r    (846.52,617.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U48/Y (ivd1_hd)                     0.2075               0.9250    0.1785 @   1.5200 f    (846.96,617.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n270 (net)     2   0.0154                                0.9250    0.0000     1.5200 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_0)   0.9250   0.0000   1.5200 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/EN (net)   0.0154                  0.9250    0.0000     1.5200 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch/EN (cglpd1_hd)   0.0000   0.2075  -0.0205   0.9250  -0.0219 @   1.4980 f (866.76,650.53) d u        1.05
  data arrival time                                                                                                   1.4980                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0734     0.9984                                            
  data required time                                                                                                  0.9984                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9984                                            
  data arrival time                                                                                                  -1.4980                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4996                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (447.77,401.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/guard_reg/Q (fd1eqd1_hd)     0.2484               0.9250    0.4475 @   1.1975 f    (448.32,401.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/guard (net)     4   0.0209                        0.9250    0.0000     1.1975 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U248/C (oa211d1_hd)   0.0000   0.2484   0.0000    0.9250    0.0001 @   1.1976 f    (439.52,405.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U248/Y (oa211d1_hd)          0.2306               0.9250    0.1401 @   1.3377 r    (439.61,405.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n890 (net)     1   0.0048                         0.9250    0.0000     1.3377 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U249/B (nd2bd1_hd)   0.0000   0.2306  -0.0202     0.9250   -0.0216 @   1.3160 r    (431.92,405.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U249/Y (nd2bd1_hd)           0.3135               0.9250    0.2067 @   1.5227 f    (431.01,405.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1161 (net)     4   0.0224                        0.9250    0.0000     1.5227 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6)   0.9250   0.0000   1.5227 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/EN (net)   0.0224              0.9250    0.0000     1.5227 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3135  -0.0277   0.9250  -0.0297 @   1.4931 f (468.56,398.52) d u    1.05
  data arrival time                                                                                                   1.4931                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0652     0.9902                                            
  data required time                                                                                                  0.9902                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9902                                            
  data arrival time                                                                                                  -1.4931                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5029                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_0_/CK (fd3qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000    0.7500 r    (957.75,535.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_0_/Q (fd3qd1_hd)        0.3776               0.9250    0.5417 @   1.2917 f    (949.98,535.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z[0] (net)     3   0.0348                          0.9250    0.0000     1.2917 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z[0] (float_adder_0)                               0.9250    0.0000     1.2917 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/w_add_Z[0] (net)   0.0348                                0.9250    0.0000     1.2917 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U91/B (scg6d1_hd)         0.0000    0.3776   -0.0957     0.9250   -0.1024 @   1.1893 f    (870.21,538.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U91/Y (scg6d1_hd)                   0.1208               0.9250    0.3347 @   1.5240 f    (868.08,538.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n311 (net)     1   0.0043                                0.9250    0.0000     1.5240 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_3)   0.9250   0.0000   1.5240 f  (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/EN (net)   0.0043                0.9250    0.0000     1.5240 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1208   0.0000   0.9250   0.0000 @   1.5240 f (867.64,531.11) d u      1.05
  data arrival time                                                                                                   1.5240                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0883     1.0133                                            
  data required time                                                                                                  1.0133                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0133                                            
  data arrival time                                                                                                  -1.5240                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5108                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1074.11,232.93)       d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3661               0.9250    0.5466 @   1.2966 f    (1083.24,232.42)       d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[2] (net)     9   0.0333                       0.9250    0.0000     1.2966 f    [0.01,0.03]                           
  khu_sensor_top/uart_controller/uart_rx/U91/C (oa21d1_hd)        0.0000    0.3661    0.0000     0.9250    0.0010 @   1.2977 f    (1105.21,232.57)                      1.05
  khu_sensor_top/uart_controller/uart_rx/U91/Y (oa21d1_hd)                  0.2401               0.9250    0.1548 @   1.4525 r    (1104.94,232.77)                      1.05
  khu_sensor_top/uart_controller/uart_rx/n90 (net)     1   0.0043                                0.9250    0.0000     1.4525 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)   0.9250   0.0000   1.4525 r (netlink)                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0043              0.9250    0.0000     1.4525 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/EN (cglpd1_hd)   0.0000   0.2401   0.0000   0.9250   0.0000 @   1.4525 r (1110.96,232.93) d u   1.05
  data arrival time                                                                                                   1.4525                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4525                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5175                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (801.31,653.52)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/Q (fd2qd1_hd)       0.2513               0.9250    0.4827 @   1.2327 f    (810.44,654.02)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid (net)     2   0.0196                         0.9250    0.0000     1.2327 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (iir_notch)                             0.9250    0.0000     1.2327 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (net)   0.0196                          0.9250    0.0000     1.2327 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U1092/A (ad2d2_hd)      0.0000    0.2513   -0.0212     0.9250   -0.0226 @   1.2100 f    (818.36,714.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1092/Y (ad2d2_hd)                0.3507               0.9250    0.3418 @   1.5518 f    (819.92,715.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n141 (net)     6   0.0688                              0.9250    0.0000     1.5518 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_1)   0.9250   0.0000   1.5518 f (netlink)                          
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_0/EN (net)   0.0688              0.9250    0.0000     1.5518 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3507  -0.0410   0.9250  -0.0414 @   1.5104 f (836.40,816.12) d u    1.05
  data arrival time                                                                                                   1.5104                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0635     0.9885                                            
  data required time                                                                                                  0.9885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9885                                            
  data arrival time                                                                                                  -1.5104                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5220                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (801.31,653.52)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/Q (fd2qd1_hd)       0.2513               0.9250    0.4827 @   1.2327 f    (810.44,654.02)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid (net)     2   0.0196                         0.9250    0.0000     1.2327 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (iir_notch)                             0.9250    0.0000     1.2327 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (net)   0.0196                          0.9250    0.0000     1.2327 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U1092/A (ad2d2_hd)      0.0000    0.2513   -0.0212     0.9250   -0.0226 @   1.2100 f    (818.36,714.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1092/Y (ad2d2_hd)                0.3507               0.9250    0.3418 @   1.5518 f    (819.92,715.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n141 (net)     6   0.0688                              0.9250    0.0000     1.5518 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_1/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_3)   0.9250   0.0000   1.5518 f (netlink)                          
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_1/EN (net)   0.0688              0.9250    0.0000     1.5518 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3507  -0.0410   0.9250  -0.0411 @   1.5107 f (830.68,847.91) d u    1.05
  data arrival time                                                                                                   1.5107                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_1/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0635     0.9885                                            
  data required time                                                                                                  0.9885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9885                                            
  data arrival time                                                                                                  -1.5107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5222                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (801.31,653.52)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/Q (fd2qd1_hd)       0.2513               0.9250    0.4827 @   1.2327 f    (810.44,654.02)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid (net)     2   0.0196                         0.9250    0.0000     1.2327 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (iir_notch)                             0.9250    0.0000     1.2327 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (net)   0.0196                          0.9250    0.0000     1.2327 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U1092/A (ad2d2_hd)      0.0000    0.2513   -0.0212     0.9250   -0.0226 @   1.2100 f    (818.36,714.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1092/Y (ad2d2_hd)                0.3507               0.9250    0.3418 @   1.5518 f    (819.92,715.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n141 (net)     6   0.0688                              0.9250    0.0000     1.5518 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_2/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_2)   0.9250   0.0000   1.5518 f (netlink)                          
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_2/EN (net)   0.0688              0.9250    0.0000     1.5518 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_2/latch/EN (cglpd1_hd)   0.0000   0.3507  -0.0411   0.9250  -0.0408 @   1.5110 f (866.32,898.32) d u    1.05
  data arrival time                                                                                                   1.5110                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_2/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0635     0.9885                                            
  data required time                                                                                                  0.9885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9885                                            
  data arrival time                                                                                                  -1.5110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5226                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (523.01,1128.82)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard_reg/Q (fd1eqd1_hd)   0.2406               0.9250    0.4432 @   1.1932 f    (523.55,1129.06)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard (net)     4   0.0200                      0.9250    0.0000     1.1932 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U250/C (oa211d1_hd)   0.0000   0.2406  -0.0008   0.9250  -0.0008 @   1.1925 f    (521.80,1132.53)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U250/Y (oa211d1_hd)        0.2203               0.9250    0.1332 @   1.3257 r    (521.89,1132.59)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n892 (net)     1   0.0042                       0.9250    0.0000     1.3257 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U251/B (nd2bd1_hd)   0.0000   0.2203   0.0000   0.9250    0.0000 @   1.3257 r    (518.84,1136.37)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U251/Y (nd2bd1_hd)         0.2866               0.9250    0.1916 @   1.5173 f    (519.75,1135.96)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1178 (net)     4   0.0201                      0.9250    0.0000     1.5173 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6)   0.9250   0.0000   1.5173 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/EN (net)   0.0201            0.9250    0.0000     1.5173 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.2866  -0.0020   0.9250  -0.0021 @   1.5152 f (504.20,1111.32) d u  1.05
  data arrival time                                                                                                   1.5152                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0665     0.9915                                            
  data required time                                                                                                  0.9915                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9915                                            
  data arrival time                                                                                                  -1.5152                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5237                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1152.87,235.91)       d i            1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3890               0.9250    0.5594 @   1.3094 f    (1162.00,236.42)       d              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)    11   0.0360                       0.9250    0.0000     1.3094 f    [0.01,0.04]                           
  khu_sensor_top/uart_controller/uart_tx/U116/A (nd2d1_hd)        0.0000    0.3891   -0.0014     0.9250   -0.0003 @   1.3091 f    (1176.47,221.58)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U116/Y (nd2d1_hd)                  0.1525               0.9250    0.1509 @   1.4600 r    (1176.23,221.40)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n140 (net)     1   0.0043                               0.9250    0.0000     1.4600 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)   0.9250   0.0000   1.4600 r (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0043              0.9250    0.0000     1.4600 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/EN (cglpd1_hd)   0.0000   0.1525   0.0000   0.9250   0.0000 @   1.4600 r (1181.80,221.51) d u   1.05
  data arrival time                                                                                                   1.4600                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4600                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5250                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0329   0.9250   0.0000   0.7500 r (789.21,880.92)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/Q (fd2qd1_hd)   0.2187             0.9250    0.4611 @   1.2111 f    (780.08,880.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB (net)     1   0.0157                   0.9250    0.0000     1.2111 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_AB_STB (float_multiplier_2)                   0.9250    0.0000     1.2111 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_AB_STB (net)   0.0157                         0.9250    0.0000     1.2111 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U176/A (nd2d1_hd)   0.0000   0.2187  -0.0123    0.9250   -0.0130 @   1.1980 f    (705.67,876.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U176/Y (nd2d1_hd)          0.2684               0.9250    0.1705 @   1.3685 r    (705.43,876.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n862 (net)     1   0.0113                       0.9250    0.0000     1.3685 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U180/A (nr2d1_hd)   0.0000   0.2684  -0.0367    0.9250   -0.0393 @   1.3292 r    (657.28,869.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U180/Y (nr2d1_hd)          0.3192               0.9250    0.2272 @   1.5564 f    (657.03,870.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n700 (net)     3   0.0313                       0.9250    0.0000     1.5564 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0)   0.9250   0.0000   1.5564 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/EN (net)   0.0313                 0.9250    0.0000     1.5564 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/latch/EN (cglpd1_hd)   0.0000   0.3192  -0.0338   0.9250  -0.0360 @   1.5205 f (612.00,783.11) d u       1.05
  data arrival time                                                                                                   1.5205                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0649     0.9899                                            
  data required time                                                                                                  0.9899                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9899                                            
  data arrival time                                                                                                  -1.5205                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5305                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0001   0.9250   0.0000   0.7500 r (920.47,588.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/Q (fds2eqd1_hd)    0.1800               0.9250    0.4229 @   1.1729 f    (919.56,588.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK (net)     2   0.0116                        0.9250    0.0000     1.1729 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U287/B (nd2d1_hd)     0.0000    0.1800   -0.0017     0.9250   -0.0018 @   1.1711 f    (899.76,588.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U287/Y (nd2d1_hd)               0.2558               0.9250    0.1655 @   1.3366 r    (899.17,588.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n321 (net)     2   0.0106                            0.9250    0.0000     1.3366 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U289/A (nr2d1_hd)     0.0000    0.2558   -0.0018     0.9250   -0.0018 @   1.3348 r    (930.16,596.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U289/Y (nr2d1_hd)               0.3352               0.9250    0.2324 @   1.5671 f    (930.41,596.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n14 (net)     2   0.0334                             0.9250    0.0000     1.5671 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_0)   0.9250   0.0000   1.5671 f (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/EN (net)   0.0334                     0.9250    0.0000     1.5671 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.3352  -0.0422   0.9250  -0.0448 @   1.5223 f (930.56,686.53) d u           1.05
  data arrival time                                                                                                   1.5223                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/latch/CK (cglpd1_hd)                            0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0642     0.9892                                            
  data required time                                                                                                  0.9892                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9892                                            
  data arrival time                                                                                                  -1.5223                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5331                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (453.05,603.22)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)   0.2112              0.9250    0.4250 @   1.1750 f    (453.60,603.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK (net)     3   0.0166                     0.9250    0.0000     1.1750 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U145/B (nd2d1_hd)   0.0000   0.2112    0.0000     0.9250    0.0001 @   1.1751 f    (440.83,581.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U145/Y (nd2d1_hd)            0.2111               0.9250    0.1479 @   1.3230 r    (440.25,581.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n669 (net)     1   0.0071                         0.9250    0.0000     1.3230 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U148/A (nr2ad1_hd)   0.0000   0.2111  -0.0216     0.9250   -0.0232 @   1.2998 r    (439.09,593.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U148/Y (nr2ad1_hd)           0.4485               0.9250    0.2818 @   1.5816 f    (438.80,593.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n10 (net)     3   0.0464                          0.9250    0.0000     1.5816 f    [0.04,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0)   0.9250   0.0000   1.5816 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/EN (net)   0.0464                  0.9250    0.0000     1.5816 f    [0.04,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.4485  -0.0590   0.9250  -0.0626 @   1.5190 f (288.60,559.91) d u        1.05
  data arrival time                                                                                                   1.5190                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0589     0.9839                                            
  data required time                                                                                                  0.9839                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9839                                            
  data arrival time                                                                                                  -1.5190                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5350                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/CK (fd2qd1_hd)    0.0000    0.7000   -0.0001     0.9250    0.0000     0.7500 r    (785.03,581.52)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/Q (fd2qd1_hd)               0.3674               0.9250    0.5474 @   1.2974 f    (794.16,582.02)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate[0] (net)     8   0.0334                                 0.9250    0.0000     1.2974 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/U55/C (oa21d1_hd)                 0.0000    0.3674    0.0000     0.9250    0.0011 @   1.2985 f    (784.07,632.28)                       1.05
  khu_sensor_top/ads1292_filter/U55/Y (oa21d1_hd)                           0.2763               0.9250    0.1786 @   1.4771 r    (784.34,632.07)                       1.05
  khu_sensor_top/ads1292_filter/n109 (net)      1       0.0068                                   0.9250    0.0000     1.4771 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.4771 r (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0068             0.9250    0.0000     1.4771 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/EN (cglpd1_hd)   0.0000   0.2763   0.0000   0.9250   0.0000 @   1.4771 r (790.20,650.53) d u   1.05
  data arrival time                                                                                                   1.4771                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4771                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5421                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (907.79,297.73)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2002               0.9250    0.4489 @   1.1989 f    (916.92,297.22)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0135                      0.9250    0.0000     1.1989 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.1989 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0135                          0.9250    0.0000     1.1989 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2002   -0.0010     0.9250   -0.0009 @   1.1979 f    (964.00,297.61)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.2959               0.9250    0.1773 @   1.3752 r    (964.43,297.47)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0140                                   0.9250    0.0000     1.3752 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U194/C (nr4d1_hd)             0.0000    0.2959    0.0000     0.9250    0.0001 @   1.3753 r    (965.62,293.58)                       1.05
  khu_sensor_top/ads1292_controller/U194/Y (nr4d1_hd)                       0.1601               0.9250    0.1887 @   1.5640 f    (964.74,293.40)                       1.05
  khu_sensor_top/ads1292_controller/n164 (net)     1    0.0131                                   0.9250    0.0000     1.5640 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_6)   0.9250   0.0000   1.5640 f (netlink)         
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0131      0.9250    0.0000     1.5640 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1601  -0.0114   0.9250  -0.0121 @   1.5519 f (952.12,343.92) d u  1.05
  data arrival time                                                                                                   1.5519                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0815     1.0065                                            
  data required time                                                                                                  1.0065                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0065                                            
  data arrival time                                                                                                  -1.5519                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5453                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_29_/CK (fd3qd1_hd)   0.0000   0.7000  -0.0017   0.9250   0.0000    0.7500 r    (864.65,434.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_29_/Q (fd3qd1_hd)        0.0971               0.9250    0.3697 @   1.1197 f    (872.42,434.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[29] (net)     1   0.0030                          0.9250    0.0000     1.1197 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_29_/D (fd3qd1_hd)   0.0000   0.0971  -0.0007   0.9250  -0.0007 @   1.1190 f  (875.93,437.33)                       1.05
  data arrival time                                                                                                   1.1190                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_29_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0603     1.0503                                            
  data required time                                                                                                  1.0503                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0503                                            
  data arrival time                                                                                                  -1.1190                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0687                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0163   0.9250   0.0000   0.7500 r (268.47,528.12)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/Q (fd2qd1_hd)    0.0970               0.9250    0.3726 @   1.1226 f    (277.60,527.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[26] (net)     1   0.0026                      0.9250    0.0000     1.1226 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[26] (float_multiplier_5)                      0.9250    0.0000     1.1226 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[26] (net)   0.0026                            0.9250    0.0000     1.1226 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_26_/D (fd3qd1_hd)   0.0000   0.0970   0.0000   0.9250   0.0000 @   1.1226 f  (277.53,535.51)                       1.05
  data arrival time                                                                                                   1.1226                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_26_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0603     1.0503                                            
  data required time                                                                                                  1.0503                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0503                                            
  data arrival time                                                                                                  -1.1226                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0723                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_6_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0017   0.9250   0.0000   0.7500 r    (811.78,444.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_6_/Q (fds2eqd1_hd)       0.1095               0.9250    0.3746 @   1.1246 f    (810.88,444.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[6] (net)     1   0.0043                           0.9250    0.0000     1.1246 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_6_/D (fd3qd1_hd)   0.0000   0.1095  -0.0017   0.9250  -0.0018 @   1.1228 f   (811.25,463.51)                       1.05
  data arrival time                                                                                                   1.1228                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_6_/CK (fd3qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0577     1.0477                                            
  data required time                                                                                                  1.0477                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0477                                            
  data arrival time                                                                                                  -1.1228                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0751                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_28_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0164   0.9250   0.0000   0.7500 r (364.17,535.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_28_/Q (fd2qd1_hd)    0.1012               0.9250    0.3759 @   1.1259 f    (355.04,534.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[28] (net)     1   0.0029                      0.9250    0.0000     1.1259 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_B[28] (float_multiplier_5)                      0.9250    0.0000     1.1259 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_B[28] (net)   0.0029                            0.9250    0.0000     1.1259 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_28_/D (fd3qd1_hd)   0.0000   0.1012  -0.0008   0.9250  -0.0009 @   1.1250 f  (354.67,542.71)                       1.05
  data arrival time                                                                                                   1.1250                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_28_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0595     1.0495                                            
  data required time                                                                                                  1.0495                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0495                                            
  data arrival time                                                                                                  -1.1250                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0755                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r (235.03,542.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/Q (fd2qd1_hd)    0.1028               0.9250    0.3771 @   1.1271 f    (244.16,542.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[17] (net)     1   0.0031                      0.9250    0.0000     1.1271 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[17] (float_multiplier_5)                      0.9250    0.0000     1.1271 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[17] (net)   0.0031                            0.9250    0.0000     1.1271 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_/D (fd3qd1_hd)   0.0000   0.1028  -0.0005   0.9250  -0.0005 @   1.1266 f  (244.97,552.53)                       1.05
  data arrival time                                                                                                   1.1266                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0591     1.0491                                            
  data required time                                                                                                  1.0491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0491                                            
  data arrival time                                                                                                  -1.1266                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0775                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_23_/CK (fd3qd1_hd)   0.0000   0.7000  -0.0017   0.9250   0.0000    0.7500 r    (851.45,452.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_23_/Q (fd3qd1_hd)        0.1058               0.9250    0.3766 @   1.1266 f    (859.22,451.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[23] (net)     1   0.0039                          0.9250    0.0000     1.1266 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_23_/D (fd3qd1_hd)   0.0000   0.1058  -0.0003   0.9250  -0.0003 @   1.1263 f  (864.05,458.93)                       1.05
  data arrival time                                                                                                   1.1263                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_23_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0585     1.0485                                            
  data required time                                                                                                  1.0485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0485                                            
  data arrival time                                                                                                  -1.1263                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0778                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r (187.95,585.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_/Q (fd2qd1_hd)    0.1034               0.9250    0.3776 @   1.1276 f    (197.08,585.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[11] (net)     1   0.0031                      0.9250    0.0000     1.1276 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[11] (float_multiplier_5)                      0.9250    0.0000     1.1276 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[11] (net)   0.0031                            0.9250    0.0000     1.1276 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_11_/D (fd3qd1_hd)   0.0000   0.1034   0.0000   0.9250   0.0000 @   1.1276 f  (199.65,581.33)                       1.05
  data arrival time                                                                                                   1.1276                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_11_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0590     1.0490                                            
  data required time                                                                                                  1.0490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0490                                            
  data arrival time                                                                                                  -1.1276                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0786                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_31_/CK (fd3qd1_hd)   0.0000   0.7000  -0.0017   0.9250   0.0000    0.7500 r    (851.89,441.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_31_/Q (fd3qd1_hd)        0.1099               0.9250    0.3798 @   1.1298 f    (859.66,441.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[31] (net)     1   0.0043                          0.9250    0.0000     1.1298 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_31_/D (fd3qd1_hd)   0.0000   0.1099  -0.0031   0.9250  -0.0034 @   1.1264 f  (870.65,444.53)                       1.05
  data arrival time                                                                                                   1.1264                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_31_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0576     1.0476                                            
  data required time                                                                                                  1.0476                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0476                                            
  data arrival time                                                                                                  -1.1264                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0788                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_12_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r (207.53,531.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_12_/Q (fd2qd1_hd)    0.1046               0.9250    0.3785 @   1.1285 f    (198.40,531.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[12] (net)     1   0.0032                      0.9250    0.0000     1.1285 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[12] (float_multiplier_5)                      0.9250    0.0000     1.1285 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[12] (net)   0.0032                            0.9250    0.0000     1.1285 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_12_/D (fd3qd1_hd)   0.0000   0.1046   0.0000   0.9250   0.0000 @   1.1285 f  (199.65,542.71)                       1.05
  data arrival time                                                                                                   1.1285                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_12_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0587     1.0487                                            
  data required time                                                                                                  1.0487                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0487                                            
  data arrival time                                                                                                  -1.1285                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0797                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0163   0.9250   0.0000   0.7500 r (247.79,523.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/Q (fd2qd1_hd)    0.1047               0.9250    0.3786 @   1.1286 f    (256.92,524.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[29] (net)     1   0.0033                      0.9250    0.0000     1.1286 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[29] (float_multiplier_5)                      0.9250    0.0000     1.1286 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[29] (net)   0.0033                            0.9250    0.0000     1.1286 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_29_/D (fd3qd1_hd)   0.0000   0.1047   0.0000   0.9250   0.0000 @   1.1286 f  (260.37,530.93)                       1.05
  data arrival time                                                                                                   1.1286                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_29_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0587     1.0487                                            
  data required time                                                                                                  1.0487                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0487                                            
  data arrival time                                                                                                  -1.1286                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0799                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_25_/CK (fd3qd1_hd)   0.0000   0.7000  -0.0017   0.9250   0.0000    0.7500 r    (860.25,452.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_25_/Q (fd3qd1_hd)        0.1114               0.9250    0.3809 @   1.1309 f    (868.02,451.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[25] (net)     1   0.0044                          0.9250    0.0000     1.1309 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_25_/D (fd3qd1_hd)   0.0000   0.1114  -0.0025   0.9250  -0.0026 @   1.1283 f  (882.09,451.73)                       1.05
  data arrival time                                                                                                   1.1283                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_25_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0573     1.0473                                            
  data required time                                                                                                  1.0473                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0473                                            
  data arrival time                                                                                                  -1.1283                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0810                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_8_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r  (188.39,542.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_8_/Q (fd2qd1_hd)     0.1080               0.9250    0.3812 @   1.1312 f    (197.52,542.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[8] (net)     1   0.0036                       0.9250    0.0000     1.1312 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[8] (float_multiplier_5)                       0.9250    0.0000     1.1312 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[8] (net)   0.0036                             0.9250    0.0000     1.1312 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_8_/D (fd3qd1_hd)   0.0000   0.1080  -0.0021   0.9250  -0.0022 @   1.1290 f   (199.21,552.53)                       1.05
  data arrival time                                                                                                   1.1290                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_8_/CK (fd3qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0580     1.0480                                            
  data required time                                                                                                  1.0480                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0480                                            
  data arrival time                                                                                                  -1.1290                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0810                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0163   0.9250   0.0000   0.7500 r (224.91,516.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_/Q (fd2qd1_hd)    0.1077               0.9250    0.3810 @   1.1310 f    (234.04,517.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[22] (net)     1   0.0035                      0.9250    0.0000     1.1310 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[22] (float_multiplier_5)                      0.9250    0.0000     1.1310 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[22] (net)   0.0035                            0.9250    0.0000     1.1310 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_22_/D (fd3qd1_hd)   0.0000   0.1077   0.0000   0.9250   0.0000 @   1.1310 f  (240.13,523.73)                       1.05
  data arrival time                                                                                                   1.1310                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_22_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0581     1.0481                                            
  data required time                                                                                                  1.0481                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0481                                            
  data arrival time                                                                                                  -1.1310                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0829                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r  (188.83,574.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_/Q (fd2qd1_hd)     0.1090               0.9250    0.3819 @   1.1319 f    (197.96,574.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[6] (net)     1   0.0036                       0.9250    0.0000     1.1319 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[6] (float_multiplier_5)                       0.9250    0.0000     1.1319 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[6] (net)   0.0036                             0.9250    0.0000     1.1319 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_6_/D (fd3qd1_hd)   0.0000   0.1090   0.0000   0.9250   0.0000 @   1.1320 f   (204.93,574.13)                       1.05
  data arrival time                                                                                                   1.1320                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_6_/CK (fd3qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0578     1.0478                                            
  data required time                                                                                                  1.0478                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0478                                            
  data arrival time                                                                                                  -1.1320                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0842                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r  (187.95,567.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_/Q (fd2qd1_hd)     0.1098               0.9250    0.3826 @   1.1326 f    (197.08,567.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[7] (net)     1   0.0037                       0.9250    0.0000     1.1326 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[7] (float_multiplier_5)                       0.9250    0.0000     1.1326 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[7] (net)   0.0037                             0.9250    0.0000     1.1326 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_7_/D (fd3qd1_hd)   0.0000   0.1098   0.0000   0.9250   0.0000 @   1.1326 f   (198.77,571.51)                       1.05
  data arrival time                                                                                                   1.1326                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_7_/CK (fd3qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0576     1.0476                                            
  data required time                                                                                                  1.0476                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0476                                            
  data arrival time                                                                                                  -1.1326                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0850                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0043   0.9250   0.0000   0.7500 r (196.75,559.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/Q (fd2qd1_hd)    0.1122               0.9250    0.3845 @   1.1345 f    (205.88,560.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[10] (net)     1   0.0039                      0.9250    0.0000     1.1345 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[10] (float_multiplier_5)                      0.9250    0.0000     1.1345 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[10] (net)   0.0039                            0.9250    0.0000     1.1345 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_10_/D (fd3qd1_hd)   0.0000   0.1122   0.0000   0.9250   0.0000 @   1.1345 f  (212.99,566.93)                       1.05
  data arrival time                                                                                                   1.1345                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_10_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0571     1.0471                                            
  data required time                                                                                                  1.0471                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0471                                            
  data arrival time                                                                                                  -1.1345                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0874                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_25_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0163   0.9250   0.0000   0.7500 r (257.91,523.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_25_/Q (fd2qd1_hd)    0.1141               0.9250    0.3860 @   1.1360 f    (267.04,524.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[25] (net)     1   0.0041                      0.9250    0.0000     1.1360 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[25] (float_multiplier_5)                      0.9250    0.0000     1.1360 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[25] (net)   0.0041                            0.9250    0.0000     1.1360 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_25_/D (fd3qd1_hd)   0.0000   0.1141  -0.0014   0.9250  -0.0014 @   1.1345 f  (268.73,538.13)                       1.05
  data arrival time                                                                                                   1.1345                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_25_/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0567     1.0467                                            
  data required time                                                                                                  1.0467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0467                                            
  data arrival time                                                                                                  -1.1345                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0878                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_/CK (fd2d1_hd)   0.0000   0.7000  -0.0196   0.9250   0.0000   0.7500 r  (936.62,362.48)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_/Q (fd2d1_hd)     0.1251               0.9250    0.3924 @   1.1424 f    (928.00,362.14)                       1.05
  khu_sensor_top/ads1292_controller/n19 (net)     2     0.0055                                   0.9250    0.0000     1.1424 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_/D (fd2d1_hd)   0.0000   0.1251  -0.0013   0.9250  -0.0014 @   1.1409 f (927.41,369.61)                       1.05
  data arrival time                                                                                                   1.1409                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_/CK (fd2d1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0622     1.0522                                            
  data required time                                                                                                  1.0522                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0522                                            
  data arrival time                                                                                                  -1.1409                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0887                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_23_/CK (fd1qd1_hd)   0.0000   0.7000  -0.0076   0.9250   0.0000   0.7500 r    (646.82,412.55)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_23_/Q (fd1qd1_hd)       0.1266               0.9250    0.3830 @   1.1330 f    (640.60,412.70)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[23] (net)     1   0.0058                         0.9250    0.0000     1.1330 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_23_/D (fd3qd1_hd)   0.0000   0.1266   0.0000   0.9250   0.0000 @   1.1331 f (635.83,405.91)                       1.05
  data arrival time                                                                                                   1.1331                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_23_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0541     1.0441                                            
  data required time                                                                                                  1.0441                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0441                                            
  data arrival time                                                                                                  -1.1331                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0890                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0001   0.9250   0.0000    0.7500 r    (733.99,456.02)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/Q (fd1eqd1_hd)        0.1432               0.9250    0.3824 @   1.1324 f    (733.45,455.78)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_s (net)     1   0.0089                           0.9250    0.0000     1.1324 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/D (fd3qd1_hd)   0.0000   0.1432  -0.0027   0.9250  -0.0028 @   1.1296 f   (700.95,449.11)                       1.05
  data arrival time                                                                                                   1.1296                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/CK (fd3qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0505     1.0405                                            
  data required time                                                                                                  1.0405                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0405                                            
  data arrival time                                                                                                  -1.1296                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0891                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (1150.91,243.27)       d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.1007               0.9250    0.3725 @   1.1225 f    (1143.14,242.88)       d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0034                        0.9250    0.0000     1.1225 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.1007   0.0000   0.9250   0.0000 @   1.1226 f    (1140.07,235.73)       d              1.05
  data arrival time                                                                                                   1.1226                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0596     1.0496                                            
  data required time                                                                                                  1.0496                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0496                                            
  data arrival time                                                                                                  -1.1226                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0730                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0111   0.9250   0.0000    0.7500 r    (1037.15,304.92)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/Q (fd2qd1_hd)        0.1163               0.9250    0.3877 @   1.1377 f    (1046.28,304.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param[3] (net)     1   0.0043                          0.9250    0.0000     1.1377 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/D (fd2qd1_hd)   0.0000   0.1163   0.0000   0.9250    0.0000 @   1.1377 f    (1046.79,286.30)                      1.05
  data arrival time                                                                                                   1.1377                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0605     1.0505                                            
  data required time                                                                                                  1.0505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0505                                            
  data arrival time                                                                                                  -1.1377                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0872                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000     0.7500 r    (1060.47,333.73)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/Q (fd2qd1_hd)         0.1210               0.9250    0.3913 @   1.1413 f    (1069.60,333.22)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[6] (net)     1   0.0047                           0.9250    0.0000     1.1413 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/D (fd2qd1_hd)   0.0000   0.1210   0.0000   0.9250   0.0000 @   1.1413 f    (1067.03,315.10)                      1.05
  data arrival time                                                                                                   1.1413                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0596     1.0496                                            
  data required time                                                                                                  1.0496                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0496                                            
  data arrival time                                                                                                  -1.1413                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0918                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0111   0.9250   0.0000    0.7500 r    (1047.71,304.92)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/Q (fd2qd1_hd)        0.1225               0.9250    0.3925 @   1.1425 f    (1056.84,304.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param[2] (net)     1   0.0048                          0.9250    0.0000     1.1425 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/D (fd2qd1_hd)   0.0000   0.1225   0.0000   0.9250    0.0000 @   1.1425 f    (1064.25,290.54)                      1.05
  data arrival time                                                                                                   1.1425                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0593     1.0493                                            
  data required time                                                                                                  1.0493                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0493                                            
  data arrival time                                                                                                  -1.1425                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0933                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0065   0.9250   0.0000    0.7500 r    (1162.55,552.72)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd2qd1_hd)        0.1280               0.9250    0.3968 @   1.1468 f    (1171.68,553.22)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     1   0.0054                          0.9250    0.0000     1.1468 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (fd2qd1_hd)   0.0000   0.1280  -0.0039    0.9250   -0.0042 @   1.1426 f    (1172.19,571.34)                      1.05
  data arrival time                                                                                                   1.1426                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0581     1.0481                                            
  data required time                                                                                                  1.0481                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0481                                            
  data arrival time                                                                                                  -1.1426                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0945                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000     0.7500 r    (1057.83,307.92)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/Q (fd2qd1_hd)         0.1304               0.9250    0.3986 @   1.1486 f    (1066.96,308.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[2] (net)     1   0.0056                           0.9250    0.0000     1.1486 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/D (fd2qd1_hd)   0.0000   0.1304  -0.0050   0.9250  -0.0054 @   1.1432 f    (1074.81,300.70)                      1.05
  data arrival time                                                                                                   1.1432                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0577     1.0477                                            
  data required time                                                                                                  1.0477                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0477                                            
  data arrival time                                                                                                  -1.1432                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0956                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0065   0.9250   0.0000    0.7500 r    (1158.15,542.53)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd2qd1_hd)        0.1298               0.9250    0.3981 @   1.1481 f    (1167.28,542.02)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     1   0.0056                          0.9250    0.0000     1.1481 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/D (fd2qd1_hd)   0.0000   0.1298  -0.0038    0.9250   -0.0041 @   1.1440 f    (1169.11,559.90)                      1.05
  data arrival time                                                                                                   1.1440                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0578     1.0478                                            
  data required time                                                                                                  1.0478                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0478                                            
  data arrival time                                                                                                  -1.1440                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0963                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000    0.7500 r    (1048.59,312.12)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/Q (fd2qd1_hd)        0.1288               0.9250    0.3973 @   1.1473 f    (1057.72,311.62)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param[7] (net)     1   0.0055                          0.9250    0.0000     1.1473 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/D (fd2qd1_hd)   0.0000   0.1288  -0.0019   0.9250   -0.0020 @   1.1454 f    (1054.13,290.54)                      1.05
  data arrival time                                                                                                   1.1454                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0580     1.0480                                            
  data required time                                                                                                  1.0480                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0480                                            
  data arrival time                                                                                                  -1.1454                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0974                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0065   0.9250   0.0000    0.7500 r    (1142.31,552.72)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/Q (fd2qd1_hd)        0.1282               0.9250    0.3969 @   1.1469 f    (1151.44,553.22)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[0] (net)     1   0.0054                          0.9250    0.0000     1.1469 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/D (fd2qd1_hd)   0.0000   0.1282  -0.0013    0.9250   -0.0014 @   1.1455 f    (1155.77,571.34)                      1.05
  data arrival time                                                                                                   1.1455                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0581     1.0481                                            
  data required time                                                                                                  1.0481                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0481                                            
  data arrival time                                                                                                  -1.1455                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0974                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0111   0.9250   0.0000    0.7500 r    (1023.51,312.12)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/Q (fd2qd1_hd)        0.1320               0.9250    0.3998 @   1.1498 f    (1032.64,311.62)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param[4] (net)     1   0.0058                          0.9250    0.0000     1.1498 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/D (fd2qd1_hd)   0.0000   0.1320  -0.0027   0.9250   -0.0029 @   1.1470 f    (1037.99,293.50)                      1.05
  data arrival time                                                                                                   1.1470                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0573     1.0473                                            
  data required time                                                                                                  1.0473                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0473                                            
  data arrival time                                                                                                  -1.1470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0996                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0111   0.9250   0.0000     0.7500 r    (1092.37,293.52)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/Q (fd2qd1_hd)         0.1321               0.9250    0.3999 @   1.1499 f    (1083.24,294.02)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[4] (net)     1   0.0058                           0.9250    0.0000     1.1499 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/D (fd2qd1_hd)   0.0000   0.1321  -0.0006   0.9250  -0.0007 @   1.1493 f    (1090.65,276.14)                      1.05
  data arrival time                                                                                                   1.1493                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0573     1.0473                                            
  data required time                                                                                                  1.0473                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0473                                            
  data arrival time                                                                                                  -1.1493                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1020                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000     0.7500 r    (1056.07,322.32)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/Q (fd2qd1_hd)         0.1351               0.9250    0.4022 @   1.1522 f    (1065.20,322.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[1] (net)     1   0.0062                           0.9250    0.0000     1.1522 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/D (fd2qd1_hd)   0.0000   0.1351  -0.0022   0.9250  -0.0023 @   1.1499 f    (1070.85,307.90)                      1.05
  data arrival time                                                                                                   1.1499                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0567     1.0467                                            
  data required time                                                                                                  1.0467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0467                                            
  data arrival time                                                                                                  -1.1499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1032                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000     0.7500 r    (1078.29,315.11)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/Q (fd2qd1_hd)         0.1376               0.9250    0.4041 @   1.1541 f    (1069.16,315.62)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[0] (net)     1   0.0064                           0.9250    0.0000     1.1541 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/D (fd2qd1_hd)   0.0000   0.1376  -0.0036   0.9250  -0.0038 @   1.1503 f    (1068.65,283.34)                      1.05
  data arrival time                                                                                                   1.1503                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0562     1.0462                                            
  data required time                                                                                                  1.0462                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0462                                            
  data arrival time                                                                                                  -1.1503                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1041                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0111   0.9250   0.0000     0.7500 r    (1093.69,300.71)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_5_/Q (fd2qd1_hd)         0.1380               0.9250    0.4044 @   1.1544 f    (1084.56,301.22)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[5] (net)     1   0.0065                           0.9250    0.0000     1.1544 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/D (fd2qd1_hd)   0.0000   0.1380  -0.0037   0.9250  -0.0040 @   1.1504 f    (1080.67,290.54)                      1.05
  data arrival time                                                                                                   1.1504                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0561     1.0461                                            
  data required time                                                                                                  1.0461                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0461                                            
  data arrival time                                                                                                  -1.1504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1043                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000     0.7500 r    (1078.95,307.92)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_7_/Q (fd2qd1_hd)         0.1403               0.9250    0.4062 @   1.1562 f    (1088.08,308.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[7] (net)     1   0.0067                           0.9250    0.0000     1.1562 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/D (fd2qd1_hd)   0.0000   0.1403  -0.0034   0.9250  -0.0036 @   1.1526 f    (1084.63,283.34)                      1.05
  data arrival time                                                                                                   1.1526                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0556     1.0456                                            
  data required time                                                                                                  1.0456                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0456                                            
  data arrival time                                                                                                  -1.1526                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1069                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0065   0.9250   0.0000    0.7500 r    (1152.43,549.72)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/Q (fd2qd1_hd)        0.1403               0.9250    0.4061 @   1.1561 f    (1161.56,549.22)                      1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[6] (net)     1   0.0067                          0.9250    0.0000     1.1561 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/D (fd2qd1_hd)   0.0000   0.1403  -0.0018    0.9250   -0.0019 @   1.1542 f    (1166.03,578.54)                      1.05
  data arrival time                                                                                                   1.1542                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0556     1.0456                                            
  data required time                                                                                                  1.0456                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0456                                            
  data arrival time                                                                                                  -1.1542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1086                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0112   0.9250   0.0000    0.7500 r    (1021.53,322.32)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/Q (fd2qd1_hd)        0.1532               0.9250    0.4160 @   1.1660 f    (1012.40,322.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_second_param[6] (net)     1   0.0081                          0.9250    0.0000     1.1660 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/D (fd2qd1_hd)   0.0000   0.1532  -0.0039   0.9250   -0.0041 @   1.1619 f    (1020.69,293.50)                      1.05
  data arrival time                                                                                                   1.1619                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0530     1.0430                                            
  data required time                                                                                                  1.0430                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0430                                            
  data arrival time                                                                                                  -1.1619                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1189                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0111   0.9250   0.0000     0.7500 r    (1086.21,326.52)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/Q (fd2qd1_hd)         0.1750               0.9250    0.4322 @   1.1822 f    (1077.08,326.02)                      1.05
  khu_sensor_top/sensor_core/r_ads_first_param[3] (net)     1   0.0105                           0.9250    0.0000     1.1822 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/D (fd2qd1_hd)   0.0000   0.1750  -0.0045   0.9250  -0.0047 @   1.1774 f    (1064.39,283.34)                      1.05
  data arrival time                                                                                                   1.1774                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0485     1.0385                                            
  data required time                                                                                                  1.0385                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0385                                            
  data arrival time                                                                                                  -1.1774                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1389                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_5_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0199   0.9250   0.0000   0.7500 r  (1098.31,243.12)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_5_/Q (fd2qd1_hd)     0.2102               0.9250    0.4554 @   1.2054 f    (1107.44,243.62)                      1.05
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[5] (net)     5   0.0147                       0.9250    0.0000     1.2054 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[5] (uart_rx)                                  0.9250    0.0000     1.2054 f    (netlink)                             
  khu_sensor_top/uart_controller/N125 (net)             0.0147                                   0.9250    0.0000     1.2054 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_5_/D (fd2qd1_hd)   0.0000   0.2102   0.0000   0.9250   0.0000 @   1.2055 f    (1109.27,264.70)                      1.05
  data arrival time                                                                                                   1.2055                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_5_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0414     1.0314                                            
  data required time                                                                                                  1.0314                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0314                                            
  data arrival time                                                                                                  -1.2055                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1741                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0199   0.9250   0.0000   0.7500 r  (1129.99,247.32)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_0_/Q (fd2qd1_hd)     0.2235               0.9250    0.4642 @   1.2142 f    (1139.12,246.82)                      1.05
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[0] (net)     5   0.0162                       0.9250    0.0000     1.2142 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_rx/o_Rx_Byte[0] (uart_rx)                                  0.9250    0.0000     1.2142 f    (netlink)                             
  khu_sensor_top/uart_controller/N120 (net)             0.0162                                   0.9250    0.0000     1.2142 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/D (fd2qd1_hd)   0.0000   0.2235   0.0000   0.9250   0.0001 @   1.2143 f    (1143.01,261.74)                      1.05
  data arrival time                                                                                                   1.2143                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0386     1.0286                                            
  data required time                                                                                                  1.0286                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0286                                            
  data arrival time                                                                                                  -1.2143                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1857                                            


1
