

================================================================
== Vitis HLS Report for 'conv_acc4t'
================================================================
* Date:           Wed Mar  3 18:10:51 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_acc
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.302 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2567|     2567|  25.670 us|  25.670 us|  2568|  2568|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convolution_fu_764  |convolution  |      477|      477|  4.770 us|  4.770 us|  477|  477|     none|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2    |     1025|     1025|         3|          1|          1|  1024|       yes|
        |- WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3     |      257|      257|         3|          1|          1|   256|       yes|
        |- OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2  |      785|      785|         3|          1|          1|   784|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 3, States = { 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%out_0 = alloca i64 1"   --->   Operation 31 'alloca' 'out_0' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%out_1 = alloca i64 1"   --->   Operation 32 'alloca' 'out_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%out_2 = alloca i64 1"   --->   Operation 33 'alloca' 'out_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%out_3 = alloca i64 1"   --->   Operation 34 'alloca' 'out_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%w_0_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 35 'alloca' 'w_0_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%w_0_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 36 'alloca' 'w_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%w_0_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 37 'alloca' 'w_0_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%w_0_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 38 'alloca' 'w_0_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%w_1_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 39 'alloca' 'w_1_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%w_1_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 40 'alloca' 'w_1_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%w_1_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 41 'alloca' 'w_1_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%w_1_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 42 'alloca' 'w_1_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%w_2_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 43 'alloca' 'w_2_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%w_2_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 44 'alloca' 'w_2_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%w_2_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 45 'alloca' 'w_2_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%w_2_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 46 'alloca' 'w_2_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%w_3_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 47 'alloca' 'w_3_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%w_3_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 48 'alloca' 'w_3_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%w_3_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 49 'alloca' 'w_3_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%w_3_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 50 'alloca' 'w_3_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 51 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 52 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 57 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 32, void @empty_9, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %In_ddr"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 32, void @empty_6, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_ddr"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_ddr, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 32, void @empty_0, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_ddr"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln24 = br void" [source/conv_acc4t.cpp:24]   --->   Operation 65 'br' 'br_ln24' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.46>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i11 0, void, i11 %add_ln24_1, void %.split164" [source/conv_acc4t.cpp:24]   --->   Operation 66 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%L_ri = phi i5 0, void, i5 %select_ln24_1, void %.split164" [source/conv_acc4t.cpp:24]   --->   Operation 67 'phi' 'L_ri' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln26_2, void %.split164" [source/conv_acc4t.cpp:26]   --->   Operation 68 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%L_ci = phi i5 0, void, i5 %select_ln26_1, void %.split164" [source/conv_acc4t.cpp:26]   --->   Operation 69 'phi' 'L_ci' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%L_chi_1 = phi i3 0, void, i3 %add_ln28, void %.split164" [source/conv_acc4t.cpp:28]   --->   Operation 70 'phi' 'L_chi_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten17, i11 1" [source/conv_acc4t.cpp:24]   --->   Operation 71 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.94ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten17, i11 1024" [source/conv_acc4t.cpp:24]   --->   Operation 73 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split20, void %_Z7load_inPfPA16_A16_f.exit.i" [source/conv_acc4t.cpp:24]   --->   Operation 74 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln24 = add i5 %L_ri, i5 1" [source/conv_acc4t.cpp:24]   --->   Operation 75 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln26 = icmp_eq  i8 %indvar_flatten, i8 64" [source/conv_acc4t.cpp:26]   --->   Operation 76 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i5 0, i5 %L_ci" [source/conv_acc4t.cpp:24]   --->   Operation 77 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.41ns)   --->   "%select_ln24_1 = select i1 %icmp_ln26, i5 %add_ln24, i5 %L_ri" [source/conv_acc4t.cpp:24]   --->   Operation 78 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %select_ln24_1" [source/conv_acc4t.cpp:30]   --->   Operation 79 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln26, i1 1" [source/conv_acc4t.cpp:24]   --->   Operation 80 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln28 = icmp_eq  i3 %L_chi_1, i3 4" [source/conv_acc4t.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln28, i1 %xor_ln24" [source/conv_acc4t.cpp:24]   --->   Operation 82 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln26 = add i5 %select_ln24, i5 1" [source/conv_acc4t.cpp:26]   --->   Operation 83 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln24, i1 %icmp_ln26" [source/conv_acc4t.cpp:26]   --->   Operation 84 'or' 'or_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26, i3 0, i3 %L_chi_1" [source/conv_acc4t.cpp:26]   --->   Operation 85 'select' 'select_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.41ns)   --->   "%select_ln26_1 = select i1 %and_ln24, i5 %add_ln26, i5 %select_ln24" [source/conv_acc4t.cpp:26]   --->   Operation 86 'select' 'select_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i3 %select_ln26" [source/conv_acc4t.cpp:30]   --->   Operation 87 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.72ns)   --->   "%switch_ln30 = switch i2 %trunc_ln30_1, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [source/conv_acc4t.cpp:30]   --->   Operation 88 'switch' 'switch_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.72>
ST_8 : Operation 89 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %select_ln26, i3 1" [source/conv_acc4t.cpp:28]   --->   Operation 89 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln26_1 = add i8 %indvar_flatten, i8 1" [source/conv_acc4t.cpp:26]   --->   Operation 90 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.39ns)   --->   "%select_ln26_2 = select i1 %icmp_ln26, i8 1, i8 %add_ln26_1" [source/conv_acc4t.cpp:26]   --->   Operation 91 'select' 'select_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_50_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln30, i4 0" [source/conv_acc4t.cpp:26]   --->   Operation 93 'bitconcatenate' 'tmp_50_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln26_1" [source/conv_acc4t.cpp:30]   --->   Operation 94 'zext' 'zext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %tmp_50_cast, i8 %zext_ln30" [source/conv_acc4t.cpp:30]   --->   Operation 95 'add' 'add_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (7.30ns)   --->   "%In_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %In_ddr" [source/conv_acc4t.cpp:30]   --->   Operation 96 'read' 'In_ddr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %In_ddr_read" [source/conv_acc4t.cpp:30]   --->   Operation 97 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 99 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i8 %add_ln30" [source/conv_acc4t.cpp:30]   --->   Operation 102 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 103 'getelementptr' 'in_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 104 'getelementptr' 'in_1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 105 'getelementptr' 'in_2_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 106 'getelementptr' 'in_3_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [source/conv_acc4t.cpp:28]   --->   Operation 108 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_2_addr" [source/conv_acc4t.cpp:30]   --->   Operation 109 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 110 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 2)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_1_addr" [source/conv_acc4t.cpp:30]   --->   Operation 111 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 112 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_0_addr" [source/conv_acc4t.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 114 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 0)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_3_addr" [source/conv_acc4t.cpp:30]   --->   Operation 115 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 116 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 3)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 117 [7/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 117 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 118 [6/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 118 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 119 [5/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 119 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 120 [4/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 120 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 121 [3/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 121 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 122 [2/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 122 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 123 [1/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 123 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 124 [1/1] (0.42ns)   --->   "%br_ln38 = br void" [source/conv_acc4t.cpp:38]   --->   Operation 124 'br' 'br_ln38' <Predicate = true> <Delay = 0.42>

State 18 <SV = 15> <Delay = 2.62>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i9 0, void %_Z7load_inPfPA16_A16_f.exit.i, i9 %add_ln38_1, void %.split813" [source/conv_acc4t.cpp:38]   --->   Operation 125 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%L_cho = phi i3 0, void %_Z7load_inPfPA16_A16_f.exit.i, i3 %select_ln38_1, void %.split813" [source/conv_acc4t.cpp:38]   --->   Operation 126 'phi' 'L_cho' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i8 0, void %_Z7load_inPfPA16_A16_f.exit.i, i8 %select_ln40_2, void %.split813" [source/conv_acc4t.cpp:40]   --->   Operation 127 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%L_chi = phi i3 0, void %_Z7load_inPfPA16_A16_f.exit.i, i3 %select_ln40_1, void %.split813" [source/conv_acc4t.cpp:40]   --->   Operation 128 'phi' 'L_chi' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i6 0, void %_Z7load_inPfPA16_A16_f.exit.i, i6 %select_ln42_1, void %.split813" [source/conv_acc4t.cpp:42]   --->   Operation 129 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%L_kr = phi i3 0, void %_Z7load_inPfPA16_A16_f.exit.i, i3 %add_ln44, void %.split813" [source/conv_acc4t.cpp:44]   --->   Operation 130 'phi' 'L_kr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.77ns)   --->   "%add_ln38_1 = add i9 %indvar_flatten59, i9 1" [source/conv_acc4t.cpp:38]   --->   Operation 131 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.88ns)   --->   "%icmp_ln38 = icmp_eq  i9 %indvar_flatten59, i9 256" [source/conv_acc4t.cpp:38]   --->   Operation 133 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split14, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit" [source/conv_acc4t.cpp:38]   --->   Operation 134 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.67ns)   --->   "%add_ln38 = add i3 %L_cho, i3 1" [source/conv_acc4t.cpp:38]   --->   Operation 135 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_eq  i8 %indvar_flatten37, i8 64" [source/conv_acc4t.cpp:40]   --->   Operation 136 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.20ns)   --->   "%select_ln38 = select i1 %icmp_ln40, i3 0, i3 %L_chi" [source/conv_acc4t.cpp:38]   --->   Operation 137 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (0.20ns)   --->   "%select_ln38_1 = select i1 %icmp_ln40, i3 %add_ln38, i3 %L_cho" [source/conv_acc4t.cpp:38]   --->   Operation 138 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i3 %select_ln38_1" [source/conv_acc4t.cpp:38]   --->   Operation 139 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%trunc_ln46 = trunc i3 %L_chi" [source/conv_acc4t.cpp:46]   --->   Operation 140 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%select_ln38_2 = select i1 %icmp_ln40, i2 0, i2 %trunc_ln46" [source/conv_acc4t.cpp:38]   --->   Operation 141 'select' 'select_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 142 [1/1] (0.28ns)   --->   "%xor_ln38 = xor i1 %icmp_ln40, i1 1" [source/conv_acc4t.cpp:38]   --->   Operation 142 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.58ns)   --->   "%icmp_ln44 = icmp_eq  i3 %L_kr, i3 4" [source/conv_acc4t.cpp:44]   --->   Operation 143 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln38 = and i1 %icmp_ln44, i1 %xor_ln38" [source/conv_acc4t.cpp:38]   --->   Operation 144 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln42 = icmp_eq  i6 %indvar_flatten25, i6 16" [source/conv_acc4t.cpp:42]   --->   Operation 145 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.28ns)   --->   "%and_ln38_1 = and i1 %icmp_ln42, i1 %xor_ln38" [source/conv_acc4t.cpp:38]   --->   Operation 146 'and' 'and_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %select_ln38, i3 1" [source/conv_acc4t.cpp:40]   --->   Operation 147 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%trunc_ln46_1 = trunc i3 %add_ln40" [source/conv_acc4t.cpp:46]   --->   Operation 148 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %and_ln38_1, i2 %trunc_ln46_1, i2 %select_ln38_2" [source/conv_acc4t.cpp:40]   --->   Operation 149 'select' 'select_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln40 = xor i1 %icmp_ln42, i1 1" [source/conv_acc4t.cpp:40]   --->   Operation 150 'xor' 'xor_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %xor_ln40" [source/conv_acc4t.cpp:40]   --->   Operation 151 'or' 'or_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln40 = and i1 %and_ln38, i1 %or_ln40" [source/conv_acc4t.cpp:40]   --->   Operation 152 'and' 'and_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %and_ln38_1, i3 %add_ln40, i3 %select_ln38" [source/conv_acc4t.cpp:40]   --->   Operation 153 'select' 'select_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42 = or i1 %and_ln40, i1 %and_ln38_1" [source/conv_acc4t.cpp:42]   --->   Operation 154 'or' 'or_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %or_ln42, i1 %icmp_ln40" [source/conv_acc4t.cpp:42]   --->   Operation 155 'or' 'or_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42_2, i3 0, i3 %L_kr" [source/conv_acc4t.cpp:42]   --->   Operation 156 'select' 'select_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %trunc_ln38, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [source/conv_acc4t.cpp:46]   --->   Operation 157 'switch' 'switch_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.72>
ST_18 : Operation 158 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [source/conv_acc4t.cpp:46]   --->   Operation 158 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 2)> <Delay = 0.72>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 159 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 2)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [source/conv_acc4t.cpp:46]   --->   Operation 160 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 1)> <Delay = 0.72>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 161 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 1)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [source/conv_acc4t.cpp:46]   --->   Operation 162 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 0)> <Delay = 0.72>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 163 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 0)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch23, i2 0, void %branch20, i2 1, void %branch21, i2 2, void %branch22" [source/conv_acc4t.cpp:46]   --->   Operation 164 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 3)> <Delay = 0.72>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 165 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 3)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %select_ln42, i3 1" [source/conv_acc4t.cpp:44]   --->   Operation 166 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.78ns)   --->   "%add_ln42 = add i6 %indvar_flatten25, i6 1" [source/conv_acc4t.cpp:42]   --->   Operation 167 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%or_ln42_1 = or i1 %and_ln38_1, i1 %icmp_ln40" [source/conv_acc4t.cpp:42]   --->   Operation 168 'or' 'or_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln42_1 = select i1 %or_ln42_1, i6 1, i6 %add_ln42" [source/conv_acc4t.cpp:42]   --->   Operation 169 'select' 'select_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln40_1 = add i8 %indvar_flatten37, i8 1" [source/conv_acc4t.cpp:40]   --->   Operation 170 'add' 'add_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.39ns)   --->   "%select_ln40_2 = select i1 %icmp_ln40, i8 1, i8 %add_ln40_1" [source/conv_acc4t.cpp:40]   --->   Operation 171 'select' 'select_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 173 [1/1] (7.30ns)   --->   "%W_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %W_ddr" [source/conv_acc4t.cpp:46]   --->   Operation 173 'read' 'W_ddr_read' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %W_ddr_read" [source/conv_acc4t.cpp:46]   --->   Operation 174 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.67>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 176 'speclooptripcount' 'empty_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln42, i2 0" [source/conv_acc4t.cpp:46]   --->   Operation 182 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %tmp_s" [source/conv_acc4t.cpp:46]   --->   Operation 183 'zext' 'zext_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%w_0_0_addr = getelementptr i32 %w_0_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 184 'getelementptr' 'w_0_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%w_0_1_addr = getelementptr i32 %w_0_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 185 'getelementptr' 'w_0_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%w_0_2_addr = getelementptr i32 %w_0_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 186 'getelementptr' 'w_0_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%w_0_3_addr = getelementptr i32 %w_0_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 187 'getelementptr' 'w_0_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%w_1_0_addr = getelementptr i32 %w_1_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 188 'getelementptr' 'w_1_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%w_1_1_addr = getelementptr i32 %w_1_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 189 'getelementptr' 'w_1_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%w_1_2_addr = getelementptr i32 %w_1_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 190 'getelementptr' 'w_1_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%w_1_3_addr = getelementptr i32 %w_1_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 191 'getelementptr' 'w_1_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%w_2_0_addr = getelementptr i32 %w_2_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 192 'getelementptr' 'w_2_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%w_2_1_addr = getelementptr i32 %w_2_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 193 'getelementptr' 'w_2_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%w_2_2_addr = getelementptr i32 %w_2_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 194 'getelementptr' 'w_2_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%w_2_3_addr = getelementptr i32 %w_2_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 195 'getelementptr' 'w_2_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%w_3_0_addr = getelementptr i32 %w_3_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 196 'getelementptr' 'w_3_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%w_3_1_addr = getelementptr i32 %w_3_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 197 'getelementptr' 'w_3_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%w_3_2_addr = getelementptr i32 %w_3_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 198 'getelementptr' 'w_3_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%w_3_3_addr = getelementptr i32 %w_3_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 199 'getelementptr' 'w_3_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [source/conv_acc4t.cpp:44]   --->   Operation 200 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 201 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 202 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 203 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 204 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 205 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 206 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 207 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 208 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 3)> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 209 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 210 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 211 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 212 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 213 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 214 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 215 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 216 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 3)> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 217 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 218 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 219 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 220 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 221 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 222 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 223 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 224 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 3)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 225 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 226 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 227 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 228 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 229 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 230 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 231 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 232 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 3)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln107 = call void @convolution, i32 %w_0_0, i32 %w_0_1, i32 %w_0_2, i32 %w_0_3, i32 %w_1_0, i32 %w_1_1, i32 %w_1_2, i32 %w_1_3, i32 %w_2_0, i32 %w_2_1, i32 %w_2_2, i32 %w_2_3, i32 %w_3_0, i32 %w_3_1, i32 %w_3_2, i32 %w_3_3, i32 %out_0, i32 %out_1, i32 %out_2, i32 %out_3, i32 %in_0, i32 %in_1, i32 %in_2, i32 %in_3" [source/conv_acc4t.cpp:107]   --->   Operation 233 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 234 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %Out_ddr, i32 784" [source/conv_acc4t.cpp:55]   --->   Operation 234 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 0.42>
ST_22 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln107 = call void @convolution, i32 %w_0_0, i32 %w_0_1, i32 %w_0_2, i32 %w_0_3, i32 %w_1_0, i32 %w_1_1, i32 %w_1_2, i32 %w_1_3, i32 %w_2_0, i32 %w_2_1, i32 %w_2_2, i32 %w_2_3, i32 %w_3_0, i32 %w_3_1, i32 %w_3_2, i32 %w_3_3, i32 %out_0, i32 %out_1, i32 %out_2, i32 %out_3, i32 %in_0, i32 %in_1, i32 %in_2, i32 %in_3" [source/conv_acc4t.cpp:107]   --->   Operation 235 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln55 = br void" [source/conv_acc4t.cpp:55]   --->   Operation 236 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 23 <SV = 18> <Delay = 4.68>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten101 = phi i10 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i10 %add_ln55_1, void %.split6" [source/conv_acc4t.cpp:55]   --->   Operation 237 'phi' 'indvar_flatten101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%L_ro = phi i4 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i4 %select_ln55_1, void %.split6" [source/conv_acc4t.cpp:55]   --->   Operation 238 'phi' 'L_ro' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%indvar_flatten71 = phi i7 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i7 %select_ln57_3, void %.split6" [source/conv_acc4t.cpp:57]   --->   Operation 239 'phi' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%L_co = phi i4 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i4 %select_ln57_2, void %.split6" [source/conv_acc4t.cpp:57]   --->   Operation 240 'phi' 'L_co' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%L_cho_1 = phi i3 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i3 %add_ln59, void %.split6" [source/conv_acc4t.cpp:59]   --->   Operation 241 'phi' 'L_cho_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln55_1 = add i10 %indvar_flatten101, i10 1" [source/conv_acc4t.cpp:55]   --->   Operation 242 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %L_ro, i4 0" [source/conv_acc4t.cpp:61]   --->   Operation 243 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %L_ro, i1 0" [source/conv_acc4t.cpp:61]   --->   Operation 244 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %tmp_49" [source/conv_acc4t.cpp:61]   --->   Operation 245 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61 = sub i8 %tmp_48, i8 %zext_ln61" [source/conv_acc4t.cpp:61]   --->   Operation 246 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i4 %L_co" [source/conv_acc4t.cpp:61]   --->   Operation 247 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln61 = add i8 %sub_ln61, i8 %zext_ln61_1" [source/conv_acc4t.cpp:61]   --->   Operation 248 'add' 'add_ln61' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 249 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.91ns)   --->   "%icmp_ln55 = icmp_eq  i10 %indvar_flatten101, i10 784" [source/conv_acc4t.cpp:55]   --->   Operation 250 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split6, void %_Z11offload_outPfPA14_A14_f.exit" [source/conv_acc4t.cpp:55]   --->   Operation 251 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.79ns)   --->   "%add_ln55 = add i4 %L_ro, i4 1" [source/conv_acc4t.cpp:55]   --->   Operation 252 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.81ns)   --->   "%icmp_ln57 = icmp_eq  i7 %indvar_flatten71, i7 56" [source/conv_acc4t.cpp:57]   --->   Operation 253 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (0.39ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i4 0, i4 %L_co" [source/conv_acc4t.cpp:55]   --->   Operation 254 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln55, i4 0" [source/conv_acc4t.cpp:61]   --->   Operation 255 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln55, i1 0" [source/conv_acc4t.cpp:61]   --->   Operation 256 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i5 %tmp_51" [source/conv_acc4t.cpp:61]   --->   Operation 257 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.76ns)   --->   "%sub_ln61_1 = sub i8 %tmp_50, i8 %zext_ln61_2" [source/conv_acc4t.cpp:61]   --->   Operation 258 'sub' 'sub_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (0.39ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i4 %add_ln55, i4 %L_ro" [source/conv_acc4t.cpp:55]   --->   Operation 259 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln55_1, i4 0" [source/conv_acc4t.cpp:61]   --->   Operation 260 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln55_1, i1 0" [source/conv_acc4t.cpp:61]   --->   Operation 261 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i5 %tmp_1" [source/conv_acc4t.cpp:61]   --->   Operation 262 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61_2 = sub i8 %p_shl_cast, i8 %zext_ln61_3" [source/conv_acc4t.cpp:61]   --->   Operation 263 'sub' 'sub_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%select_ln55_2 = select i1 %icmp_ln57, i8 %sub_ln61_1, i8 %add_ln61" [source/conv_acc4t.cpp:55]   --->   Operation 264 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%xor_ln55 = xor i1 %icmp_ln57, i1 1" [source/conv_acc4t.cpp:55]   --->   Operation 265 'xor' 'xor_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.58ns)   --->   "%icmp_ln59 = icmp_eq  i3 %L_cho_1, i3 4" [source/conv_acc4t.cpp:59]   --->   Operation 266 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55 = and i1 %icmp_ln59, i1 %xor_ln55" [source/conv_acc4t.cpp:55]   --->   Operation 267 'and' 'and_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.79ns)   --->   "%add_ln57 = add i4 %select_ln55, i4 1" [source/conv_acc4t.cpp:57]   --->   Operation 268 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %and_ln55, i1 %icmp_ln57" [source/conv_acc4t.cpp:57]   --->   Operation 269 'or' 'or_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %or_ln57, i3 0, i3 %L_cho_1" [source/conv_acc4t.cpp:57]   --->   Operation 270 'select' 'select_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i4 %add_ln57" [source/conv_acc4t.cpp:61]   --->   Operation 271 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln61_1 = add i8 %sub_ln61_2, i8 %zext_ln61_4" [source/conv_acc4t.cpp:61]   --->   Operation 272 'add' 'add_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 273 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %and_ln55, i8 %add_ln61_1, i8 %select_ln55_2" [source/conv_acc4t.cpp:57]   --->   Operation 273 'select' 'select_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i8 %select_ln57_1" [source/conv_acc4t.cpp:61]   --->   Operation 274 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 275 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 276 [2/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc4t.cpp:57]   --->   Operation 276 'load' 'out_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 277 'getelementptr' 'out_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 278 [2/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc4t.cpp:57]   --->   Operation 278 'load' 'out_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 279 'getelementptr' 'out_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 280 [2/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc4t.cpp:57]   --->   Operation 280 'load' 'out_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 281 'getelementptr' 'out_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 282 [2/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc4t.cpp:57]   --->   Operation 282 'load' 'out_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 283 [1/1] (0.39ns)   --->   "%select_ln57_2 = select i1 %and_ln55, i4 %add_ln57, i4 %select_ln55" [source/conv_acc4t.cpp:57]   --->   Operation 283 'select' 'select_ln57_2' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i3 %select_ln57" [source/conv_acc4t.cpp:61]   --->   Operation 284 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %select_ln57, i3 1" [source/conv_acc4t.cpp:59]   --->   Operation 285 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (0.77ns)   --->   "%add_ln57_1 = add i7 %indvar_flatten71, i7 1" [source/conv_acc4t.cpp:57]   --->   Operation 286 'add' 'add_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (0.36ns)   --->   "%select_ln57_3 = select i1 %icmp_ln57, i7 1, i7 %add_ln57_1" [source/conv_acc4t.cpp:57]   --->   Operation 287 'select' 'select_ln57_3' <Predicate = (!icmp_ln55)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 19> <Delay = 1.76>
ST_24 : Operation 288 [1/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc4t.cpp:57]   --->   Operation 288 'load' 'out_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 289 [1/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc4t.cpp:57]   --->   Operation 289 'load' 'out_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 290 [1/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc4t.cpp:57]   --->   Operation 290 'load' 'out_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 291 [1/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc4t.cpp:57]   --->   Operation 291 'load' 'out_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 292 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %out_0_load, i32 %out_1_load, i32 %out_2_load, i32 %out_3_load, i2 %trunc_ln61" [source/conv_acc4t.cpp:61]   --->   Operation 292 'mux' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2_str"   --->   Operation 293 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 294 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 295 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_57_1_VITIS_LOOP_59_2_str"   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 297 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [source/conv_acc4t.cpp:59]   --->   Operation 298 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %tmp" [source/conv_acc4t.cpp:61]   --->   Operation 299 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %Out_ddr, i32 %bitcast_ln61, i4 15" [source/conv_acc4t.cpp:61]   --->   Operation 300 'write' 'write_ln61' <Predicate = (!icmp_ln55)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 301 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 302 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 302 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 7.30>
ST_27 : Operation 303 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 303 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 21> <Delay = 7.30>
ST_28 : Operation 304 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 304 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 22> <Delay = 7.30>
ST_29 : Operation 305 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 305 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 23> <Delay = 7.30>
ST_30 : Operation 306 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 306 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [source/conv_acc4t.cpp:139]   --->   Operation 307 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Out_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_0             (alloca           ) [ 0011111111111111111111111100000]
out_1             (alloca           ) [ 0011111111111111111111111100000]
out_2             (alloca           ) [ 0011111111111111111111111100000]
out_3             (alloca           ) [ 0011111111111111111111111100000]
w_0_0             (alloca           ) [ 0011111111111111111111100000000]
w_0_1             (alloca           ) [ 0011111111111111111111100000000]
w_0_2             (alloca           ) [ 0011111111111111111111100000000]
w_0_3             (alloca           ) [ 0011111111111111111111100000000]
w_1_0             (alloca           ) [ 0011111111111111111111100000000]
w_1_1             (alloca           ) [ 0011111111111111111111100000000]
w_1_2             (alloca           ) [ 0011111111111111111111100000000]
w_1_3             (alloca           ) [ 0011111111111111111111100000000]
w_2_0             (alloca           ) [ 0011111111111111111111100000000]
w_2_1             (alloca           ) [ 0011111111111111111111100000000]
w_2_2             (alloca           ) [ 0011111111111111111111100000000]
w_2_3             (alloca           ) [ 0011111111111111111111100000000]
w_3_0             (alloca           ) [ 0011111111111111111111100000000]
w_3_1             (alloca           ) [ 0011111111111111111111100000000]
w_3_2             (alloca           ) [ 0011111111111111111111100000000]
w_3_3             (alloca           ) [ 0011111111111111111111100000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000]
empty             (readreq          ) [ 0000000000000000000000000000000]
br_ln24           (br               ) [ 0000000111100000000000000000000]
indvar_flatten17  (phi              ) [ 0000000011100000000000000000000]
L_ri              (phi              ) [ 0000000011100000000000000000000]
indvar_flatten    (phi              ) [ 0000000011100000000000000000000]
L_ci              (phi              ) [ 0000000011100000000000000000000]
L_chi_1           (phi              ) [ 0000000011100000000000000000000]
add_ln24_1        (add              ) [ 0000000111100000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln24         (icmp             ) [ 0000000011100000000000000000000]
br_ln24           (br               ) [ 0000000000000000000000000000000]
add_ln24          (add              ) [ 0000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 0000000000000000000000000000000]
select_ln24       (select           ) [ 0000000000000000000000000000000]
select_ln24_1     (select           ) [ 0000000111100000000000000000000]
trunc_ln30        (trunc            ) [ 0000000011000000000000000000000]
xor_ln24          (xor              ) [ 0000000000000000000000000000000]
icmp_ln28         (icmp             ) [ 0000000000000000000000000000000]
and_ln24          (and              ) [ 0000000000000000000000000000000]
add_ln26          (add              ) [ 0000000000000000000000000000000]
or_ln26           (or               ) [ 0000000000000000000000000000000]
select_ln26       (select           ) [ 0000000000000000000000000000000]
select_ln26_1     (select           ) [ 0000000111100000000000000000000]
trunc_ln30_1      (trunc            ) [ 0000000011100000000000000000000]
switch_ln30       (switch           ) [ 0000000000000000000000000000000]
add_ln28          (add              ) [ 0000000111100000000000000000000]
add_ln26_1        (add              ) [ 0000000000000000000000000000000]
select_ln26_2     (select           ) [ 0000000111100000000000000000000]
br_ln0            (br               ) [ 0000000111100000000000000000000]
tmp_50_cast       (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln30         (zext             ) [ 0000000000000000000000000000000]
add_ln30          (add              ) [ 0000000010100000000000000000000]
In_ddr_read       (read             ) [ 0000000000000000000000000000000]
bitcast_ln30      (bitcast          ) [ 0000000010100000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
empty_29          (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
zext_ln30_1       (zext             ) [ 0000000000000000000000000000000]
in_0_addr         (getelementptr    ) [ 0000000000000000000000000000000]
in_1_addr         (getelementptr    ) [ 0000000000000000000000000000000]
in_2_addr         (getelementptr    ) [ 0000000000000000000000000000000]
in_3_addr         (getelementptr    ) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln28 (specloopname     ) [ 0000000000000000000000000000000]
store_ln30        (store            ) [ 0000000000000000000000000000000]
br_ln30           (br               ) [ 0000000000000000000000000000000]
store_ln30        (store            ) [ 0000000000000000000000000000000]
br_ln30           (br               ) [ 0000000000000000000000000000000]
store_ln30        (store            ) [ 0000000000000000000000000000000]
br_ln30           (br               ) [ 0000000000000000000000000000000]
store_ln30        (store            ) [ 0000000000000000000000000000000]
br_ln30           (br               ) [ 0000000000000000000000000000000]
empty_30          (readreq          ) [ 0000000000000000000000000000000]
br_ln38           (br               ) [ 0000000000000000011110000000000]
indvar_flatten59  (phi              ) [ 0000000000000000001110000000000]
L_cho             (phi              ) [ 0000000000000000001110000000000]
indvar_flatten37  (phi              ) [ 0000000000000000001110000000000]
L_chi             (phi              ) [ 0000000000000000001110000000000]
indvar_flatten25  (phi              ) [ 0000000000000000001110000000000]
L_kr              (phi              ) [ 0000000000000000001110000000000]
add_ln38_1        (add              ) [ 0000000000000000011110000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln38         (icmp             ) [ 0000000000000000001110000000000]
br_ln38           (br               ) [ 0000000000000000000000000000000]
add_ln38          (add              ) [ 0000000000000000000000000000000]
icmp_ln40         (icmp             ) [ 0000000000000000000000000000000]
select_ln38       (select           ) [ 0000000000000000000000000000000]
select_ln38_1     (select           ) [ 0000000000000000011110000000000]
trunc_ln38        (trunc            ) [ 0000000000000000001110000000000]
trunc_ln46        (trunc            ) [ 0000000000000000000000000000000]
select_ln38_2     (select           ) [ 0000000000000000000000000000000]
xor_ln38          (xor              ) [ 0000000000000000000000000000000]
icmp_ln44         (icmp             ) [ 0000000000000000000000000000000]
and_ln38          (and              ) [ 0000000000000000000000000000000]
icmp_ln42         (icmp             ) [ 0000000000000000000000000000000]
and_ln38_1        (and              ) [ 0000000000000000000000000000000]
add_ln40          (add              ) [ 0000000000000000000000000000000]
trunc_ln46_1      (trunc            ) [ 0000000000000000000000000000000]
select_ln40       (select           ) [ 0000000000000000001110000000000]
xor_ln40          (xor              ) [ 0000000000000000000000000000000]
or_ln40           (or               ) [ 0000000000000000000000000000000]
and_ln40          (and              ) [ 0000000000000000000000000000000]
select_ln40_1     (select           ) [ 0000000000000000011110000000000]
or_ln42           (or               ) [ 0000000000000000000000000000000]
or_ln42_2         (or               ) [ 0000000000000000000000000000000]
select_ln42       (select           ) [ 0000000000000000001110000000000]
switch_ln46       (switch           ) [ 0000000000000000000000000000000]
switch_ln46       (switch           ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
switch_ln46       (switch           ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
switch_ln46       (switch           ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
switch_ln46       (switch           ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
add_ln44          (add              ) [ 0000000000000000011110000000000]
add_ln42          (add              ) [ 0000000000000000000000000000000]
or_ln42_1         (or               ) [ 0000000000000000000000000000000]
select_ln42_1     (select           ) [ 0000000000000000011110000000000]
add_ln40_1        (add              ) [ 0000000000000000000000000000000]
select_ln40_2     (select           ) [ 0000000000000000011110000000000]
br_ln0            (br               ) [ 0000000000000000011110000000000]
W_ddr_read        (read             ) [ 0000000000000000000000000000000]
bitcast_ln46      (bitcast          ) [ 0000000000000000001010000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
empty_31          (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln46         (zext             ) [ 0000000000000000000000000000000]
w_0_0_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_0_1_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_0_2_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_0_3_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_1_0_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_1_1_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_1_2_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_1_3_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_2_0_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_2_1_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_2_2_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_2_3_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_3_0_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_3_1_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_3_2_addr        (getelementptr    ) [ 0000000000000000000000000000000]
w_3_3_addr        (getelementptr    ) [ 0000000000000000000000000000000]
specloopname_ln44 (specloopname     ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
store_ln46        (store            ) [ 0000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000000000]
empty_32          (writereq         ) [ 0000000000000000000000000000000]
call_ln107        (call             ) [ 0000000000000000000000000000000]
br_ln55           (br               ) [ 0000000000000000000000111100000]
indvar_flatten101 (phi              ) [ 0000000000000000000000010000000]
L_ro              (phi              ) [ 0000000000000000000000010000000]
indvar_flatten71  (phi              ) [ 0000000000000000000000010000000]
L_co              (phi              ) [ 0000000000000000000000010000000]
L_cho_1           (phi              ) [ 0000000000000000000000010000000]
add_ln55_1        (add              ) [ 0000000000000000000000111100000]
tmp_48            (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_49            (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln61         (zext             ) [ 0000000000000000000000000000000]
sub_ln61          (sub              ) [ 0000000000000000000000000000000]
zext_ln61_1       (zext             ) [ 0000000000000000000000000000000]
add_ln61          (add              ) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln55         (icmp             ) [ 0000000000000000000000011100000]
br_ln55           (br               ) [ 0000000000000000000000000000000]
add_ln55          (add              ) [ 0000000000000000000000000000000]
icmp_ln57         (icmp             ) [ 0000000000000000000000000000000]
select_ln55       (select           ) [ 0000000000000000000000000000000]
tmp_50            (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_51            (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln61_2       (zext             ) [ 0000000000000000000000000000000]
sub_ln61_1        (sub              ) [ 0000000000000000000000000000000]
select_ln55_1     (select           ) [ 0000000000000000000000111100000]
p_shl_cast        (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_1             (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln61_3       (zext             ) [ 0000000000000000000000000000000]
sub_ln61_2        (sub              ) [ 0000000000000000000000000000000]
select_ln55_2     (select           ) [ 0000000000000000000000000000000]
xor_ln55          (xor              ) [ 0000000000000000000000000000000]
icmp_ln59         (icmp             ) [ 0000000000000000000000000000000]
and_ln55          (and              ) [ 0000000000000000000000000000000]
add_ln57          (add              ) [ 0000000000000000000000000000000]
or_ln57           (or               ) [ 0000000000000000000000000000000]
select_ln57       (select           ) [ 0000000000000000000000000000000]
zext_ln61_4       (zext             ) [ 0000000000000000000000000000000]
add_ln61_1        (add              ) [ 0000000000000000000000000000000]
select_ln57_1     (select           ) [ 0000000000000000000000000000000]
zext_ln61_5       (zext             ) [ 0000000000000000000000000000000]
out_0_addr        (getelementptr    ) [ 0000000000000000000000011000000]
out_1_addr        (getelementptr    ) [ 0000000000000000000000011000000]
out_2_addr        (getelementptr    ) [ 0000000000000000000000011000000]
out_3_addr        (getelementptr    ) [ 0000000000000000000000011000000]
select_ln57_2     (select           ) [ 0000000000000000000000111100000]
trunc_ln61        (trunc            ) [ 0000000000000000000000011000000]
add_ln59          (add              ) [ 0000000000000000000000111100000]
add_ln57_1        (add              ) [ 0000000000000000000000000000000]
select_ln57_3     (select           ) [ 0000000000000000000000111100000]
out_0_load        (load             ) [ 0000000000000000000000000000000]
out_1_load        (load             ) [ 0000000000000000000000000000000]
out_2_load        (load             ) [ 0000000000000000000000000000000]
out_3_load        (load             ) [ 0000000000000000000000000000000]
tmp               (mux              ) [ 0000000000000000000000010100000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
empty_33          (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln59 (specloopname     ) [ 0000000000000000000000000000000]
bitcast_ln61      (bitcast          ) [ 0000000000000000000000000000000]
write_ln61        (write            ) [ 0000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000111100000]
empty_34          (writeresp        ) [ 0000000000000000000000000000000]
ret_ln139         (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_57_1_VITIS_LOOP_59_2_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="out_0_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_1_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="out_2_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="out_3_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="w_0_0_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="w_0_1_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="w_0_2_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="w_0_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="w_1_0_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_1_0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="w_1_1_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_1_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="w_1_2_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_1_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="w_1_3_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_1_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="w_2_0_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="w_2_1_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="w_2_2_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="w_2_3_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="w_3_0_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_3_0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="w_3_1_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_3_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="w_3_2_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_3_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="w_3_3_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_3_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_readreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="12" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="In_ddr_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="In_ddr_read/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_readreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="W_ddr_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_read/19 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_writeresp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/21 empty_34/26 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln61_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="1" slack="0"/>
<pin id="291" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/25 "/>
</bind>
</comp>

<comp id="296" class="1004" name="in_0_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="in_1_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="in_2_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="in_3_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln30_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln30_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln30_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln30_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="w_0_0_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0_0_addr/20 "/>
</bind>
</comp>

<comp id="354" class="1004" name="w_0_1_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0_1_addr/20 "/>
</bind>
</comp>

<comp id="360" class="1004" name="w_0_2_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0_2_addr/20 "/>
</bind>
</comp>

<comp id="366" class="1004" name="w_0_3_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_0_3_addr/20 "/>
</bind>
</comp>

<comp id="372" class="1004" name="w_1_0_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_1_0_addr/20 "/>
</bind>
</comp>

<comp id="378" class="1004" name="w_1_1_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_1_1_addr/20 "/>
</bind>
</comp>

<comp id="384" class="1004" name="w_1_2_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_1_2_addr/20 "/>
</bind>
</comp>

<comp id="390" class="1004" name="w_1_3_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_1_3_addr/20 "/>
</bind>
</comp>

<comp id="396" class="1004" name="w_2_0_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_2_0_addr/20 "/>
</bind>
</comp>

<comp id="402" class="1004" name="w_2_1_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_2_1_addr/20 "/>
</bind>
</comp>

<comp id="408" class="1004" name="w_2_2_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_2_2_addr/20 "/>
</bind>
</comp>

<comp id="414" class="1004" name="w_2_3_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_2_3_addr/20 "/>
</bind>
</comp>

<comp id="420" class="1004" name="w_3_0_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_3_0_addr/20 "/>
</bind>
</comp>

<comp id="426" class="1004" name="w_3_1_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_3_1_addr/20 "/>
</bind>
</comp>

<comp id="432" class="1004" name="w_3_2_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_3_2_addr/20 "/>
</bind>
</comp>

<comp id="438" class="1004" name="w_3_3_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_3_3_addr/20 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln46_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln46_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln46_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln46_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln46_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln46_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln46_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln46_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln46_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln46_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln46_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln46_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln46_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln46_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln46_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln46_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/20 "/>
</bind>
</comp>

<comp id="540" class="1004" name="out_0_addr_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/23 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_0_load/23 "/>
</bind>
</comp>

<comp id="552" class="1004" name="out_1_addr_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="8" slack="0"/>
<pin id="556" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/23 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_1_load/23 "/>
</bind>
</comp>

<comp id="564" class="1004" name="out_2_addr_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="8" slack="0"/>
<pin id="568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/23 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_access_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_2_load/23 "/>
</bind>
</comp>

<comp id="576" class="1004" name="out_3_addr_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/23 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_access_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_3_load/23 "/>
</bind>
</comp>

<comp id="588" class="1005" name="indvar_flatten17_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="1"/>
<pin id="590" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="indvar_flatten17_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="11" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/8 "/>
</bind>
</comp>

<comp id="599" class="1005" name="L_ri_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="1"/>
<pin id="601" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="L_ri (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="L_ri_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_ri/8 "/>
</bind>
</comp>

<comp id="610" class="1005" name="indvar_flatten_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="indvar_flatten_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="8" slack="0"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="621" class="1005" name="L_ci_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="1"/>
<pin id="623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="L_ci (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="L_ci_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="5" slack="0"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_ci/8 "/>
</bind>
</comp>

<comp id="632" class="1005" name="L_chi_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_chi_1 (phireg) "/>
</bind>
</comp>

<comp id="636" class="1004" name="L_chi_1_phi_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="3" slack="0"/>
<pin id="640" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_chi_1/8 "/>
</bind>
</comp>

<comp id="643" class="1005" name="indvar_flatten59_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="1"/>
<pin id="645" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="647" class="1004" name="indvar_flatten59_phi_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="9" slack="0"/>
<pin id="651" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/18 "/>
</bind>
</comp>

<comp id="654" class="1005" name="L_cho_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="1"/>
<pin id="656" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_cho (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="L_cho_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_cho/18 "/>
</bind>
</comp>

<comp id="665" class="1005" name="indvar_flatten37_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="669" class="1004" name="indvar_flatten37_phi_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="674" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/18 "/>
</bind>
</comp>

<comp id="676" class="1005" name="L_chi_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="1"/>
<pin id="678" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_chi (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="L_chi_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="3" slack="0"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_chi/18 "/>
</bind>
</comp>

<comp id="687" class="1005" name="indvar_flatten25_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="1"/>
<pin id="689" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="691" class="1004" name="indvar_flatten25_phi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/18 "/>
</bind>
</comp>

<comp id="698" class="1005" name="L_kr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="1"/>
<pin id="700" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_kr (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="L_kr_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="3" slack="0"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_kr/18 "/>
</bind>
</comp>

<comp id="709" class="1005" name="indvar_flatten101_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="1"/>
<pin id="711" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten101 (phireg) "/>
</bind>
</comp>

<comp id="713" class="1004" name="indvar_flatten101_phi_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="716" dir="0" index="2" bw="10" slack="0"/>
<pin id="717" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="718" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten101/23 "/>
</bind>
</comp>

<comp id="720" class="1005" name="L_ro_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="1"/>
<pin id="722" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_ro (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="L_ro_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="4" slack="0"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_ro/23 "/>
</bind>
</comp>

<comp id="731" class="1005" name="indvar_flatten71_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="1"/>
<pin id="733" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten71 (phireg) "/>
</bind>
</comp>

<comp id="735" class="1004" name="indvar_flatten71_phi_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="740" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten71/23 "/>
</bind>
</comp>

<comp id="742" class="1005" name="L_co_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_co (phireg) "/>
</bind>
</comp>

<comp id="746" class="1004" name="L_co_phi_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="4" slack="0"/>
<pin id="750" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_co/23 "/>
</bind>
</comp>

<comp id="753" class="1005" name="L_cho_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="1"/>
<pin id="755" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_cho_1 (phireg) "/>
</bind>
</comp>

<comp id="757" class="1004" name="L_cho_1_phi_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="760" dir="0" index="2" bw="3" slack="0"/>
<pin id="761" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="762" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_cho_1/23 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_convolution_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="0" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="21" bw="32" slack="0"/>
<pin id="787" dir="0" index="22" bw="32" slack="0"/>
<pin id="788" dir="0" index="23" bw="32" slack="0"/>
<pin id="789" dir="0" index="24" bw="32" slack="0"/>
<pin id="790" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/21 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln24_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln24_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="11" slack="0"/>
<pin id="804" dir="0" index="1" bw="11" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln24_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln26_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln24_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="0" index="2" bw="5" slack="0"/>
<pin id="824" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln24_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="5" slack="0"/>
<pin id="831" dir="0" index="2" bw="5" slack="0"/>
<pin id="832" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln30_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="0"/>
<pin id="838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="xor_ln24_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln28_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="0" index="1" bw="3" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="and_ln24_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln26_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="or_ln26_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln26_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="3" slack="0"/>
<pin id="874" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="select_ln26_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="5" slack="0"/>
<pin id="881" dir="0" index="2" bw="5" slack="0"/>
<pin id="882" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="trunc_ln30_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="0"/>
<pin id="888" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/8 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln28_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln26_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln26_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="8" slack="0"/>
<pin id="906" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/8 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_50_cast_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="4" slack="1"/>
<pin id="913" dir="0" index="2" bw="1" slack="0"/>
<pin id="914" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50_cast/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln30_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/9 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln30_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="5" slack="0"/>
<pin id="923" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/9 "/>
</bind>
</comp>

<comp id="926" class="1004" name="bitcast_ln30_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/9 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln30_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln38_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="9" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/18 "/>
</bind>
</comp>

<comp id="943" class="1004" name="icmp_ln38_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="9" slack="0"/>
<pin id="945" dir="0" index="1" bw="9" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/18 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln38_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="3" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/18 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln40_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/18 "/>
</bind>
</comp>

<comp id="961" class="1004" name="select_ln38_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="0" index="2" bw="3" slack="0"/>
<pin id="965" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/18 "/>
</bind>
</comp>

<comp id="969" class="1004" name="select_ln38_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="3" slack="0"/>
<pin id="972" dir="0" index="2" bw="3" slack="0"/>
<pin id="973" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/18 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln38_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/18 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln46_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="0"/>
<pin id="983" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/18 "/>
</bind>
</comp>

<comp id="985" class="1004" name="select_ln38_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="0" index="2" bw="2" slack="0"/>
<pin id="989" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/18 "/>
</bind>
</comp>

<comp id="993" class="1004" name="xor_ln38_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/18 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln44_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="3" slack="0"/>
<pin id="1001" dir="0" index="1" bw="3" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/18 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="and_ln38_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/18 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln42_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="0"/>
<pin id="1013" dir="0" index="1" bw="6" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/18 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="and_ln38_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_1/18 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln40_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="3" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/18 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="trunc_ln46_1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="0"/>
<pin id="1031" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/18 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="select_ln40_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="2" slack="0"/>
<pin id="1036" dir="0" index="2" bw="2" slack="0"/>
<pin id="1037" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/18 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="xor_ln40_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/18 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="or_ln40_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/18 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="and_ln40_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/18 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="select_ln40_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="3" slack="0"/>
<pin id="1062" dir="0" index="2" bw="3" slack="0"/>
<pin id="1063" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/18 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="or_ln42_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/18 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="or_ln42_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_2/18 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="select_ln42_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="0" index="2" bw="3" slack="0"/>
<pin id="1083" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/18 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="add_ln44_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/18 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln42_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/18 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="or_ln42_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/18 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="select_ln42_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="0" index="2" bw="6" slack="0"/>
<pin id="1109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/18 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="add_ln40_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/18 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="select_ln40_2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="0" index="2" bw="8" slack="0"/>
<pin id="1123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/18 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="bitcast_ln46_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/19 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_s_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="5" slack="0"/>
<pin id="1133" dir="0" index="1" bw="3" slack="2"/>
<pin id="1134" dir="0" index="2" bw="1" slack="0"/>
<pin id="1135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln46_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="5" slack="0"/>
<pin id="1140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/20 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="add_ln55_1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/23 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_48_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="0" index="1" bw="4" slack="0"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/23 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_49_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="5" slack="0"/>
<pin id="1174" dir="0" index="1" bw="4" slack="0"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/23 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="zext_ln61_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="5" slack="0"/>
<pin id="1182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/23 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sub_ln61_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="0" index="1" bw="5" slack="0"/>
<pin id="1187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/23 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="zext_ln61_1_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="4" slack="0"/>
<pin id="1192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/23 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="add_ln61_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="0"/>
<pin id="1196" dir="0" index="1" bw="4" slack="0"/>
<pin id="1197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/23 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="icmp_ln55_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="10" slack="0"/>
<pin id="1202" dir="0" index="1" bw="9" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/23 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln55_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="4" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/23 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="icmp_ln57_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="7" slack="0"/>
<pin id="1214" dir="0" index="1" bw="7" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/23 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="select_ln55_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="0" index="2" bw="4" slack="0"/>
<pin id="1222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/23 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_50_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="0"/>
<pin id="1228" dir="0" index="1" bw="4" slack="0"/>
<pin id="1229" dir="0" index="2" bw="1" slack="0"/>
<pin id="1230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/23 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp_51_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="0"/>
<pin id="1236" dir="0" index="1" bw="4" slack="0"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/23 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln61_2_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="5" slack="0"/>
<pin id="1244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/23 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sub_ln61_1_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="0"/>
<pin id="1248" dir="0" index="1" bw="5" slack="0"/>
<pin id="1249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_1/23 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln55_1_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="4" slack="0"/>
<pin id="1255" dir="0" index="2" bw="4" slack="0"/>
<pin id="1256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/23 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="p_shl_cast_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="0"/>
<pin id="1262" dir="0" index="1" bw="4" slack="0"/>
<pin id="1263" dir="0" index="2" bw="1" slack="0"/>
<pin id="1264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/23 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_1_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="5" slack="0"/>
<pin id="1270" dir="0" index="1" bw="4" slack="0"/>
<pin id="1271" dir="0" index="2" bw="1" slack="0"/>
<pin id="1272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="zext_ln61_3_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="5" slack="0"/>
<pin id="1278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/23 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="sub_ln61_2_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="0"/>
<pin id="1282" dir="0" index="1" bw="5" slack="0"/>
<pin id="1283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_2/23 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln55_2_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="0" index="2" bw="8" slack="0"/>
<pin id="1290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/23 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="xor_ln55_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/23 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="icmp_ln59_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="3" slack="0"/>
<pin id="1302" dir="0" index="1" bw="3" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/23 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="and_ln55_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/23 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="add_ln57_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="4" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/23 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="or_ln57_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="1" slack="0"/>
<pin id="1321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/23 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="select_ln57_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="0" index="2" bw="3" slack="0"/>
<pin id="1328" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/23 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln61_4_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="4" slack="0"/>
<pin id="1334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/23 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="add_ln61_1_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="0"/>
<pin id="1338" dir="0" index="1" bw="4" slack="0"/>
<pin id="1339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/23 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="select_ln57_1_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="8" slack="0"/>
<pin id="1345" dir="0" index="2" bw="8" slack="0"/>
<pin id="1346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/23 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="zext_ln61_5_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="8" slack="0"/>
<pin id="1352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_5/23 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="select_ln57_2_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="0"/>
<pin id="1360" dir="0" index="1" bw="4" slack="0"/>
<pin id="1361" dir="0" index="2" bw="4" slack="0"/>
<pin id="1362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_2/23 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="trunc_ln61_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="3" slack="0"/>
<pin id="1368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/23 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="add_ln59_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="3" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/23 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="add_ln57_1_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="7" slack="0"/>
<pin id="1378" dir="0" index="1" bw="1" slack="0"/>
<pin id="1379" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/23 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="select_ln57_3_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="0"/>
<pin id="1384" dir="0" index="1" bw="1" slack="0"/>
<pin id="1385" dir="0" index="2" bw="7" slack="0"/>
<pin id="1386" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_3/23 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="tmp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="0"/>
<pin id="1392" dir="0" index="1" bw="32" slack="0"/>
<pin id="1393" dir="0" index="2" bw="32" slack="0"/>
<pin id="1394" dir="0" index="3" bw="32" slack="0"/>
<pin id="1395" dir="0" index="4" bw="32" slack="0"/>
<pin id="1396" dir="0" index="5" bw="2" slack="1"/>
<pin id="1397" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="bitcast_ln61_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/25 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="add_ln24_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="11" slack="0"/>
<pin id="1409" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="icmp_ln24_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="1"/>
<pin id="1414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="select_ln24_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="5" slack="0"/>
<pin id="1418" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="trunc_ln30_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="4" slack="1"/>
<pin id="1423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="select_ln26_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="5" slack="0"/>
<pin id="1428" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="trunc_ln30_1_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="2"/>
<pin id="1434" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="add_ln28_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="3" slack="0"/>
<pin id="1438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="select_ln26_2_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="8" slack="0"/>
<pin id="1443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="add_ln30_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="1"/>
<pin id="1448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="bitcast_ln30_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="add_ln38_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="9" slack="0"/>
<pin id="1461" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="icmp_ln38_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="1"/>
<pin id="1466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="select_ln38_1_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="3" slack="0"/>
<pin id="1470" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="trunc_ln38_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="2" slack="2"/>
<pin id="1475" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="select_ln40_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="2" slack="2"/>
<pin id="1479" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln40 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="select_ln40_1_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="3" slack="0"/>
<pin id="1483" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="select_ln42_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="3" slack="2"/>
<pin id="1488" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="add_ln44_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="3" slack="0"/>
<pin id="1493" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="select_ln42_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="6" slack="0"/>
<pin id="1498" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="select_ln40_2_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="8" slack="0"/>
<pin id="1503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_2 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="bitcast_ln46_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="add_ln55_1_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="10" slack="0"/>
<pin id="1528" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="icmp_ln55_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="1"/>
<pin id="1533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="select_ln55_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="4" slack="0"/>
<pin id="1537" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="out_0_addr_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="1"/>
<pin id="1542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="1545" class="1005" name="out_1_addr_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="1"/>
<pin id="1547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_1_addr "/>
</bind>
</comp>

<comp id="1550" class="1005" name="out_2_addr_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="8" slack="1"/>
<pin id="1552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_2_addr "/>
</bind>
</comp>

<comp id="1555" class="1005" name="out_3_addr_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="8" slack="1"/>
<pin id="1557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_3_addr "/>
</bind>
</comp>

<comp id="1560" class="1005" name="select_ln57_2_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="4" slack="0"/>
<pin id="1562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln57_2 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="trunc_ln61_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="2" slack="1"/>
<pin id="1567" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="add_ln59_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="3" slack="0"/>
<pin id="1572" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="select_ln57_3_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="7" slack="0"/>
<pin id="1577" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln57_3 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="tmp_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="1"/>
<pin id="1582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="104" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="88" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="132" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="4" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="134" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="292"><net_src comp="164" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="166" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="295"><net_src comp="168" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="100" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="100" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="100" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="100" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="310" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="303" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="296" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="317" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="100" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="100" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="100" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="100" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="100" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="100" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="100" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="100" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="100" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="100" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="100" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="100" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="100" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="100" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="408" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="402" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="396" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="414" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="384" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="378" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="372" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="390" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="360" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="354" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="348" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="366" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="432" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="426" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="420" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="438" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="100" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="569"><net_src comp="100" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="46" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="52" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="646"><net_src comp="106" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="52" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="668"><net_src comp="50" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="52" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="108" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="697"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="52" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="136" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="86" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="138" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="741"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="745"><net_src comp="86" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="752"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="52" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="791"><net_src comp="130" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="792"><net_src comp="6" pin="0"/><net_sink comp="764" pin=21"/></net>

<net id="793"><net_src comp="8" pin="0"/><net_sink comp="764" pin=22"/></net>

<net id="794"><net_src comp="10" pin="0"/><net_sink comp="764" pin=23"/></net>

<net id="795"><net_src comp="12" pin="0"/><net_sink comp="764" pin=24"/></net>

<net id="800"><net_src comp="592" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="54" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="592" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="64" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="603" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="66" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="614" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="68" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="48" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="625" pin="4"/><net_sink comp="820" pin=2"/></net>

<net id="833"><net_src comp="814" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="808" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="603" pin="4"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="814" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="70" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="636" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="72" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="840" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="820" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="66" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="852" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="814" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="52" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="636" pin="4"/><net_sink comp="870" pin=2"/></net>

<net id="883"><net_src comp="852" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="858" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="820" pin="3"/><net_sink comp="878" pin=2"/></net>

<net id="889"><net_src comp="870" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="870" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="80" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="614" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="82" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="814" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="82" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="915"><net_src comp="84" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="86" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="924"><net_src comp="910" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="258" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="930" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="941"><net_src comp="647" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="110" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="647" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="112" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="658" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="80" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="669" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="68" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="52" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="680" pin="4"/><net_sink comp="961" pin=2"/></net>

<net id="974"><net_src comp="955" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="949" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="658" pin="4"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="969" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="680" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="955" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="74" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="981" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="997"><net_src comp="955" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="70" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="702" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="72" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="993" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="691" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="114" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="993" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="961" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="80" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="1017" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="985" pin="3"/><net_sink comp="1033" pin=2"/></net>

<net id="1045"><net_src comp="1011" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="70" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="955" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1005" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="1017" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1023" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="961" pin="3"/><net_sink comp="1059" pin=2"/></net>

<net id="1071"><net_src comp="1053" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1017" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="955" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1084"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="52" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="702" pin="4"/><net_sink comp="1079" pin=2"/></net>

<net id="1091"><net_src comp="1079" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="80" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="691" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="116" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1017" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="955" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="116" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="1093" pin="2"/><net_sink comp="1105" pin=2"/></net>

<net id="1117"><net_src comp="669" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="82" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1124"><net_src comp="955" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="82" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=2"/></net>

<net id="1130"><net_src comp="272" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="126" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="74" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1141"><net_src comp="1131" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1146"><net_src comp="1138" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1148"><net_src comp="1138" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1150"><net_src comp="1138" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1151"><net_src comp="1138" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1152"><net_src comp="1138" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1153"><net_src comp="1138" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1154"><net_src comp="1138" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1155"><net_src comp="1138" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1156"><net_src comp="1138" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1157"><net_src comp="1138" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1162"><net_src comp="713" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="140" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="84" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="724" pin="4"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="86" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1177"><net_src comp="142" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1178"><net_src comp="724" pin="4"/><net_sink comp="1172" pin=1"/></net>

<net id="1179"><net_src comp="144" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1183"><net_src comp="1172" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1188"><net_src comp="1164" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1180" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1193"><net_src comp="746" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="1184" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1204"><net_src comp="713" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="146" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="724" pin="4"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="148" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="735" pin="4"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="150" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="1212" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="86" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="746" pin="4"/><net_sink comp="1218" pin=2"/></net>

<net id="1231"><net_src comp="84" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1206" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="86" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1239"><net_src comp="142" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1206" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="144" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1245"><net_src comp="1234" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1226" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1257"><net_src comp="1212" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1206" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="724" pin="4"/><net_sink comp="1252" pin=2"/></net>

<net id="1265"><net_src comp="84" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1266"><net_src comp="1252" pin="3"/><net_sink comp="1260" pin=1"/></net>

<net id="1267"><net_src comp="86" pin="0"/><net_sink comp="1260" pin=2"/></net>

<net id="1273"><net_src comp="142" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="1252" pin="3"/><net_sink comp="1268" pin=1"/></net>

<net id="1275"><net_src comp="144" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1279"><net_src comp="1268" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1284"><net_src comp="1260" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1291"><net_src comp="1212" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1246" pin="2"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="1194" pin="2"/><net_sink comp="1286" pin=2"/></net>

<net id="1298"><net_src comp="1212" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="70" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="757" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="72" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1300" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="1294" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="1218" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="148" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1322"><net_src comp="1306" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="1212" pin="2"/><net_sink comp="1318" pin=1"/></net>

<net id="1329"><net_src comp="1318" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="52" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="757" pin="4"/><net_sink comp="1324" pin=2"/></net>

<net id="1335"><net_src comp="1312" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1280" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1332" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1347"><net_src comp="1306" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1348"><net_src comp="1336" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1349"><net_src comp="1286" pin="3"/><net_sink comp="1342" pin=2"/></net>

<net id="1353"><net_src comp="1342" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1356"><net_src comp="1350" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1357"><net_src comp="1350" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1363"><net_src comp="1306" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="1312" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1365"><net_src comp="1218" pin="3"/><net_sink comp="1358" pin=2"/></net>

<net id="1369"><net_src comp="1324" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1374"><net_src comp="1324" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="80" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1380"><net_src comp="735" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="152" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1387"><net_src comp="1212" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1388"><net_src comp="152" pin="0"/><net_sink comp="1382" pin=1"/></net>

<net id="1389"><net_src comp="1376" pin="2"/><net_sink comp="1382" pin=2"/></net>

<net id="1398"><net_src comp="154" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1399"><net_src comp="546" pin="3"/><net_sink comp="1390" pin=1"/></net>

<net id="1400"><net_src comp="558" pin="3"/><net_sink comp="1390" pin=2"/></net>

<net id="1401"><net_src comp="570" pin="3"/><net_sink comp="1390" pin=3"/></net>

<net id="1402"><net_src comp="582" pin="3"/><net_sink comp="1390" pin=4"/></net>

<net id="1406"><net_src comp="1403" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1410"><net_src comp="796" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1415"><net_src comp="802" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="828" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="1424"><net_src comp="836" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1429"><net_src comp="878" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1435"><net_src comp="886" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1439"><net_src comp="890" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1444"><net_src comp="902" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1449"><net_src comp="920" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1454"><net_src comp="926" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1457"><net_src comp="1451" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1458"><net_src comp="1451" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1462"><net_src comp="937" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1467"><net_src comp="943" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1471"><net_src comp="969" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="1476"><net_src comp="977" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1480"><net_src comp="1033" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1484"><net_src comp="1059" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1489"><net_src comp="1079" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1494"><net_src comp="1087" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="1499"><net_src comp="1105" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="1504"><net_src comp="1119" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1509"><net_src comp="1127" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1512"><net_src comp="1506" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1513"><net_src comp="1506" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1514"><net_src comp="1506" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1515"><net_src comp="1506" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1516"><net_src comp="1506" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1517"><net_src comp="1506" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1518"><net_src comp="1506" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1519"><net_src comp="1506" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1520"><net_src comp="1506" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1521"><net_src comp="1506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1522"><net_src comp="1506" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1523"><net_src comp="1506" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1524"><net_src comp="1506" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1525"><net_src comp="1506" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1529"><net_src comp="1158" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="1534"><net_src comp="1200" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1538"><net_src comp="1252" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="1543"><net_src comp="540" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1548"><net_src comp="552" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1553"><net_src comp="564" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1558"><net_src comp="576" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1563"><net_src comp="1358" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1568"><net_src comp="1366" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="1390" pin=5"/></net>

<net id="1573"><net_src comp="1370" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1578"><net_src comp="1382" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="1583"><net_src comp="1390" pin="6"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1403" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_ddr | {21 25 26 27 28 29 30 }
	Port: in_0 | {10 }
	Port: in_1 | {10 }
	Port: in_2 | {10 }
	Port: in_3 | {10 }
 - Input state : 
	Port: conv_acc4t : In_ddr | {1 2 3 4 5 6 7 9 }
	Port: conv_acc4t : W_ddr | {11 12 13 14 15 16 17 19 }
	Port: conv_acc4t : in_0 | {21 22 }
	Port: conv_acc4t : in_1 | {21 22 }
	Port: conv_acc4t : in_2 | {21 22 }
	Port: conv_acc4t : in_3 | {21 22 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		add_ln24_1 : 1
		icmp_ln24 : 1
		br_ln24 : 2
		add_ln24 : 1
		icmp_ln26 : 1
		select_ln24 : 2
		select_ln24_1 : 2
		trunc_ln30 : 3
		xor_ln24 : 2
		icmp_ln28 : 1
		and_ln24 : 2
		add_ln26 : 3
		or_ln26 : 2
		select_ln26 : 2
		select_ln26_1 : 2
		trunc_ln30_1 : 3
		switch_ln30 : 4
		add_ln28 : 3
		add_ln26_1 : 1
		select_ln26_2 : 2
	State 9
		add_ln30 : 1
	State 10
		in_0_addr : 1
		in_1_addr : 1
		in_2_addr : 1
		in_3_addr : 1
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		add_ln38_1 : 1
		icmp_ln38 : 1
		br_ln38 : 2
		add_ln38 : 1
		icmp_ln40 : 1
		select_ln38 : 2
		select_ln38_1 : 2
		trunc_ln38 : 3
		trunc_ln46 : 1
		select_ln38_2 : 2
		xor_ln38 : 2
		icmp_ln44 : 1
		and_ln38 : 2
		icmp_ln42 : 1
		and_ln38_1 : 2
		add_ln40 : 3
		trunc_ln46_1 : 4
		select_ln40 : 5
		xor_ln40 : 2
		or_ln40 : 2
		and_ln40 : 2
		select_ln40_1 : 2
		or_ln42 : 2
		or_ln42_2 : 2
		select_ln42 : 2
		switch_ln46 : 4
		switch_ln46 : 6
		switch_ln46 : 6
		switch_ln46 : 6
		switch_ln46 : 6
		add_ln44 : 3
		add_ln42 : 1
		or_ln42_1 : 2
		select_ln42_1 : 2
		add_ln40_1 : 1
		select_ln40_2 : 2
	State 19
	State 20
		zext_ln46 : 1
		w_0_0_addr : 2
		w_0_1_addr : 2
		w_0_2_addr : 2
		w_0_3_addr : 2
		w_1_0_addr : 2
		w_1_1_addr : 2
		w_1_2_addr : 2
		w_1_3_addr : 2
		w_2_0_addr : 2
		w_2_1_addr : 2
		w_2_2_addr : 2
		w_2_3_addr : 2
		w_3_0_addr : 2
		w_3_1_addr : 2
		w_3_2_addr : 2
		w_3_3_addr : 2
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
		store_ln46 : 3
	State 21
	State 22
	State 23
		add_ln55_1 : 1
		tmp_48 : 1
		tmp_49 : 1
		zext_ln61 : 2
		sub_ln61 : 3
		zext_ln61_1 : 1
		add_ln61 : 4
		icmp_ln55 : 1
		br_ln55 : 2
		add_ln55 : 1
		icmp_ln57 : 1
		select_ln55 : 2
		tmp_50 : 2
		tmp_51 : 2
		zext_ln61_2 : 3
		sub_ln61_1 : 4
		select_ln55_1 : 2
		p_shl_cast : 3
		tmp_1 : 3
		zext_ln61_3 : 4
		sub_ln61_2 : 5
		select_ln55_2 : 5
		xor_ln55 : 2
		icmp_ln59 : 1
		and_ln55 : 2
		add_ln57 : 3
		or_ln57 : 2
		select_ln57 : 2
		zext_ln61_4 : 4
		add_ln61_1 : 6
		select_ln57_1 : 7
		zext_ln61_5 : 8
		out_0_addr : 9
		out_0_load : 10
		out_1_addr : 9
		out_1_load : 10
		out_2_addr : 9
		out_2_load : 10
		out_3_addr : 9
		out_3_load : 10
		select_ln57_2 : 2
		trunc_ln61 : 3
		add_ln59 : 3
		add_ln57_1 : 1
		select_ln57_3 : 2
	State 24
		tmp : 1
	State 25
		write_ln61 : 1
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   |  grp_convolution_fu_764 |   420   | 305.227 |  116457 |  56841  |
|----------|-------------------------|---------|---------|---------|---------|
|          |    add_ln24_1_fu_796    |    0    |    0    |    0    |    18   |
|          |     add_ln24_fu_808     |    0    |    0    |    0    |    12   |
|          |     add_ln26_fu_858     |    0    |    0    |    0    |    12   |
|          |     add_ln28_fu_890     |    0    |    0    |    0    |    10   |
|          |    add_ln26_1_fu_896    |    0    |    0    |    0    |    15   |
|          |     add_ln30_fu_920     |    0    |    0    |    0    |    15   |
|          |    add_ln38_1_fu_937    |    0    |    0    |    0    |    16   |
|          |     add_ln38_fu_949     |    0    |    0    |    0    |    10   |
|          |     add_ln40_fu_1023    |    0    |    0    |    0    |    10   |
|    add   |     add_ln44_fu_1087    |    0    |    0    |    0    |    10   |
|          |     add_ln42_fu_1093    |    0    |    0    |    0    |    13   |
|          |    add_ln40_1_fu_1113   |    0    |    0    |    0    |    15   |
|          |    add_ln55_1_fu_1158   |    0    |    0    |    0    |    17   |
|          |     add_ln61_fu_1194    |    0    |    0    |    0    |    19   |
|          |     add_ln55_fu_1206    |    0    |    0    |    0    |    12   |
|          |     add_ln57_fu_1312    |    0    |    0    |    0    |    12   |
|          |    add_ln61_1_fu_1336   |    0    |    0    |    0    |    19   |
|          |     add_ln59_fu_1370    |    0    |    0    |    0    |    10   |
|          |    add_ln57_1_fu_1376   |    0    |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     icmp_ln24_fu_802    |    0    |    0    |    0    |    11   |
|          |     icmp_ln26_fu_814    |    0    |    0    |    0    |    11   |
|          |     icmp_ln28_fu_846    |    0    |    0    |    0    |    8    |
|          |     icmp_ln38_fu_943    |    0    |    0    |    0    |    11   |
|   icmp   |     icmp_ln40_fu_955    |    0    |    0    |    0    |    11   |
|          |     icmp_ln44_fu_999    |    0    |    0    |    0    |    8    |
|          |    icmp_ln42_fu_1011    |    0    |    0    |    0    |    10   |
|          |    icmp_ln55_fu_1200    |    0    |    0    |    0    |    11   |
|          |    icmp_ln57_fu_1212    |    0    |    0    |    0    |    10   |
|          |    icmp_ln59_fu_1300    |    0    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    select_ln24_fu_820   |    0    |    0    |    0    |    5    |
|          |   select_ln24_1_fu_828  |    0    |    0    |    0    |    5    |
|          |    select_ln26_fu_870   |    0    |    0    |    0    |    3    |
|          |   select_ln26_1_fu_878  |    0    |    0    |    0    |    5    |
|          |   select_ln26_2_fu_902  |    0    |    0    |    0    |    8    |
|          |    select_ln38_fu_961   |    0    |    0    |    0    |    3    |
|          |   select_ln38_1_fu_969  |    0    |    0    |    0    |    3    |
|          |   select_ln38_2_fu_985  |    0    |    0    |    0    |    2    |
|          |   select_ln40_fu_1033   |    0    |    0    |    0    |    2    |
|  select  |  select_ln40_1_fu_1059  |    0    |    0    |    0    |    3    |
|          |   select_ln42_fu_1079   |    0    |    0    |    0    |    3    |
|          |  select_ln42_1_fu_1105  |    0    |    0    |    0    |    6    |
|          |  select_ln40_2_fu_1119  |    0    |    0    |    0    |    8    |
|          |   select_ln55_fu_1218   |    0    |    0    |    0    |    4    |
|          |  select_ln55_1_fu_1252  |    0    |    0    |    0    |    4    |
|          |  select_ln55_2_fu_1286  |    0    |    0    |    0    |    8    |
|          |   select_ln57_fu_1324   |    0    |    0    |    0    |    3    |
|          |  select_ln57_1_fu_1342  |    0    |    0    |    0    |    8    |
|          |  select_ln57_2_fu_1358  |    0    |    0    |    0    |    4    |
|          |  select_ln57_3_fu_1382  |    0    |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     sub_ln61_fu_1184    |    0    |    0    |    0    |    19   |
|    sub   |    sub_ln61_1_fu_1246   |    0    |    0    |    0    |    15   |
|          |    sub_ln61_2_fu_1280   |    0    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|---------|
|    mux   |       tmp_fu_1390       |    0    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|---------|
|          |      or_ln26_fu_864     |    0    |    0    |    0    |    2    |
|          |     or_ln40_fu_1047     |    0    |    0    |    0    |    2    |
|    or    |     or_ln42_fu_1067     |    0    |    0    |    0    |    2    |
|          |    or_ln42_2_fu_1073    |    0    |    0    |    0    |    2    |
|          |    or_ln42_1_fu_1099    |    0    |    0    |    0    |    2    |
|          |     or_ln57_fu_1318     |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     and_ln24_fu_852     |    0    |    0    |    0    |    2    |
|          |     and_ln38_fu_1005    |    0    |    0    |    0    |    2    |
|    and   |    and_ln38_1_fu_1017   |    0    |    0    |    0    |    2    |
|          |     and_ln40_fu_1053    |    0    |    0    |    0    |    2    |
|          |     and_ln55_fu_1306    |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     xor_ln24_fu_840     |    0    |    0    |    0    |    2    |
|    xor   |     xor_ln38_fu_993     |    0    |    0    |    0    |    2    |
|          |     xor_ln40_fu_1041    |    0    |    0    |    0    |    2    |
|          |     xor_ln55_fu_1294    |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|  readreq |    grp_readreq_fu_250   |    0    |    0    |    0    |    0    |
|          |    grp_readreq_fu_264   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   | In_ddr_read_read_fu_258 |    0    |    0    |    0    |    0    |
|          |  W_ddr_read_read_fu_272 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_278  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   write  | write_ln61_write_fu_286 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    trunc_ln30_fu_836    |    0    |    0    |    0    |    0    |
|          |   trunc_ln30_1_fu_886   |    0    |    0    |    0    |    0    |
|   trunc  |    trunc_ln38_fu_977    |    0    |    0    |    0    |    0    |
|          |    trunc_ln46_fu_981    |    0    |    0    |    0    |    0    |
|          |   trunc_ln46_1_fu_1029  |    0    |    0    |    0    |    0    |
|          |    trunc_ln61_fu_1366   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    tmp_50_cast_fu_910   |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_1131      |    0    |    0    |    0    |    0    |
|          |      tmp_48_fu_1164     |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_49_fu_1172     |    0    |    0    |    0    |    0    |
|          |      tmp_50_fu_1226     |    0    |    0    |    0    |    0    |
|          |      tmp_51_fu_1234     |    0    |    0    |    0    |    0    |
|          |    p_shl_cast_fu_1260   |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_1268      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     zext_ln30_fu_917    |    0    |    0    |    0    |    0    |
|          |    zext_ln30_1_fu_930   |    0    |    0    |    0    |    0    |
|          |    zext_ln46_fu_1138    |    0    |    0    |    0    |    0    |
|          |    zext_ln61_fu_1180    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln61_1_fu_1190   |    0    |    0    |    0    |    0    |
|          |   zext_ln61_2_fu_1242   |    0    |    0    |    0    |    0    |
|          |   zext_ln61_3_fu_1276   |    0    |    0    |    0    |    0    |
|          |   zext_ln61_4_fu_1332   |    0    |    0    |    0    |    0    |
|          |   zext_ln61_5_fu_1350   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |   420   | 305.227 |  116457 |  57396  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| in_0|    2   |    0   |    0   |
| in_1|    2   |    0   |    0   |
| in_2|    2   |    0   |    0   |
| in_3|    2   |    0   |    0   |
|out_0|    2   |    0   |    0   |
|out_1|    2   |    0   |    0   |
|out_2|    2   |    0   |    0   |
|out_3|    2   |    0   |    0   |
|w_0_0|    0   |   64   |    5   |
|w_0_1|    0   |   64   |    5   |
|w_0_2|    0   |   64   |    5   |
|w_0_3|    0   |   64   |    5   |
|w_1_0|    0   |   64   |    5   |
|w_1_1|    0   |   64   |    5   |
|w_1_2|    0   |   64   |    5   |
|w_1_3|    0   |   64   |    5   |
|w_2_0|    0   |   64   |    5   |
|w_2_1|    0   |   64   |    5   |
|w_2_2|    0   |   64   |    5   |
|w_2_3|    0   |   64   |    5   |
|w_3_0|    0   |   64   |    5   |
|w_3_1|    0   |   64   |    5   |
|w_3_2|    0   |   64   |    5   |
|w_3_3|    0   |   64   |    5   |
+-----+--------+--------+--------+
|Total|   16   |  1024  |   80   |
+-----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     L_chi_1_reg_632     |    3   |
|      L_chi_reg_676      |    3   |
|     L_cho_1_reg_753     |    3   |
|      L_cho_reg_654      |    3   |
|       L_ci_reg_621      |    5   |
|       L_co_reg_742      |    4   |
|       L_kr_reg_698      |    3   |
|       L_ri_reg_599      |    5   |
|       L_ro_reg_720      |    4   |
|   add_ln24_1_reg_1407   |   11   |
|    add_ln28_reg_1436    |    3   |
|    add_ln30_reg_1446    |    8   |
|   add_ln38_1_reg_1459   |    9   |
|    add_ln44_reg_1491    |    3   |
|   add_ln55_1_reg_1526   |   10   |
|    add_ln59_reg_1570    |    3   |
|  bitcast_ln30_reg_1451  |   32   |
|  bitcast_ln46_reg_1506  |   32   |
|    icmp_ln24_reg_1412   |    1   |
|    icmp_ln38_reg_1464   |    1   |
|    icmp_ln55_reg_1531   |    1   |
|indvar_flatten101_reg_709|   10   |
| indvar_flatten17_reg_588|   11   |
| indvar_flatten25_reg_687|    6   |
| indvar_flatten37_reg_665|    8   |
| indvar_flatten59_reg_643|    9   |
| indvar_flatten71_reg_731|    7   |
|  indvar_flatten_reg_610 |    8   |
|   out_0_addr_reg_1540   |    8   |
|   out_1_addr_reg_1545   |    8   |
|   out_2_addr_reg_1550   |    8   |
|   out_3_addr_reg_1555   |    8   |
|  select_ln24_1_reg_1416 |    5   |
|  select_ln26_1_reg_1426 |    5   |
|  select_ln26_2_reg_1441 |    8   |
|  select_ln38_1_reg_1468 |    3   |
|  select_ln40_1_reg_1481 |    3   |
|  select_ln40_2_reg_1501 |    8   |
|   select_ln40_reg_1477  |    2   |
|  select_ln42_1_reg_1496 |    6   |
|   select_ln42_reg_1486  |    3   |
|  select_ln55_1_reg_1535 |    4   |
|  select_ln57_2_reg_1560 |    4   |
|  select_ln57_3_reg_1575 |    7   |
|       tmp_reg_1580      |   32   |
|  trunc_ln30_1_reg_1432  |    2   |
|   trunc_ln30_reg_1421   |    4   |
|   trunc_ln38_reg_1473   |    2   |
|   trunc_ln61_reg_1565   |    2   |
+-------------------------+--------+
|          Total          |   338  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_278 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_546  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_558  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_570  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_582  |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  2.135  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   420  |   305  | 116457 |  57396 |
|   Memory  |   16   |    -   |    -   |  1024  |   80   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   338  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   420  |   307  | 117819 |  57512 |
+-----------+--------+--------+--------+--------+--------+
