
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000049dc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  000049dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000340  20000070  00004a4c  00020070  2**2
                  ALLOC
  3 .stack        00002000  200003b0  00004d8c  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   00030f4e  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000051fe  00000000  00000000  0005103f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000093b6  00000000  00000000  0005623d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000838  00000000  00000000  0005f5f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c90  00000000  00000000  0005fe2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002600f  00000000  00000000  00060abb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00019e49  00000000  00000000  00086aca  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a2465  00000000  00000000  000a0913  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000189c  00000000  00000000  00142d78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200023b0 	.word	0x200023b0
       4:	00003a79 	.word	0x00003a79
       8:	00003a75 	.word	0x00003a75
       c:	00003a75 	.word	0x00003a75
	...
      2c:	00003a75 	.word	0x00003a75
	...
      38:	00003a75 	.word	0x00003a75
      3c:	00003a75 	.word	0x00003a75
      40:	00003a75 	.word	0x00003a75
      44:	00003a75 	.word	0x00003a75
      48:	00003a75 	.word	0x00003a75
      4c:	00001df5 	.word	0x00001df5
      50:	00003a75 	.word	0x00003a75
      54:	00003a75 	.word	0x00003a75
      58:	00003a75 	.word	0x00003a75
      5c:	00003a75 	.word	0x00003a75
      60:	00003a75 	.word	0x00003a75
      64:	000026a9 	.word	0x000026a9
      68:	000026b9 	.word	0x000026b9
      6c:	000026c9 	.word	0x000026c9
      70:	000026d9 	.word	0x000026d9
      74:	000026e9 	.word	0x000026e9
      78:	000026f9 	.word	0x000026f9
      7c:	00003a75 	.word	0x00003a75
      80:	00003a75 	.word	0x00003a75
      84:	00003a75 	.word	0x00003a75
      88:	00003a75 	.word	0x00003a75
      8c:	00003a75 	.word	0x00003a75
      90:	00003a75 	.word	0x00003a75
      94:	00003a75 	.word	0x00003a75
      98:	00003a75 	.word	0x00003a75
      9c:	00003a75 	.word	0x00003a75
      a0:	00003a75 	.word	0x00003a75
      a4:	00003a75 	.word	0x00003a75
      a8:	00003a75 	.word	0x00003a75
      ac:	00003a75 	.word	0x00003a75
      b0:	00003a75 	.word	0x00003a75
      b4:	00003a75 	.word	0x00003a75
      b8:	00003a75 	.word	0x00003a75

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000070 	.word	0x20000070
      dc:	00000000 	.word	0x00000000
      e0:	000049dc 	.word	0x000049dc

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000074 	.word	0x20000074
     110:	000049dc 	.word	0x000049dc
     114:	000049dc 	.word	0x000049dc
     118:	00000000 	.word	0x00000000

0000011c <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     11c:	4b09      	ldr	r3, [pc, #36]	; (144 <vAPI_IndexNtcTemp+0x28>)
     11e:	4298      	cmp	r0, r3
     120:	d80b      	bhi.n	13a <vAPI_IndexNtcTemp+0x1e>
     122:	4a09      	ldr	r2, [pc, #36]	; (148 <vAPI_IndexNtcTemp+0x2c>)
     124:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
     126:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     128:	8811      	ldrh	r1, [r2, #0]
     12a:	4281      	cmp	r1, r0
     12c:	d906      	bls.n	13c <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
     12e:	3301      	adds	r3, #1
     130:	b2db      	uxtb	r3, r3
     132:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
     134:	2b8d      	cmp	r3, #141	; 0x8d
     136:	d1f7      	bne.n	128 <vAPI_IndexNtcTemp+0xc>
     138:	e000      	b.n	13c <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
     13a:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
     13c:	4a03      	ldr	r2, [pc, #12]	; (14c <vAPI_IndexNtcTemp+0x30>)
     13e:	56d0      	ldrsb	r0, [r2, r3]
}
     140:	4770      	bx	lr
     142:	46c0      	nop			; (mov r8, r8)
     144:	00003b98 	.word	0x00003b98
     148:	00004550 	.word	0x00004550
     14c:	0000466c 	.word	0x0000466c

00000150 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
     150:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     152:	4c25      	ldr	r4, [pc, #148]	; (1e8 <vAPI_ADC_Read_Data_bal_1+0x98>)
     154:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     156:	5ce0      	ldrb	r0, [r4, r3]
     158:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     15a:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     15c:	5ce3      	ldrb	r3, [r4, r3]
     15e:	1818      	adds	r0, r3, r0
     160:	b280      	uxth	r0, r0
     162:	4d22      	ldr	r5, [pc, #136]	; (1ec <vAPI_ADC_Read_Data_bal_1+0x9c>)
     164:	47a8      	blx	r5
     166:	4b22      	ldr	r3, [pc, #136]	; (1f0 <vAPI_ADC_Read_Data_bal_1+0xa0>)
     168:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     16a:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     16c:	5ce0      	ldrb	r0, [r4, r3]
     16e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     170:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     172:	5ce3      	ldrb	r3, [r4, r3]
     174:	1818      	adds	r0, r3, r0
     176:	b280      	uxth	r0, r0
     178:	47a8      	blx	r5
     17a:	4b1e      	ldr	r3, [pc, #120]	; (1f4 <vAPI_ADC_Read_Data_bal_1+0xa4>)
     17c:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     17e:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     180:	5ce0      	ldrb	r0, [r4, r3]
     182:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     184:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     186:	5ce3      	ldrb	r3, [r4, r3]
     188:	1818      	adds	r0, r3, r0
     18a:	b280      	uxth	r0, r0
     18c:	47a8      	blx	r5
     18e:	4b1a      	ldr	r3, [pc, #104]	; (1f8 <vAPI_ADC_Read_Data_bal_1+0xa8>)
     190:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     192:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     194:	5ce0      	ldrb	r0, [r4, r3]
     196:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     198:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     19a:	5ce3      	ldrb	r3, [r4, r3]
     19c:	1818      	adds	r0, r3, r0
     19e:	b280      	uxth	r0, r0
     1a0:	47a8      	blx	r5
     1a2:	4b16      	ldr	r3, [pc, #88]	; (1fc <vAPI_ADC_Read_Data_bal_1+0xac>)
     1a4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     1a6:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     1a8:	5ce0      	ldrb	r0, [r4, r3]
     1aa:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     1ac:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     1ae:	5ce3      	ldrb	r3, [r4, r3]
     1b0:	1818      	adds	r0, r3, r0
     1b2:	b280      	uxth	r0, r0
     1b4:	47a8      	blx	r5
     1b6:	4b12      	ldr	r3, [pc, #72]	; (200 <vAPI_ADC_Read_Data_bal_1+0xb0>)
     1b8:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     1ba:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     1bc:	5ce3      	ldrb	r3, [r4, r3]
     1be:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     1c0:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     1c2:	5ca2      	ldrb	r2, [r4, r2]
     1c4:	18d3      	adds	r3, r2, r3
     1c6:	4a0f      	ldr	r2, [pc, #60]	; (204 <vAPI_ADC_Read_Data_bal_1+0xb4>)
     1c8:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     1ca:	2386      	movs	r3, #134	; 0x86
     1cc:	5ce3      	ldrb	r3, [r4, r3]
     1ce:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     1d0:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     1d2:	5ca2      	ldrb	r2, [r4, r2]
     1d4:	18d3      	adds	r3, r2, r3
     1d6:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     1d8:	4a0b      	ldr	r2, [pc, #44]	; (208 <vAPI_ADC_Read_Data_bal_1+0xb8>)
     1da:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     1dc:	4a0b      	ldr	r2, [pc, #44]	; (20c <vAPI_ADC_Read_Data_bal_1+0xbc>)
     1de:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     1e0:	4a0b      	ldr	r2, [pc, #44]	; (210 <vAPI_ADC_Read_Data_bal_1+0xc0>)
     1e2:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
     1e4:	bd70      	pop	{r4, r5, r6, pc}
     1e6:	46c0      	nop			; (mov r8, r8)
     1e8:	20000248 	.word	0x20000248
     1ec:	0000011d 	.word	0x0000011d
     1f0:	20000114 	.word	0x20000114
     1f4:	20000117 	.word	0x20000117
     1f8:	20000118 	.word	0x20000118
     1fc:	20000116 	.word	0x20000116
     200:	20000115 	.word	0x20000115
     204:	2000033a 	.word	0x2000033a
     208:	20000096 	.word	0x20000096
     20c:	20000094 	.word	0x20000094
     210:	2000008e 	.word	0x2000008e

00000214 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
     214:	b5f0      	push	{r4, r5, r6, r7, lr}
     216:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
     218:	4b4d      	ldr	r3, [pc, #308]	; (350 <vAPI_CalcCell+0x13c>)
     21a:	781b      	ldrb	r3, [r3, #0]
     21c:	2b00      	cmp	r3, #0
     21e:	d116      	bne.n	24e <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
     220:	2201      	movs	r2, #1
     222:	4b4b      	ldr	r3, [pc, #300]	; (350 <vAPI_CalcCell+0x13c>)
     224:	701a      	strb	r2, [r3, #0]
     226:	4a4b      	ldr	r2, [pc, #300]	; (354 <vAPI_CalcCell+0x140>)
     228:	494b      	ldr	r1, [pc, #300]	; (358 <vAPI_CalcCell+0x144>)
     22a:	0008      	movs	r0, r1
     22c:	3040      	adds	r0, #64	; 0x40
     22e:	0015      	movs	r5, r2
     230:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
     232:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
     234:	8813      	ldrh	r3, [r2, #0]
     236:	089b      	lsrs	r3, r3, #2
     238:	800b      	strh	r3, [r1, #0]
     23a:	840b      	strh	r3, [r1, #32]
     23c:	8003      	strh	r3, [r0, #0]
     23e:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
     240:	8014      	strh	r4, [r2, #0]
     242:	3202      	adds	r2, #2
     244:	3102      	adds	r1, #2
     246:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
     248:	42aa      	cmp	r2, r5
     24a:	d1f3      	bne.n	234 <vAPI_CalcCell+0x20>
     24c:	e00f      	b.n	26e <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     24e:	4b43      	ldr	r3, [pc, #268]	; (35c <vAPI_CalcCell+0x148>)
     250:	7818      	ldrb	r0, [r3, #0]
     252:	0140      	lsls	r0, r0, #5
     254:	4b40      	ldr	r3, [pc, #256]	; (358 <vAPI_CalcCell+0x144>)
     256:	18c0      	adds	r0, r0, r3
     258:	2300      	movs	r3, #0
     25a:	4d3e      	ldr	r5, [pc, #248]	; (354 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
     25c:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     25e:	1959      	adds	r1, r3, r5
     260:	880a      	ldrh	r2, [r1, #0]
     262:	0892      	lsrs	r2, r2, #2
     264:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
     266:	800c      	strh	r4, [r1, #0]
     268:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
     26a:	2b20      	cmp	r3, #32
     26c:	d1f7      	bne.n	25e <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     26e:	4b3b      	ldr	r3, [pc, #236]	; (35c <vAPI_CalcCell+0x148>)
     270:	781b      	ldrb	r3, [r3, #0]
     272:	3301      	adds	r3, #1
     274:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
     276:	2b03      	cmp	r3, #3
     278:	d802      	bhi.n	280 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     27a:	4a38      	ldr	r2, [pc, #224]	; (35c <vAPI_CalcCell+0x148>)
     27c:	7013      	strb	r3, [r2, #0]
     27e:	e002      	b.n	286 <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
     280:	2200      	movs	r2, #0
     282:	4b36      	ldr	r3, [pc, #216]	; (35c <vAPI_CalcCell+0x148>)
     284:	701a      	strb	r2, [r3, #0]
     286:	4834      	ldr	r0, [pc, #208]	; (358 <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     288:	2100      	movs	r1, #0
     28a:	0007      	movs	r7, r0
     28c:	4e31      	ldr	r6, [pc, #196]	; (354 <vAPI_CalcCell+0x140>)
     28e:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
     290:	8c04      	ldrh	r4, [r0, #32]
     292:	8803      	ldrh	r3, [r0, #0]
     294:	18e3      	adds	r3, r4, r3
     296:	198d      	adds	r5, r1, r6
     298:	882c      	ldrh	r4, [r5, #0]
     29a:	191b      	adds	r3, r3, r4
     29c:	0014      	movs	r4, r2
     29e:	3440      	adds	r4, #64	; 0x40
     2a0:	8824      	ldrh	r4, [r4, #0]
     2a2:	191b      	adds	r3, r3, r4
     2a4:	3260      	adds	r2, #96	; 0x60
     2a6:	8812      	ldrh	r2, [r2, #0]
     2a8:	189b      	adds	r3, r3, r2
     2aa:	b29b      	uxth	r3, r3
     2ac:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
     2ae:	466a      	mov	r2, sp
     2b0:	528b      	strh	r3, [r1, r2]
     2b2:	3102      	adds	r1, #2
     2b4:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
     2b6:	2920      	cmp	r1, #32
     2b8:	d1e9      	bne.n	28e <vAPI_CalcCell+0x7a>
     2ba:	270f      	movs	r7, #15
     2bc:	e014      	b.n	2e8 <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
     2be:	0051      	lsls	r1, r2, #1
     2c0:	4668      	mov	r0, sp
     2c2:	5a08      	ldrh	r0, [r1, r0]
     2c4:	1c51      	adds	r1, r2, #1
     2c6:	004d      	lsls	r5, r1, #1
     2c8:	466c      	mov	r4, sp
     2ca:	5b2d      	ldrh	r5, [r5, r4]
     2cc:	42a8      	cmp	r0, r5
     2ce:	d903      	bls.n	2d8 <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
     2d0:	0052      	lsls	r2, r2, #1
     2d2:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
     2d4:	0049      	lsls	r1, r1, #1
     2d6:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
     2d8:	3301      	adds	r3, #1
     2da:	b2db      	uxtb	r3, r3
     2dc:	1e1a      	subs	r2, r3, #0
     2de:	42b2      	cmp	r2, r6
     2e0:	dbed      	blt.n	2be <vAPI_CalcCell+0xaa>
     2e2:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     2e4:	2f00      	cmp	r7, #0
     2e6:	d005      	beq.n	2f4 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
     2e8:	003e      	movs	r6, r7
     2ea:	2200      	movs	r2, #0
     2ec:	2300      	movs	r3, #0
     2ee:	2f00      	cmp	r7, #0
     2f0:	dce5      	bgt.n	2be <vAPI_CalcCell+0xaa>
     2f2:	e7f6      	b.n	2e2 <vAPI_CalcCell+0xce>
     2f4:	466b      	mov	r3, sp
     2f6:	3306      	adds	r3, #6
     2f8:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     2fa:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
     2fc:	881a      	ldrh	r2, [r3, #0]
     2fe:	1880      	adds	r0, r0, r2
     300:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
     302:	4299      	cmp	r1, r3
     304:	d1fa      	bne.n	2fc <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
     306:	210d      	movs	r1, #13
     308:	4b15      	ldr	r3, [pc, #84]	; (360 <vAPI_CalcCell+0x14c>)
     30a:	4798      	blx	r3
     30c:	4b15      	ldr	r3, [pc, #84]	; (364 <vAPI_CalcCell+0x150>)
     30e:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
     310:	466b      	mov	r3, sp
     312:	8bda      	ldrh	r2, [r3, #30]
     314:	4b14      	ldr	r3, [pc, #80]	; (368 <vAPI_CalcCell+0x154>)
     316:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
     318:	466b      	mov	r3, sp
     31a:	88da      	ldrh	r2, [r3, #6]
     31c:	4b13      	ldr	r3, [pc, #76]	; (36c <vAPI_CalcCell+0x158>)
     31e:	801a      	strh	r2, [r3, #0]

    // 平均电流
    if (nADC_CURRENT < 0) 
     320:	4b13      	ldr	r3, [pc, #76]	; (370 <vAPI_CalcCell+0x15c>)
     322:	2200      	movs	r2, #0
     324:	5e9b      	ldrsh	r3, [r3, r2]
     326:	2b00      	cmp	r3, #0
     328:	da10      	bge.n	34c <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
     32a:	4a12      	ldr	r2, [pc, #72]	; (374 <vAPI_CalcCell+0x160>)
     32c:	7812      	ldrb	r2, [r2, #0]
     32e:	3201      	adds	r2, #1
     330:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
     332:	2a03      	cmp	r2, #3
     334:	d802      	bhi.n	33c <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9

    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
     336:	490f      	ldr	r1, [pc, #60]	; (374 <vAPI_CalcCell+0x160>)
     338:	700a      	strb	r2, [r1, #0]
     33a:	e002      	b.n	342 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
     33c:	2100      	movs	r1, #0
     33e:	4a0d      	ldr	r2, [pc, #52]	; (374 <vAPI_CalcCell+0x160>)
     340:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
     342:	4a0c      	ldr	r2, [pc, #48]	; (374 <vAPI_CalcCell+0x160>)
     344:	7812      	ldrb	r2, [r2, #0]
     346:	0052      	lsls	r2, r2, #1
     348:	490b      	ldr	r1, [pc, #44]	; (378 <vAPI_CalcCell+0x164>)
     34a:	5253      	strh	r3, [r2, r1]
    }
}
     34c:	b009      	add	sp, #36	; 0x24
     34e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     350:	2000008c 	.word	0x2000008c
     354:	2000038c 	.word	0x2000038c
     358:	2000011c 	.word	0x2000011c
     35c:	20000093 	.word	0x20000093
     360:	00003bdd 	.word	0x00003bdd
     364:	20000090 	.word	0x20000090
     368:	20000328 	.word	0x20000328
     36c:	200002f8 	.word	0x200002f8
     370:	2000033a 	.word	0x2000033a
     374:	20000092 	.word	0x20000092
     378:	20000340 	.word	0x20000340

0000037c <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
     37c:	4b2f      	ldr	r3, [pc, #188]	; (43c <vAPI_CalcTempture+0xc0>)
     37e:	2200      	movs	r2, #0
     380:	569a      	ldrsb	r2, [r3, r2]
     382:	4b2f      	ldr	r3, [pc, #188]	; (440 <vAPI_CalcTempture+0xc4>)
     384:	781b      	ldrb	r3, [r3, #0]
     386:	b25b      	sxtb	r3, r3
     388:	429a      	cmp	r2, r3
     38a:	dd02      	ble.n	392 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
     38c:	4b2d      	ldr	r3, [pc, #180]	; (444 <vAPI_CalcTempture+0xc8>)
     38e:	801a      	strh	r2, [r3, #0]
     390:	e001      	b.n	396 <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
     392:	4a2c      	ldr	r2, [pc, #176]	; (444 <vAPI_CalcTempture+0xc8>)
     394:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
     396:	4b2c      	ldr	r3, [pc, #176]	; (448 <vAPI_CalcTempture+0xcc>)
     398:	2200      	movs	r2, #0
     39a:	569a      	ldrsb	r2, [r3, r2]
     39c:	4b2b      	ldr	r3, [pc, #172]	; (44c <vAPI_CalcTempture+0xd0>)
     39e:	781b      	ldrb	r3, [r3, #0]
     3a0:	b25b      	sxtb	r3, r3
     3a2:	429a      	cmp	r2, r3
     3a4:	dd0a      	ble.n	3bc <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
     3a6:	492a      	ldr	r1, [pc, #168]	; (450 <vAPI_CalcTempture+0xd4>)
     3a8:	7809      	ldrb	r1, [r1, #0]
     3aa:	b249      	sxtb	r1, r1
     3ac:	428a      	cmp	r2, r1
     3ae:	dd02      	ble.n	3b6 <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
     3b0:	4928      	ldr	r1, [pc, #160]	; (454 <vAPI_CalcTempture+0xd8>)
     3b2:	800a      	strh	r2, [r1, #0]
     3b4:	e00c      	b.n	3d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     3b6:	4827      	ldr	r0, [pc, #156]	; (454 <vAPI_CalcTempture+0xd8>)
     3b8:	8001      	strh	r1, [r0, #0]
     3ba:	e009      	b.n	3d0 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
     3bc:	4924      	ldr	r1, [pc, #144]	; (450 <vAPI_CalcTempture+0xd4>)
     3be:	7809      	ldrb	r1, [r1, #0]
     3c0:	b249      	sxtb	r1, r1
     3c2:	428b      	cmp	r3, r1
     3c4:	dd02      	ble.n	3cc <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
     3c6:	4923      	ldr	r1, [pc, #140]	; (454 <vAPI_CalcTempture+0xd8>)
     3c8:	800b      	strh	r3, [r1, #0]
     3ca:	e001      	b.n	3d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     3cc:	4821      	ldr	r0, [pc, #132]	; (454 <vAPI_CalcTempture+0xd8>)
     3ce:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
     3d0:	321c      	adds	r2, #28
     3d2:	da01      	bge.n	3d8 <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
     3d4:	4a1c      	ldr	r2, [pc, #112]	; (448 <vAPI_CalcTempture+0xcc>)
     3d6:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
     3d8:	331c      	adds	r3, #28
     3da:	da03      	bge.n	3e4 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
     3dc:	4b1c      	ldr	r3, [pc, #112]	; (450 <vAPI_CalcTempture+0xd4>)
     3de:	781a      	ldrb	r2, [r3, #0]
     3e0:	4b1a      	ldr	r3, [pc, #104]	; (44c <vAPI_CalcTempture+0xd0>)
     3e2:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
     3e4:	4b1a      	ldr	r3, [pc, #104]	; (450 <vAPI_CalcTempture+0xd4>)
     3e6:	781b      	ldrb	r3, [r3, #0]
     3e8:	b25b      	sxtb	r3, r3
     3ea:	001a      	movs	r2, r3
     3ec:	321c      	adds	r2, #28
     3ee:	da0a      	bge.n	406 <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
     3f0:	4b16      	ldr	r3, [pc, #88]	; (44c <vAPI_CalcTempture+0xd0>)
     3f2:	781b      	ldrb	r3, [r3, #0]
     3f4:	b25b      	sxtb	r3, r3
     3f6:	4a16      	ldr	r2, [pc, #88]	; (450 <vAPI_CalcTempture+0xd4>)
     3f8:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
     3fa:	4a13      	ldr	r2, [pc, #76]	; (448 <vAPI_CalcTempture+0xcc>)
     3fc:	7812      	ldrb	r2, [r2, #0]
     3fe:	b252      	sxtb	r2, r2
     400:	4293      	cmp	r3, r2
     402:	dc0d      	bgt.n	420 <vAPI_CalcTempture+0xa4>
     404:	e017      	b.n	436 <vAPI_CalcTempture+0xba>
     406:	4a10      	ldr	r2, [pc, #64]	; (448 <vAPI_CalcTempture+0xcc>)
     408:	7812      	ldrb	r2, [r2, #0]
     40a:	b252      	sxtb	r2, r2
     40c:	490f      	ldr	r1, [pc, #60]	; (44c <vAPI_CalcTempture+0xd0>)
     40e:	7809      	ldrb	r1, [r1, #0]
     410:	b249      	sxtb	r1, r1
     412:	428a      	cmp	r2, r1
     414:	da0a      	bge.n	42c <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
     416:	4b0e      	ldr	r3, [pc, #56]	; (450 <vAPI_CalcTempture+0xd4>)
     418:	781b      	ldrb	r3, [r3, #0]
     41a:	b25b      	sxtb	r3, r3
     41c:	429a      	cmp	r2, r3
     41e:	da02      	bge.n	426 <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
     420:	4b0d      	ldr	r3, [pc, #52]	; (458 <vAPI_CalcTempture+0xdc>)
     422:	801a      	strh	r2, [r3, #0]
     424:	e009      	b.n	43a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     426:	4a0c      	ldr	r2, [pc, #48]	; (458 <vAPI_CalcTempture+0xdc>)
     428:	8013      	strh	r3, [r2, #0]
     42a:	e006      	b.n	43a <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
     42c:	428b      	cmp	r3, r1
     42e:	dd02      	ble.n	436 <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
     430:	4b09      	ldr	r3, [pc, #36]	; (458 <vAPI_CalcTempture+0xdc>)
     432:	8019      	strh	r1, [r3, #0]
     434:	e001      	b.n	43a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     436:	4a08      	ldr	r2, [pc, #32]	; (458 <vAPI_CalcTempture+0xdc>)
     438:	8013      	strh	r3, [r2, #0]
        }
    }
}
     43a:	4770      	bx	lr
     43c:	20000114 	.word	0x20000114
     440:	20000117 	.word	0x20000117
     444:	20000368 	.word	0x20000368
     448:	20000118 	.word	0x20000118
     44c:	20000116 	.word	0x20000116
     450:	20000115 	.word	0x20000115
     454:	2000035c 	.word	0x2000035c
     458:	20000244 	.word	0x20000244

0000045c <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
     45c:	b510      	push	{r4, lr}
     45e:	4a0a      	ldr	r2, [pc, #40]	; (488 <vAPI_ADC_Read_Data_bal_2+0x2c>)
     460:	490a      	ldr	r1, [pc, #40]	; (48c <vAPI_ADC_Read_Data_bal_2+0x30>)
     462:	0014      	movs	r4, r2
     464:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     466:	7813      	ldrb	r3, [r2, #0]
     468:	021b      	lsls	r3, r3, #8
     46a:	7850      	ldrb	r0, [r2, #1]
     46c:	18c3      	adds	r3, r0, r3
     46e:	800b      	strh	r3, [r1, #0]
     470:	3202      	adds	r2, #2
     472:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
     474:	42a2      	cmp	r2, r4
     476:	d1f6      	bne.n	466 <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
     478:	4b05      	ldr	r3, [pc, #20]	; (490 <vAPI_ADC_Read_Data_bal_2+0x34>)
     47a:	4798      	blx	r3
    vAPI_CalcTempture();
     47c:	4b05      	ldr	r3, [pc, #20]	; (494 <vAPI_ADC_Read_Data_bal_2+0x38>)
     47e:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     480:	4b05      	ldr	r3, [pc, #20]	; (498 <vAPI_ADC_Read_Data_bal_2+0x3c>)
     482:	4798      	blx	r3
}
     484:	bd10      	pop	{r4, pc}
     486:	46c0      	nop			; (mov r8, r8)
     488:	200002ae 	.word	0x200002ae
     48c:	2000038c 	.word	0x2000038c
     490:	00000215 	.word	0x00000215
     494:	0000037d 	.word	0x0000037d
     498:	00001011 	.word	0x00001011

0000049c <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
     49c:	b570      	push	{r4, r5, r6, lr}
     49e:	4a2e      	ldr	r2, [pc, #184]	; (558 <vAPI_ADC_Read_Data+0xbc>)
     4a0:	492e      	ldr	r1, [pc, #184]	; (55c <vAPI_ADC_Read_Data+0xc0>)
     4a2:	0014      	movs	r4, r2
     4a4:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     4a6:	7813      	ldrb	r3, [r2, #0]
     4a8:	021b      	lsls	r3, r3, #8
     4aa:	7850      	ldrb	r0, [r2, #1]
     4ac:	18c3      	adds	r3, r0, r3
     4ae:	800b      	strh	r3, [r1, #0]
     4b0:	3202      	adds	r2, #2
     4b2:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
     4b4:	42a2      	cmp	r2, r4
     4b6:	d1f6      	bne.n	4a6 <vAPI_ADC_Read_Data+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     4b8:	4c29      	ldr	r4, [pc, #164]	; (560 <vAPI_ADC_Read_Data+0xc4>)
     4ba:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     4bc:	5ce0      	ldrb	r0, [r4, r3]
     4be:	0200      	lsls	r0, r0, #8
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     4c0:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     4c2:	5ce3      	ldrb	r3, [r4, r3]
     4c4:	1818      	adds	r0, r3, r0
     4c6:	b280      	uxth	r0, r0
     4c8:	4d26      	ldr	r5, [pc, #152]	; (564 <vAPI_ADC_Read_Data+0xc8>)
     4ca:	47a8      	blx	r5
     4cc:	4b26      	ldr	r3, [pc, #152]	; (568 <vAPI_ADC_Read_Data+0xcc>)
     4ce:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     4d0:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     4d2:	5ce0      	ldrb	r0, [r4, r3]
     4d4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     4d6:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     4d8:	5ce3      	ldrb	r3, [r4, r3]
     4da:	1818      	adds	r0, r3, r0
     4dc:	b280      	uxth	r0, r0
     4de:	47a8      	blx	r5
     4e0:	4b22      	ldr	r3, [pc, #136]	; (56c <vAPI_ADC_Read_Data+0xd0>)
     4e2:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     4e4:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     4e6:	5ce0      	ldrb	r0, [r4, r3]
     4e8:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     4ea:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     4ec:	5ce3      	ldrb	r3, [r4, r3]
     4ee:	1818      	adds	r0, r3, r0
     4f0:	b280      	uxth	r0, r0
     4f2:	47a8      	blx	r5
     4f4:	4b1e      	ldr	r3, [pc, #120]	; (570 <vAPI_ADC_Read_Data+0xd4>)
     4f6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     4f8:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     4fa:	5ce0      	ldrb	r0, [r4, r3]
     4fc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     4fe:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     500:	5ce3      	ldrb	r3, [r4, r3]
     502:	1818      	adds	r0, r3, r0
     504:	b280      	uxth	r0, r0
     506:	47a8      	blx	r5
     508:	4b1a      	ldr	r3, [pc, #104]	; (574 <vAPI_ADC_Read_Data+0xd8>)
     50a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     50c:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     50e:	5ce0      	ldrb	r0, [r4, r3]
     510:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     512:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     514:	5ce3      	ldrb	r3, [r4, r3]
     516:	1818      	adds	r0, r3, r0
     518:	b280      	uxth	r0, r0
     51a:	47a8      	blx	r5
     51c:	4b16      	ldr	r3, [pc, #88]	; (578 <vAPI_ADC_Read_Data+0xdc>)
     51e:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     520:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     522:	5ce3      	ldrb	r3, [r4, r3]
     524:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     526:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     528:	5ca2      	ldrb	r2, [r4, r2]
     52a:	18d3      	adds	r3, r2, r3
     52c:	4a13      	ldr	r2, [pc, #76]	; (57c <vAPI_ADC_Read_Data+0xe0>)
     52e:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     530:	2386      	movs	r3, #134	; 0x86
     532:	5ce3      	ldrb	r3, [r4, r3]
     534:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     536:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     538:	5ca2      	ldrb	r2, [r4, r2]
     53a:	18d3      	adds	r3, r2, r3
     53c:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     53e:	4a10      	ldr	r2, [pc, #64]	; (580 <vAPI_ADC_Read_Data+0xe4>)
     540:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     542:	4a10      	ldr	r2, [pc, #64]	; (584 <vAPI_ADC_Read_Data+0xe8>)
     544:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     546:	4a10      	ldr	r2, [pc, #64]	; (588 <vAPI_ADC_Read_Data+0xec>)
     548:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
     54a:	4b10      	ldr	r3, [pc, #64]	; (58c <vAPI_ADC_Read_Data+0xf0>)
     54c:	4798      	blx	r3
    vAPI_CalcTempture();
     54e:	4b10      	ldr	r3, [pc, #64]	; (590 <vAPI_ADC_Read_Data+0xf4>)
     550:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     552:	4b10      	ldr	r3, [pc, #64]	; (594 <vAPI_ADC_Read_Data+0xf8>)
     554:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
     556:	bd70      	pop	{r4, r5, r6, pc}
     558:	200002ae 	.word	0x200002ae
     55c:	2000038c 	.word	0x2000038c
     560:	20000248 	.word	0x20000248
     564:	0000011d 	.word	0x0000011d
     568:	20000114 	.word	0x20000114
     56c:	20000117 	.word	0x20000117
     570:	20000118 	.word	0x20000118
     574:	20000116 	.word	0x20000116
     578:	20000115 	.word	0x20000115
     57c:	2000033a 	.word	0x2000033a
     580:	20000096 	.word	0x20000096
     584:	20000094 	.word	0x20000094
     588:	2000008e 	.word	0x2000008e
     58c:	00000215 	.word	0x00000215
     590:	0000037d 	.word	0x0000037d
     594:	00001011 	.word	0x00001011

00000598 <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
     598:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     59a:	4a42      	ldr	r2, [pc, #264]	; (6a4 <AFE_HardwareProtection_Write+0x10c>)
     59c:	210b      	movs	r1, #11
     59e:	20e0      	movs	r0, #224	; 0xe0
     5a0:	4c41      	ldr	r4, [pc, #260]	; (6a8 <AFE_HardwareProtection_Write+0x110>)
     5a2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
     5a4:	220f      	movs	r2, #15
     5a6:	2111      	movs	r1, #17
     5a8:	20e0      	movs	r0, #224	; 0xe0
     5aa:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
     5ac:	4a3f      	ldr	r2, [pc, #252]	; (6ac <AFE_HardwareProtection_Write+0x114>)
     5ae:	2117      	movs	r1, #23
     5b0:	20e0      	movs	r0, #224	; 0xe0
     5b2:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
     5b4:	4a3e      	ldr	r2, [pc, #248]	; (6b0 <AFE_HardwareProtection_Write+0x118>)
     5b6:	2112      	movs	r1, #18
     5b8:	20e0      	movs	r0, #224	; 0xe0
     5ba:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
     5bc:	22f0      	movs	r2, #240	; 0xf0
     5be:	32ff      	adds	r2, #255	; 0xff
     5c0:	2113      	movs	r1, #19
     5c2:	20e0      	movs	r0, #224	; 0xe0
     5c4:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
     5c6:	4a3b      	ldr	r2, [pc, #236]	; (6b4 <AFE_HardwareProtection_Write+0x11c>)
     5c8:	2106      	movs	r1, #6
     5ca:	20e0      	movs	r0, #224	; 0xe0
     5cc:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
     5ce:	22c0      	movs	r2, #192	; 0xc0
     5d0:	0092      	lsls	r2, r2, #2
     5d2:	2107      	movs	r1, #7
     5d4:	20e0      	movs	r0, #224	; 0xe0
     5d6:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
     5d8:	4a37      	ldr	r2, [pc, #220]	; (6b8 <AFE_HardwareProtection_Write+0x120>)
     5da:	2104      	movs	r1, #4
     5dc:	20e0      	movs	r0, #224	; 0xe0
     5de:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     5e0:	25e0      	movs	r5, #224	; 0xe0
     5e2:	006d      	lsls	r5, r5, #1
     5e4:	002a      	movs	r2, r5
     5e6:	2108      	movs	r1, #8
     5e8:	20e0      	movs	r0, #224	; 0xe0
     5ea:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     5ec:	002a      	movs	r2, r5
     5ee:	2109      	movs	r1, #9
     5f0:	20e0      	movs	r0, #224	; 0xe0
     5f2:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
     5f4:	2280      	movs	r2, #128	; 0x80
     5f6:	0212      	lsls	r2, r2, #8
     5f8:	2103      	movs	r1, #3
     5fa:	20e0      	movs	r0, #224	; 0xe0
     5fc:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
     5fe:	4d2f      	ldr	r5, [pc, #188]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     600:	002a      	movs	r2, r5
     602:	2101      	movs	r1, #1
     604:	20e0      	movs	r0, #224	; 0xe0
     606:	4e2e      	ldr	r6, [pc, #184]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     608:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
     60a:	882b      	ldrh	r3, [r5, #0]
     60c:	22d2      	movs	r2, #210	; 0xd2
     60e:	0092      	lsls	r2, r2, #2
     610:	431a      	orrs	r2, r3
     612:	4b2c      	ldr	r3, [pc, #176]	; (6c4 <AFE_HardwareProtection_Write+0x12c>)
     614:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
     616:	2101      	movs	r1, #1
     618:	20e0      	movs	r0, #224	; 0xe0
     61a:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     61c:	2200      	movs	r2, #0
     61e:	210b      	movs	r1, #11
     620:	20e0      	movs	r0, #224	; 0xe0
     622:	47a0      	blx	r4
	
	delay_us(100);
     624:	2064      	movs	r0, #100	; 0x64
     626:	4b28      	ldr	r3, [pc, #160]	; (6c8 <AFE_HardwareProtection_Write+0x130>)
     628:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     62a:	002a      	movs	r2, r5
     62c:	2103      	movs	r1, #3
     62e:	20e0      	movs	r0, #224	; 0xe0
     630:	47b0      	blx	r6
     632:	2800      	cmp	r0, #0
     634:	d105      	bne.n	642 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     636:	4b21      	ldr	r3, [pc, #132]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     638:	2200      	movs	r2, #0
     63a:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
     63c:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     63e:	2b00      	cmp	r3, #0
     640:	da2e      	bge.n	6a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
     642:	4a1e      	ldr	r2, [pc, #120]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     644:	2111      	movs	r1, #17
     646:	20e0      	movs	r0, #224	; 0xe0
     648:	4b1d      	ldr	r3, [pc, #116]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     64a:	4798      	blx	r3
     64c:	2800      	cmp	r0, #0
     64e:	d104      	bne.n	65a <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     650:	4b1a      	ldr	r3, [pc, #104]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     652:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
     654:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     656:	071b      	lsls	r3, r3, #28
     658:	d022      	beq.n	6a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
     65a:	4a18      	ldr	r2, [pc, #96]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     65c:	2101      	movs	r1, #1
     65e:	20e0      	movs	r0, #224	; 0xe0
     660:	4b17      	ldr	r3, [pc, #92]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     662:	4798      	blx	r3
     664:	2800      	cmp	r0, #0
     666:	d106      	bne.n	676 <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     668:	4b14      	ldr	r3, [pc, #80]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     66a:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
     66c:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     66e:	23d2      	movs	r3, #210	; 0xd2
     670:	009b      	lsls	r3, r3, #2
     672:	421a      	tst	r2, r3
     674:	d014      	beq.n	6a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
     676:	22d2      	movs	r2, #210	; 0xd2
     678:	0092      	lsls	r2, r2, #2
     67a:	4b12      	ldr	r3, [pc, #72]	; (6c4 <AFE_HardwareProtection_Write+0x12c>)
     67c:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     67e:	4a0f      	ldr	r2, [pc, #60]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     680:	2106      	movs	r1, #6
     682:	20e0      	movs	r0, #224	; 0xe0
     684:	4b0e      	ldr	r3, [pc, #56]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     686:	4798      	blx	r3
     688:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
     68a:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     68c:	2b00      	cmp	r3, #0
     68e:	d107      	bne.n	6a0 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
     690:	4b0a      	ldr	r3, [pc, #40]	; (6bc <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
     692:	8818      	ldrh	r0, [r3, #0]
     694:	4b0d      	ldr	r3, [pc, #52]	; (6cc <AFE_HardwareProtection_Write+0x134>)
     696:	469c      	mov	ip, r3
     698:	4460      	add	r0, ip
     69a:	1e43      	subs	r3, r0, #1
     69c:	4198      	sbcs	r0, r3
     69e:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
     6a0:	bd70      	pop	{r4, r5, r6, pc}
     6a2:	46c0      	nop			; (mov r8, r8)
     6a4:	0000e3b5 	.word	0x0000e3b5
     6a8:	00001a51 	.word	0x00001a51
     6ac:	00002442 	.word	0x00002442
     6b0:	00000c43 	.word	0x00000c43
     6b4:	00002e2d 	.word	0x00002e2d
     6b8:	0000fe3f 	.word	0x0000fe3f
     6bc:	20000334 	.word	0x20000334
     6c0:	00001b2d 	.word	0x00001b2d
     6c4:	20000366 	.word	0x20000366
     6c8:	00001d9d 	.word	0x00001d9d
     6cc:	ffffd1d3 	.word	0xffffd1d3

000006d0 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
     6d0:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     6d2:	4a0d      	ldr	r2, [pc, #52]	; (708 <AFE_Init+0x38>)
     6d4:	210b      	movs	r1, #11
     6d6:	20e0      	movs	r0, #224	; 0xe0
     6d8:	4c0c      	ldr	r4, [pc, #48]	; (70c <AFE_Init+0x3c>)
     6da:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
     6dc:	22f8      	movs	r2, #248	; 0xf8
     6de:	0152      	lsls	r2, r2, #5
     6e0:	210f      	movs	r1, #15
     6e2:	20e0      	movs	r0, #224	; 0xe0
     6e4:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
     6e6:	4a0a      	ldr	r2, [pc, #40]	; (710 <AFE_Init+0x40>)
     6e8:	2105      	movs	r1, #5
     6ea:	20e0      	movs	r0, #224	; 0xe0
     6ec:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
     6ee:	4a09      	ldr	r2, [pc, #36]	; (714 <AFE_Init+0x44>)
     6f0:	210c      	movs	r1, #12
     6f2:	20e0      	movs	r0, #224	; 0xe0
     6f4:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
     6f6:	4a08      	ldr	r2, [pc, #32]	; (718 <AFE_Init+0x48>)
     6f8:	211a      	movs	r1, #26
     6fa:	20e0      	movs	r0, #224	; 0xe0
     6fc:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     6fe:	2200      	movs	r2, #0
     700:	210b      	movs	r1, #11
     702:	20e0      	movs	r0, #224	; 0xe0
     704:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
     706:	bd10      	pop	{r4, pc}
     708:	0000e3b5 	.word	0x0000e3b5
     70c:	00001a51 	.word	0x00001a51
     710:	00000fff 	.word	0x00000fff
     714:	00000703 	.word	0x00000703
     718:	00001032 	.word	0x00001032

0000071c <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
     71c:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     71e:	4a12      	ldr	r2, [pc, #72]	; (768 <Cells_Bal_Close+0x4c>)
     720:	210b      	movs	r1, #11
     722:	20e0      	movs	r0, #224	; 0xe0
     724:	4c11      	ldr	r4, [pc, #68]	; (76c <Cells_Bal_Close+0x50>)
     726:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
     728:	4a11      	ldr	r2, [pc, #68]	; (770 <Cells_Bal_Close+0x54>)
     72a:	210a      	movs	r1, #10
     72c:	20e0      	movs	r0, #224	; 0xe0
     72e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
     730:	2200      	movs	r2, #0
     732:	2115      	movs	r1, #21
     734:	20e0      	movs	r0, #224	; 0xe0
     736:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
     738:	2201      	movs	r2, #1
     73a:	2114      	movs	r1, #20
     73c:	20e0      	movs	r0, #224	; 0xe0
     73e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
     740:	25e0      	movs	r5, #224	; 0xe0
     742:	006d      	lsls	r5, r5, #1
     744:	002a      	movs	r2, r5
     746:	2108      	movs	r1, #8
     748:	20e0      	movs	r0, #224	; 0xe0
     74a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
     74c:	002a      	movs	r2, r5
     74e:	2109      	movs	r1, #9
     750:	20e0      	movs	r0, #224	; 0xe0
     752:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
     754:	4a07      	ldr	r2, [pc, #28]	; (774 <Cells_Bal_Close+0x58>)
     756:	2118      	movs	r1, #24
     758:	20e0      	movs	r0, #224	; 0xe0
     75a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     75c:	2200      	movs	r2, #0
     75e:	210b      	movs	r1, #11
     760:	20e0      	movs	r0, #224	; 0xe0
     762:	47a0      	blx	r4
}
     764:	bd70      	pop	{r4, r5, r6, pc}
     766:	46c0      	nop			; (mov r8, r8)
     768:	0000e3b5 	.word	0x0000e3b5
     76c:	00001a51 	.word	0x00001a51
     770:	00004007 	.word	0x00004007
     774:	00000711 	.word	0x00000711

00000778 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
     778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     77a:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     77c:	4d12      	ldr	r5, [pc, #72]	; (7c8 <AFE_ONE_VPC_ADC+0x50>)
     77e:	4e13      	ldr	r6, [pc, #76]	; (7cc <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
     780:	4f13      	ldr	r7, [pc, #76]	; (7d0 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     782:	002a      	movs	r2, r5
     784:	2130      	movs	r1, #48	; 0x30
     786:	20e0      	movs	r0, #224	; 0xe0
     788:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
     78a:	882b      	ldrh	r3, [r5, #0]
     78c:	07db      	lsls	r3, r3, #31
     78e:	d513      	bpl.n	7b8 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
     790:	2201      	movs	r2, #1
     792:	2130      	movs	r1, #48	; 0x30
     794:	20e0      	movs	r0, #224	; 0xe0
     796:	4c0f      	ldr	r4, [pc, #60]	; (7d4 <AFE_ONE_VPC_ADC+0x5c>)
     798:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
     79a:	4a0f      	ldr	r2, [pc, #60]	; (7d8 <AFE_ONE_VPC_ADC+0x60>)
     79c:	210a      	movs	r1, #10
     79e:	20e0      	movs	r0, #224	; 0xe0
     7a0:	47a0      	blx	r4
			delay_ms(10);
     7a2:	200a      	movs	r0, #10
     7a4:	4b0a      	ldr	r3, [pc, #40]	; (7d0 <AFE_ONE_VPC_ADC+0x58>)
     7a6:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
     7a8:	4c07      	ldr	r4, [pc, #28]	; (7c8 <AFE_ONE_VPC_ADC+0x50>)
     7aa:	0022      	movs	r2, r4
     7ac:	214a      	movs	r1, #74	; 0x4a
     7ae:	20e0      	movs	r0, #224	; 0xe0
     7b0:	4b06      	ldr	r3, [pc, #24]	; (7cc <AFE_ONE_VPC_ADC+0x54>)
     7b2:	4798      	blx	r3
			vpc = spi_read_value[0];
     7b4:	8820      	ldrh	r0, [r4, #0]
			break;
     7b6:	e006      	b.n	7c6 <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
     7b8:	2001      	movs	r0, #1
     7ba:	47b8      	blx	r7
     7bc:	3c01      	subs	r4, #1
     7be:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
     7c0:	2c00      	cmp	r4, #0
     7c2:	d1de      	bne.n	782 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
     7c4:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
     7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     7c8:	20000334 	.word	0x20000334
     7cc:	00001b2d 	.word	0x00001b2d
     7d0:	00001dc9 	.word	0x00001dc9
     7d4:	00001a51 	.word	0x00001a51
     7d8:	00004001 	.word	0x00004001

000007dc <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
     7dc:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
     7de:	4b46      	ldr	r3, [pc, #280]	; (8f8 <SPI_AllReg_WR+0x11c>)
     7e0:	785b      	ldrb	r3, [r3, #1]
     7e2:	07db      	lsls	r3, r3, #31
     7e4:	d400      	bmi.n	7e8 <SPI_AllReg_WR+0xc>
     7e6:	e086      	b.n	8f6 <SPI_AllReg_WR+0x11a>
    {
	    sys_flags.val.afe_adirq2_flag =0;
     7e8:	4b43      	ldr	r3, [pc, #268]	; (8f8 <SPI_AllReg_WR+0x11c>)
     7ea:	785a      	ldrb	r2, [r3, #1]
     7ec:	2101      	movs	r1, #1
     7ee:	438a      	bics	r2, r1
     7f0:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
     7f2:	781a      	ldrb	r2, [r3, #0]
     7f4:	438a      	bics	r2, r1
     7f6:	701a      	strb	r2, [r3, #0]
	    Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
     7f8:	4b40      	ldr	r3, [pc, #256]	; (8fc <SPI_AllReg_WR+0x120>)
     7fa:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     7fc:	2280      	movs	r2, #128	; 0x80
     7fe:	00d2      	lsls	r2, r2, #3
     800:	2382      	movs	r3, #130	; 0x82
     802:	05db      	lsls	r3, r3, #23
     804:	615a      	str	r2, [r3, #20]
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
     806:	4b3e      	ldr	r3, [pc, #248]	; (900 <SPI_AllReg_WR+0x124>)
     808:	4798      	blx	r3
	    delay_ms(3);
     80a:	2003      	movs	r0, #3
     80c:	4b3d      	ldr	r3, [pc, #244]	; (904 <SPI_AllReg_WR+0x128>)
     80e:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
     810:	4a3d      	ldr	r2, [pc, #244]	; (908 <SPI_AllReg_WR+0x12c>)
     812:	7813      	ldrb	r3, [r2, #0]
     814:	3301      	adds	r3, #1
     816:	b2db      	uxtb	r3, r3
     818:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
     81a:	4b3c      	ldr	r3, [pc, #240]	; (90c <SPI_AllReg_WR+0x130>)
     81c:	785b      	ldrb	r3, [r3, #1]
     81e:	065b      	lsls	r3, r3, #25
     820:	d533      	bpl.n	88a <SPI_AllReg_WR+0xae>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
     822:	4a3b      	ldr	r2, [pc, #236]	; (910 <SPI_AllReg_WR+0x134>)
     824:	210a      	movs	r1, #10
     826:	20e0      	movs	r0, #224	; 0xe0
     828:	4d3a      	ldr	r5, [pc, #232]	; (914 <SPI_AllReg_WR+0x138>)
     82a:	47a8      	blx	r5
		    Cells_Bal_Close();
     82c:	4b3a      	ldr	r3, [pc, #232]	; (918 <SPI_AllReg_WR+0x13c>)
     82e:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     830:	4c3a      	ldr	r4, [pc, #232]	; (91c <SPI_AllReg_WR+0x140>)
     832:	0022      	movs	r2, r4
     834:	2130      	movs	r1, #48	; 0x30
     836:	20e0      	movs	r0, #224	; 0xe0
     838:	4b39      	ldr	r3, [pc, #228]	; (920 <SPI_AllReg_WR+0x144>)
     83a:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     83c:	2207      	movs	r2, #7
     83e:	2130      	movs	r1, #48	; 0x30
     840:	20e0      	movs	r0, #224	; 0xe0
     842:	47a8      	blx	r5
		    delay_us(100);
     844:	2064      	movs	r0, #100	; 0x64
     846:	4b37      	ldr	r3, [pc, #220]	; (924 <SPI_AllReg_WR+0x148>)
     848:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     84a:	8823      	ldrh	r3, [r4, #0]
     84c:	2205      	movs	r2, #5
     84e:	4013      	ands	r3, r2
     850:	2b05      	cmp	r3, #5
     852:	d106      	bne.n	862 <SPI_AllReg_WR+0x86>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     854:	3251      	adds	r2, #81	; 0x51
     856:	2101      	movs	r1, #1
     858:	20e0      	movs	r0, #224	; 0xe0
     85a:	4b33      	ldr	r3, [pc, #204]	; (928 <SPI_AllReg_WR+0x14c>)
     85c:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
     85e:	4b33      	ldr	r3, [pc, #204]	; (92c <SPI_AllReg_WR+0x150>)
     860:	4798      	blx	r3
		    }
		    delay_us(200);
     862:	20c8      	movs	r0, #200	; 0xc8
     864:	4b2f      	ldr	r3, [pc, #188]	; (924 <SPI_AllReg_WR+0x148>)
     866:	4798      	blx	r3
		    delay_ms(1);
     868:	2001      	movs	r0, #1
     86a:	4b26      	ldr	r3, [pc, #152]	; (904 <SPI_AllReg_WR+0x128>)
     86c:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
     86e:	4b30      	ldr	r3, [pc, #192]	; (930 <SPI_AllReg_WR+0x154>)
     870:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
     872:	4b2a      	ldr	r3, [pc, #168]	; (91c <SPI_AllReg_WR+0x140>)
     874:	881b      	ldrh	r3, [r3, #0]
     876:	07db      	lsls	r3, r3, #31
     878:	d525      	bpl.n	8c6 <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     87a:	2256      	movs	r2, #86	; 0x56
     87c:	2101      	movs	r1, #1
     87e:	20e0      	movs	r0, #224	; 0xe0
     880:	4b29      	ldr	r3, [pc, #164]	; (928 <SPI_AllReg_WR+0x14c>)
     882:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
     884:	4b2b      	ldr	r3, [pc, #172]	; (934 <SPI_AllReg_WR+0x158>)
     886:	4798      	blx	r3
     888:	e01d      	b.n	8c6 <SPI_AllReg_WR+0xea>
		    }
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
     88a:	4a2b      	ldr	r2, [pc, #172]	; (938 <SPI_AllReg_WR+0x15c>)
     88c:	210a      	movs	r1, #10
     88e:	20e0      	movs	r0, #224	; 0xe0
     890:	4d20      	ldr	r5, [pc, #128]	; (914 <SPI_AllReg_WR+0x138>)
     892:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     894:	4c21      	ldr	r4, [pc, #132]	; (91c <SPI_AllReg_WR+0x140>)
     896:	0022      	movs	r2, r4
     898:	2130      	movs	r1, #48	; 0x30
     89a:	20e0      	movs	r0, #224	; 0xe0
     89c:	4b20      	ldr	r3, [pc, #128]	; (920 <SPI_AllReg_WR+0x144>)
     89e:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     8a0:	2207      	movs	r2, #7
     8a2:	2130      	movs	r1, #48	; 0x30
     8a4:	20e0      	movs	r0, #224	; 0xe0
     8a6:	47a8      	blx	r5
		    delay_us(100);
     8a8:	2064      	movs	r0, #100	; 0x64
     8aa:	4b1e      	ldr	r3, [pc, #120]	; (924 <SPI_AllReg_WR+0x148>)
     8ac:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     8ae:	8823      	ldrh	r3, [r4, #0]
     8b0:	2205      	movs	r2, #5
     8b2:	4013      	ands	r3, r2
     8b4:	2b05      	cmp	r3, #5
     8b6:	d106      	bne.n	8c6 <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     8b8:	3251      	adds	r2, #81	; 0x51
     8ba:	2101      	movs	r1, #1
     8bc:	20e0      	movs	r0, #224	; 0xe0
     8be:	4b1a      	ldr	r3, [pc, #104]	; (928 <SPI_AllReg_WR+0x14c>)
     8c0:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
     8c2:	4b1e      	ldr	r3, [pc, #120]	; (93c <SPI_AllReg_WR+0x160>)
     8c4:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
     8c6:	4b1e      	ldr	r3, [pc, #120]	; (940 <SPI_AllReg_WR+0x164>)
     8c8:	4798      	blx	r3
	    AFE_Control();
     8ca:	4b1e      	ldr	r3, [pc, #120]	; (944 <SPI_AllReg_WR+0x168>)
     8cc:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
     8ce:	4b0f      	ldr	r3, [pc, #60]	; (90c <SPI_AllReg_WR+0x130>)
     8d0:	785b      	ldrb	r3, [r3, #1]
     8d2:	065b      	lsls	r3, r3, #25
     8d4:	d505      	bpl.n	8e2 <SPI_AllReg_WR+0x106>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     8d6:	4a1c      	ldr	r2, [pc, #112]	; (948 <SPI_AllReg_WR+0x16c>)
     8d8:	2118      	movs	r1, #24
     8da:	20e0      	movs	r0, #224	; 0xe0
     8dc:	4b0d      	ldr	r3, [pc, #52]	; (914 <SPI_AllReg_WR+0x138>)
     8de:	4798      	blx	r3
     8e0:	e004      	b.n	8ec <SPI_AllReg_WR+0x110>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     8e2:	4a1a      	ldr	r2, [pc, #104]	; (94c <SPI_AllReg_WR+0x170>)
     8e4:	2118      	movs	r1, #24
     8e6:	20e0      	movs	r0, #224	; 0xe0
     8e8:	4b0a      	ldr	r3, [pc, #40]	; (914 <SPI_AllReg_WR+0x138>)
     8ea:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
     8ec:	4b18      	ldr	r3, [pc, #96]	; (950 <SPI_AllReg_WR+0x174>)
     8ee:	4798      	blx	r3
	    delay_ms(3);
     8f0:	2003      	movs	r0, #3
     8f2:	4b04      	ldr	r3, [pc, #16]	; (904 <SPI_AllReg_WR+0x128>)
     8f4:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
     8f6:	bd70      	pop	{r4, r5, r6, pc}
     8f8:	2000033c 	.word	0x2000033c
     8fc:	00001d51 	.word	0x00001d51
     900:	000019dd 	.word	0x000019dd
     904:	00001dc9 	.word	0x00001dc9
     908:	20000338 	.word	0x20000338
     90c:	20000364 	.word	0x20000364
     910:	00004107 	.word	0x00004107
     914:	00001a51 	.word	0x00001a51
     918:	0000071d 	.word	0x0000071d
     91c:	20000334 	.word	0x20000334
     920:	00001b2d 	.word	0x00001b2d
     924:	00001d9d 	.word	0x00001d9d
     928:	00001c25 	.word	0x00001c25
     92c:	00000151 	.word	0x00000151
     930:	00000779 	.word	0x00000779
     934:	0000045d 	.word	0x0000045d
     938:	00004007 	.word	0x00004007
     93c:	0000049d 	.word	0x0000049d
     940:	000006d1 	.word	0x000006d1
     944:	00001861 	.word	0x00001861
     948:	00000701 	.word	0x00000701
     94c:	00000711 	.word	0x00000711
     950:	000018bd 	.word	0x000018bd

00000954 <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
     954:	b510      	push	{r4, lr}

	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
     956:	4b01      	ldr	r3, [pc, #4]	; (95c <AFE_Reg_Read+0x8>)
     958:	4798      	blx	r3
	
}
     95a:	bd10      	pop	{r4, pc}
     95c:	000007dd 	.word	0x000007dd

00000960 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
     960:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
     962:	4a7c      	ldr	r2, [pc, #496]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
     964:	7853      	ldrb	r3, [r2, #1]
     966:	2104      	movs	r1, #4
     968:	438b      	bics	r3, r1
     96a:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
     96c:	4a7a      	ldr	r2, [pc, #488]	; (b58 <AFE_HardwareProtection_Read+0x1f8>)
     96e:	312c      	adds	r1, #44	; 0x2c
     970:	20e0      	movs	r0, #224	; 0xe0
     972:	4b7a      	ldr	r3, [pc, #488]	; (b5c <AFE_HardwareProtection_Read+0x1fc>)
     974:	4798      	blx	r3
     976:	2800      	cmp	r0, #0
     978:	d123      	bne.n	9c2 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     97a:	4c76      	ldr	r4, [pc, #472]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
     97c:	4b76      	ldr	r3, [pc, #472]	; (b58 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     97e:	8819      	ldrh	r1, [r3, #0]
     980:	23dc      	movs	r3, #220	; 0xdc
     982:	009b      	lsls	r3, r3, #2
     984:	4019      	ands	r1, r3
     986:	8823      	ldrh	r3, [r4, #0]
     988:	4a75      	ldr	r2, [pc, #468]	; (b60 <AFE_HardwareProtection_Read+0x200>)
     98a:	4013      	ands	r3, r2
     98c:	430b      	orrs	r3, r1
     98e:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
     990:	2200      	movs	r2, #0
     992:	2152      	movs	r1, #82	; 0x52
     994:	30e0      	adds	r0, #224	; 0xe0
     996:	4d73      	ldr	r5, [pc, #460]	; (b64 <AFE_HardwareProtection_Read+0x204>)
     998:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
     99a:	2200      	movs	r2, #0
     99c:	2153      	movs	r1, #83	; 0x53
     99e:	20e0      	movs	r0, #224	; 0xe0
     9a0:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
     9a2:	7863      	ldrb	r3, [r4, #1]
     9a4:	079b      	lsls	r3, r3, #30
     9a6:	d100      	bne.n	9aa <AFE_HardwareProtection_Read+0x4a>
     9a8:	e0cc      	b.n	b44 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
     9aa:	4a6f      	ldr	r2, [pc, #444]	; (b68 <AFE_HardwareProtection_Read+0x208>)
     9ac:	7851      	ldrb	r1, [r2, #1]
     9ae:	2308      	movs	r3, #8
     9b0:	430b      	orrs	r3, r1
     9b2:	7053      	strb	r3, [r2, #1]
     9b4:	e00a      	b.n	9cc <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
     9b6:	4a6c      	ldr	r2, [pc, #432]	; (b68 <AFE_HardwareProtection_Read+0x208>)
     9b8:	7853      	ldrb	r3, [r2, #1]
     9ba:	2108      	movs	r1, #8
     9bc:	438b      	bics	r3, r1
     9be:	7053      	strb	r3, [r2, #1]
     9c0:	e004      	b.n	9cc <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     9c2:	4a64      	ldr	r2, [pc, #400]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
     9c4:	7851      	ldrb	r1, [r2, #1]
     9c6:	2304      	movs	r3, #4
     9c8:	430b      	orrs	r3, r1
     9ca:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
     9cc:	4b61      	ldr	r3, [pc, #388]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
     9ce:	881b      	ldrh	r3, [r3, #0]
     9d0:	2270      	movs	r2, #112	; 0x70
     9d2:	421a      	tst	r2, r3
     9d4:	d100      	bne.n	9d8 <AFE_HardwareProtection_Read+0x78>
     9d6:	e080      	b.n	ada <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
     9d8:	4b64      	ldr	r3, [pc, #400]	; (b6c <AFE_HardwareProtection_Read+0x20c>)
     9da:	781b      	ldrb	r3, [r3, #0]
     9dc:	b2db      	uxtb	r3, r3
     9de:	2b28      	cmp	r3, #40	; 0x28
     9e0:	d925      	bls.n	a2e <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
     9e2:	4b63      	ldr	r3, [pc, #396]	; (b70 <AFE_HardwareProtection_Read+0x210>)
     9e4:	781b      	ldrb	r3, [r3, #0]
     9e6:	b2db      	uxtb	r3, r3
     9e8:	2b05      	cmp	r3, #5
     9ea:	d81d      	bhi.n	a28 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
     9ec:	4a60      	ldr	r2, [pc, #384]	; (b70 <AFE_HardwareProtection_Read+0x210>)
     9ee:	7813      	ldrb	r3, [r2, #0]
     9f0:	3301      	adds	r3, #1
     9f2:	b2db      	uxtb	r3, r3
     9f4:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
     9f6:	2200      	movs	r2, #0
     9f8:	4b5c      	ldr	r3, [pc, #368]	; (b6c <AFE_HardwareProtection_Read+0x20c>)
     9fa:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     9fc:	22a0      	movs	r2, #160	; 0xa0
     9fe:	0212      	lsls	r2, r2, #8
     a00:	2103      	movs	r1, #3
     a02:	20e0      	movs	r0, #224	; 0xe0
     a04:	4c57      	ldr	r4, [pc, #348]	; (b64 <AFE_HardwareProtection_Read+0x204>)
     a06:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     a08:	22dc      	movs	r2, #220	; 0xdc
     a0a:	0092      	lsls	r2, r2, #2
     a0c:	2130      	movs	r1, #48	; 0x30
     a0e:	20e0      	movs	r0, #224	; 0xe0
     a10:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a12:	2580      	movs	r5, #128	; 0x80
     a14:	022d      	lsls	r5, r5, #8
     a16:	002a      	movs	r2, r5
     a18:	2103      	movs	r1, #3
     a1a:	20e0      	movs	r0, #224	; 0xe0
     a1c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a1e:	002a      	movs	r2, r5
     a20:	2103      	movs	r1, #3
     a22:	20e0      	movs	r0, #224	; 0xe0
     a24:	47a0      	blx	r4
     a26:	e002      	b.n	a2e <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
     a28:	2229      	movs	r2, #41	; 0x29
     a2a:	4b50      	ldr	r3, [pc, #320]	; (b6c <AFE_HardwareProtection_Read+0x20c>)
     a2c:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
     a2e:	4b51      	ldr	r3, [pc, #324]	; (b74 <AFE_HardwareProtection_Read+0x214>)
     a30:	781b      	ldrb	r3, [r3, #0]
     a32:	b2db      	uxtb	r3, r3
     a34:	2b50      	cmp	r3, #80	; 0x50
     a36:	d925      	bls.n	a84 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
     a38:	4b4f      	ldr	r3, [pc, #316]	; (b78 <AFE_HardwareProtection_Read+0x218>)
     a3a:	781b      	ldrb	r3, [r3, #0]
     a3c:	b2db      	uxtb	r3, r3
     a3e:	2b05      	cmp	r3, #5
     a40:	d81d      	bhi.n	a7e <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
     a42:	4a4d      	ldr	r2, [pc, #308]	; (b78 <AFE_HardwareProtection_Read+0x218>)
     a44:	7813      	ldrb	r3, [r2, #0]
     a46:	3301      	adds	r3, #1
     a48:	b2db      	uxtb	r3, r3
     a4a:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
     a4c:	2200      	movs	r2, #0
     a4e:	4b49      	ldr	r3, [pc, #292]	; (b74 <AFE_HardwareProtection_Read+0x214>)
     a50:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     a52:	22a0      	movs	r2, #160	; 0xa0
     a54:	0212      	lsls	r2, r2, #8
     a56:	2103      	movs	r1, #3
     a58:	20e0      	movs	r0, #224	; 0xe0
     a5a:	4c42      	ldr	r4, [pc, #264]	; (b64 <AFE_HardwareProtection_Read+0x204>)
     a5c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     a5e:	22dc      	movs	r2, #220	; 0xdc
     a60:	0092      	lsls	r2, r2, #2
     a62:	2130      	movs	r1, #48	; 0x30
     a64:	20e0      	movs	r0, #224	; 0xe0
     a66:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a68:	2580      	movs	r5, #128	; 0x80
     a6a:	022d      	lsls	r5, r5, #8
     a6c:	002a      	movs	r2, r5
     a6e:	2103      	movs	r1, #3
     a70:	20e0      	movs	r0, #224	; 0xe0
     a72:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a74:	002a      	movs	r2, r5
     a76:	2103      	movs	r1, #3
     a78:	20e0      	movs	r0, #224	; 0xe0
     a7a:	47a0      	blx	r4
     a7c:	e002      	b.n	a84 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
     a7e:	2229      	movs	r2, #41	; 0x29
     a80:	4b3c      	ldr	r3, [pc, #240]	; (b74 <AFE_HardwareProtection_Read+0x214>)
     a82:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
     a84:	4b3d      	ldr	r3, [pc, #244]	; (b7c <AFE_HardwareProtection_Read+0x21c>)
     a86:	781b      	ldrb	r3, [r3, #0]
     a88:	b2db      	uxtb	r3, r3
     a8a:	2b28      	cmp	r3, #40	; 0x28
     a8c:	d925      	bls.n	ada <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
     a8e:	4b3c      	ldr	r3, [pc, #240]	; (b80 <AFE_HardwareProtection_Read+0x220>)
     a90:	781b      	ldrb	r3, [r3, #0]
     a92:	b2db      	uxtb	r3, r3
     a94:	2b05      	cmp	r3, #5
     a96:	d81d      	bhi.n	ad4 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
     a98:	4a39      	ldr	r2, [pc, #228]	; (b80 <AFE_HardwareProtection_Read+0x220>)
     a9a:	7813      	ldrb	r3, [r2, #0]
     a9c:	3301      	adds	r3, #1
     a9e:	b2db      	uxtb	r3, r3
     aa0:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
     aa2:	2200      	movs	r2, #0
     aa4:	4b35      	ldr	r3, [pc, #212]	; (b7c <AFE_HardwareProtection_Read+0x21c>)
     aa6:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     aa8:	22a0      	movs	r2, #160	; 0xa0
     aaa:	0212      	lsls	r2, r2, #8
     aac:	2103      	movs	r1, #3
     aae:	20e0      	movs	r0, #224	; 0xe0
     ab0:	4c2c      	ldr	r4, [pc, #176]	; (b64 <AFE_HardwareProtection_Read+0x204>)
     ab2:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     ab4:	22dc      	movs	r2, #220	; 0xdc
     ab6:	0092      	lsls	r2, r2, #2
     ab8:	2130      	movs	r1, #48	; 0x30
     aba:	20e0      	movs	r0, #224	; 0xe0
     abc:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     abe:	2580      	movs	r5, #128	; 0x80
     ac0:	022d      	lsls	r5, r5, #8
     ac2:	002a      	movs	r2, r5
     ac4:	2103      	movs	r1, #3
     ac6:	20e0      	movs	r0, #224	; 0xe0
     ac8:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
     aca:	002a      	movs	r2, r5
     acc:	2103      	movs	r1, #3
     ace:	20e0      	movs	r0, #224	; 0xe0
     ad0:	47a0      	blx	r4
     ad2:	e002      	b.n	ada <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
     ad4:	2229      	movs	r2, #41	; 0x29
     ad6:	4b29      	ldr	r3, [pc, #164]	; (b7c <AFE_HardwareProtection_Read+0x21c>)
     ad8:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     ada:	4a1f      	ldr	r2, [pc, #124]	; (b58 <AFE_HardwareProtection_Read+0x1f8>)
     adc:	2103      	movs	r1, #3
     ade:	20e0      	movs	r0, #224	; 0xe0
     ae0:	4b1e      	ldr	r3, [pc, #120]	; (b5c <AFE_HardwareProtection_Read+0x1fc>)
     ae2:	4798      	blx	r3
     ae4:	2800      	cmp	r0, #0
     ae6:	d115      	bne.n	b14 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
     ae8:	4b1b      	ldr	r3, [pc, #108]	; (b58 <AFE_HardwareProtection_Read+0x1f8>)
     aea:	881b      	ldrh	r3, [r3, #0]
     aec:	049b      	lsls	r3, r3, #18
     aee:	d405      	bmi.n	afc <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
     af0:	4a18      	ldr	r2, [pc, #96]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
     af2:	7853      	ldrb	r3, [r2, #1]
     af4:	217f      	movs	r1, #127	; 0x7f
     af6:	400b      	ands	r3, r1
     af8:	7053      	strb	r3, [r2, #1]
     afa:	e00b      	b.n	b14 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
     afc:	4a15      	ldr	r2, [pc, #84]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
     afe:	7853      	ldrb	r3, [r2, #1]
     b00:	2180      	movs	r1, #128	; 0x80
     b02:	4249      	negs	r1, r1
     b04:	430b      	orrs	r3, r1
     b06:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     b08:	2280      	movs	r2, #128	; 0x80
     b0a:	0212      	lsls	r2, r2, #8
     b0c:	3183      	adds	r1, #131	; 0x83
     b0e:	20e0      	movs	r0, #224	; 0xe0
     b10:	4b14      	ldr	r3, [pc, #80]	; (b64 <AFE_HardwareProtection_Read+0x204>)
     b12:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
     b14:	4a10      	ldr	r2, [pc, #64]	; (b58 <AFE_HardwareProtection_Read+0x1f8>)
     b16:	2155      	movs	r1, #85	; 0x55
     b18:	20e0      	movs	r0, #224	; 0xe0
     b1a:	4b10      	ldr	r3, [pc, #64]	; (b5c <AFE_HardwareProtection_Read+0x1fc>)
     b1c:	4798      	blx	r3
     b1e:	2800      	cmp	r0, #0
     b20:	d10a      	bne.n	b38 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     b22:	490c      	ldr	r1, [pc, #48]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
     b24:	4b0c      	ldr	r3, [pc, #48]	; (b58 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     b26:	881b      	ldrh	r3, [r3, #0]
     b28:	071b      	lsls	r3, r3, #28
     b2a:	0f9b      	lsrs	r3, r3, #30
     b2c:	880a      	ldrh	r2, [r1, #0]
     b2e:	3003      	adds	r0, #3
     b30:	4382      	bics	r2, r0
     b32:	4313      	orrs	r3, r2
     b34:	800b      	strh	r3, [r1, #0]
     b36:	e00b      	b.n	b50 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     b38:	4a06      	ldr	r2, [pc, #24]	; (b54 <AFE_HardwareProtection_Read+0x1f4>)
     b3a:	7851      	ldrb	r1, [r2, #1]
     b3c:	2304      	movs	r3, #4
     b3e:	430b      	orrs	r3, r1
     b40:	7053      	strb	r3, [r2, #1]
	}
}
     b42:	e005      	b.n	b50 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
     b44:	4b08      	ldr	r3, [pc, #32]	; (b68 <AFE_HardwareProtection_Read+0x208>)
     b46:	785b      	ldrb	r3, [r3, #1]
     b48:	071b      	lsls	r3, r3, #28
     b4a:	d500      	bpl.n	b4e <AFE_HardwareProtection_Read+0x1ee>
     b4c:	e733      	b.n	9b6 <AFE_HardwareProtection_Read+0x56>
     b4e:	e73d      	b.n	9cc <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
     b50:	bd70      	pop	{r4, r5, r6, pc}
     b52:	46c0      	nop			; (mov r8, r8)
     b54:	20000364 	.word	0x20000364
     b58:	20000334 	.word	0x20000334
     b5c:	00001b2d 	.word	0x00001b2d
     b60:	fffffc8f 	.word	0xfffffc8f
     b64:	00001a51 	.word	0x00001a51
     b68:	2000033c 	.word	0x2000033c
     b6c:	2000009b 	.word	0x2000009b
     b70:	2000009c 	.word	0x2000009c
     b74:	2000009d 	.word	0x2000009d
     b78:	20000099 	.word	0x20000099
     b7c:	2000009a 	.word	0x2000009a
     b80:	20000098 	.word	0x20000098

00000b84 <Cells_Bal_Judge>:
 * @Output     :所有需要均衡，满足均衡条件的电芯都开启，在输出前根据时间切换奇数偶数
 * @Notice     ：
 * @Date       ：2016.12.8 20170123 zzyESben
 *********************************************************/
void Cells_Bal_Judge(void) 
{
     b84:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i = 0;
//    u16 j = 0;
    uint16_t diff_volt = 0;
    
    diff_volt = nADC_CELL_MAX - nADC_CELL_MIN;
     b86:	4b28      	ldr	r3, [pc, #160]	; (c28 <Cells_Bal_Judge+0xa4>)
     b88:	8818      	ldrh	r0, [r3, #0]
    
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
     b8a:	4b28      	ldr	r3, [pc, #160]	; (c2c <Cells_Bal_Judge+0xa8>)
     b8c:	781b      	ldrb	r3, [r3, #0]
     b8e:	075a      	lsls	r2, r3, #29
     b90:	d521      	bpl.n	bd6 <Cells_Bal_Judge+0x52>
     b92:	4b27      	ldr	r3, [pc, #156]	; (c30 <Cells_Bal_Judge+0xac>)
     b94:	881e      	ldrh	r6, [r3, #0]
     b96:	4927      	ldr	r1, [pc, #156]	; (c34 <Cells_Bal_Judge+0xb0>)
     b98:	2200      	movs	r2, #0
     b9a:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     b9c:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     b9e:	880b      	ldrh	r3, [r1, #0]
     ba0:	4298      	cmp	r0, r3
     ba2:	d20f      	bcs.n	bc4 <Cells_Bal_Judge+0x40>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     ba4:	1a1b      	subs	r3, r3, r0
     ba6:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     ba8:	2ba4      	cmp	r3, #164	; 0xa4
     baa:	d905      	bls.n	bb8 <Cells_Bal_Judge+0x34>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     bac:	003b      	movs	r3, r7
     bae:	4093      	lsls	r3, r2
     bb0:	431e      	orrs	r6, r3
     bb2:	b2b6      	uxth	r6, r6
     bb4:	003d      	movs	r5, r7
     bb6:	e005      	b.n	bc4 <Cells_Bal_Judge+0x40>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     bb8:	2b51      	cmp	r3, #81	; 0x51
     bba:	d803      	bhi.n	bc4 <Cells_Bal_Judge+0x40>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     bbc:	003b      	movs	r3, r7
     bbe:	4093      	lsls	r3, r2
     bc0:	439e      	bics	r6, r3
     bc2:	003d      	movs	r5, r7
     bc4:	3201      	adds	r2, #1
     bc6:	3102      	adds	r1, #2
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     bc8:	2a10      	cmp	r2, #16
     bca:	d1e8      	bne.n	b9e <Cells_Bal_Judge+0x1a>
     bcc:	2d00      	cmp	r5, #0
     bce:	d029      	beq.n	c24 <Cells_Bal_Judge+0xa0>
     bd0:	4b17      	ldr	r3, [pc, #92]	; (c30 <Cells_Bal_Judge+0xac>)
     bd2:	801e      	strh	r6, [r3, #0]
     bd4:	e026      	b.n	c24 <Cells_Bal_Judge+0xa0>
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
                    }
                }
            }
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
     bd6:	071b      	lsls	r3, r3, #28
     bd8:	d421      	bmi.n	c1e <Cells_Bal_Judge+0x9a>
     bda:	4b15      	ldr	r3, [pc, #84]	; (c30 <Cells_Bal_Judge+0xac>)
     bdc:	881e      	ldrh	r6, [r3, #0]
     bde:	4915      	ldr	r1, [pc, #84]	; (c34 <Cells_Bal_Judge+0xb0>)
     be0:	2200      	movs	r2, #0
     be2:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     be4:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     be6:	880b      	ldrh	r3, [r1, #0]
     be8:	4298      	cmp	r0, r3
     bea:	d20f      	bcs.n	c0c <Cells_Bal_Judge+0x88>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     bec:	1a1b      	subs	r3, r3, r0
     bee:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     bf0:	2ba4      	cmp	r3, #164	; 0xa4
     bf2:	d905      	bls.n	c00 <Cells_Bal_Judge+0x7c>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     bf4:	003b      	movs	r3, r7
     bf6:	4093      	lsls	r3, r2
     bf8:	431e      	orrs	r6, r3
     bfa:	b2b6      	uxth	r6, r6
     bfc:	003d      	movs	r5, r7
     bfe:	e005      	b.n	c0c <Cells_Bal_Judge+0x88>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     c00:	2b51      	cmp	r3, #81	; 0x51
     c02:	d803      	bhi.n	c0c <Cells_Bal_Judge+0x88>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     c04:	003b      	movs	r3, r7
     c06:	4093      	lsls	r3, r2
     c08:	439e      	bics	r6, r3
     c0a:	003d      	movs	r5, r7
     c0c:	3201      	adds	r2, #1
     c0e:	3102      	adds	r1, #2
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     c10:	2a10      	cmp	r2, #16
     c12:	d1e8      	bne.n	be6 <Cells_Bal_Judge+0x62>
     c14:	2d00      	cmp	r5, #0
     c16:	d005      	beq.n	c24 <Cells_Bal_Judge+0xa0>
     c18:	4b05      	ldr	r3, [pc, #20]	; (c30 <Cells_Bal_Judge+0xac>)
     c1a:	801e      	strh	r6, [r3, #0]
     c1c:	e002      	b.n	c24 <Cells_Bal_Judge+0xa0>
            }
//        }
    } 
    else if (sys_states.val.sys_dch_state == 1) //if the battery is in discharge mode ,disable all cell balance flag
    {
        g_bal_need.VAL = 0;
     c1e:	2200      	movs	r2, #0
     c20:	4b03      	ldr	r3, [pc, #12]	; (c30 <Cells_Bal_Judge+0xac>)
     c22:	801a      	strh	r2, [r3, #0]
    }
    //g_bal_state.VAL = 0;

}
     c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	200002f8 	.word	0x200002f8
     c2c:	20000388 	.word	0x20000388
     c30:	20000330 	.word	0x20000330
     c34:	2000038c 	.word	0x2000038c

00000c38 <Cells_Bal_Open>:
NOTICE			: 设置活动模式还是休眠模式、设置5VLDO处于正常模式，关闭OV、UV功能
                    设置标志位开启平衡、设置开启、
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Open(void)
{
     c38:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     c3a:	4a12      	ldr	r2, [pc, #72]	; (c84 <Cells_Bal_Open+0x4c>)
     c3c:	210b      	movs	r1, #11
     c3e:	20e0      	movs	r0, #224	; 0xe0
     c40:	4c11      	ldr	r4, [pc, #68]	; (c88 <Cells_Bal_Open+0x50>)
     c42:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //NM50_EN   AFE_SPI_NM50       
     c44:	4a11      	ldr	r2, [pc, #68]	; (c8c <Cells_Bal_Open+0x54>)
     c46:	2118      	movs	r1, #24
     c48:	20e0      	movs	r0, #224	; 0xe0
     c4a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?
     c4c:	4d10      	ldr	r5, [pc, #64]	; (c90 <Cells_Bal_Open+0x58>)
     c4e:	002a      	movs	r2, r5
     c50:	2108      	movs	r1, #8
     c52:	20e0      	movs	r0, #224	; 0xe0
     c54:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?        
     c56:	002a      	movs	r2, r5
     c58:	2109      	movs	r1, #9
     c5a:	20e0      	movs	r0, #224	; 0xe0
     c5c:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_EN );             //开启均衡
     c5e:	2200      	movs	r2, #0
     c60:	2114      	movs	r1, #20
     c62:	20e0      	movs	r0, #224	; 0xe0
     c64:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,g_bal_state.VAL );             //选定均衡电池
     c66:	4b0b      	ldr	r3, [pc, #44]	; (c94 <Cells_Bal_Open+0x5c>)
     c68:	881a      	ldrh	r2, [r3, #0]
     c6a:	2115      	movs	r1, #21
     c6c:	20e0      	movs	r0, #224	; 0xe0
     c6e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启  
     c70:	4a09      	ldr	r2, [pc, #36]	; (c98 <Cells_Bal_Open+0x60>)
     c72:	210a      	movs	r1, #10
     c74:	20e0      	movs	r0, #224	; 0xe0
     c76:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     c78:	2200      	movs	r2, #0
     c7a:	210b      	movs	r1, #11
     c7c:	20e0      	movs	r0, #224	; 0xe0
     c7e:	47a0      	blx	r4
     c80:	bd70      	pop	{r4, r5, r6, pc}
     c82:	46c0      	nop			; (mov r8, r8)
     c84:	0000e3b5 	.word	0x0000e3b5
     c88:	00001a51 	.word	0x00001a51
     c8c:	00000701 	.word	0x00000701
     c90:	0000ffff 	.word	0x0000ffff
     c94:	2000032c 	.word	0x2000032c
     c98:	00004107 	.word	0x00004107

00000c9c <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
     c9c:	b500      	push	{lr}
     c9e:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
     ca0:	2300      	movs	r3, #0
     ca2:	466a      	mov	r2, sp
     ca4:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
     ca6:	4a07      	ldr	r2, [pc, #28]	; (cc4 <Configure_Flash+0x28>)
     ca8:	6852      	ldr	r2, [r2, #4]
     caa:	06d2      	lsls	r2, r2, #27
     cac:	0f12      	lsrs	r2, r2, #28
     cae:	4669      	mov	r1, sp
     cb0:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
     cb2:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
     cb4:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
     cb6:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
     cb8:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
     cba:	4668      	mov	r0, sp
     cbc:	4b02      	ldr	r3, [pc, #8]	; (cc8 <Configure_Flash+0x2c>)
     cbe:	4798      	blx	r3
}
     cc0:	b003      	add	sp, #12
     cc2:	bd00      	pop	{pc}
     cc4:	41004000 	.word	0x41004000
     cc8:	00001f01 	.word	0x00001f01

00000ccc <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
     ccc:	b570      	push	{r4, r5, r6, lr}
     cce:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
     cd0:	4c02      	ldr	r4, [pc, #8]	; (cdc <Bsp_Erase_Row+0x10>)
     cd2:	0028      	movs	r0, r5
     cd4:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
     cd6:	2805      	cmp	r0, #5
     cd8:	d0fb      	beq.n	cd2 <Bsp_Erase_Row+0x6>
}
     cda:	bd70      	pop	{r4, r5, r6, pc}
     cdc:	00002191 	.word	0x00002191

00000ce0 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
     ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ce2:	0006      	movs	r6, r0
     ce4:	000d      	movs	r5, r1
     ce6:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
     ce8:	4f03      	ldr	r7, [pc, #12]	; (cf8 <Bsp_Write_Buffer+0x18>)
     cea:	0022      	movs	r2, r4
     cec:	0029      	movs	r1, r5
     cee:	0030      	movs	r0, r6
     cf0:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
     cf2:	2805      	cmp	r0, #5
     cf4:	d0f9      	beq.n	cea <Bsp_Write_Buffer+0xa>
}
     cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     cf8:	00002049 	.word	0x00002049

00000cfc <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
     cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     cfe:	0006      	movs	r6, r0
     d00:	000d      	movs	r5, r1
     d02:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
     d04:	4f03      	ldr	r7, [pc, #12]	; (d14 <Bsp_Read_Buffer+0x18>)
     d06:	0022      	movs	r2, r4
     d08:	0029      	movs	r1, r5
     d0a:	0030      	movs	r0, r6
     d0c:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
     d0e:	2805      	cmp	r0, #5
     d10:	d0f9      	beq.n	d06 <Bsp_Read_Buffer+0xa>
}
     d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d14:	00002119 	.word	0x00002119

00000d18 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
     d18:	4a34      	ldr	r2, [pc, #208]	; (dec <EEPROM_To_RAM+0xd4>)
     d1a:	7851      	ldrb	r1, [r2, #1]
     d1c:	4b34      	ldr	r3, [pc, #208]	; (df0 <EEPROM_To_RAM+0xd8>)
     d1e:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
     d20:	7c99      	ldrb	r1, [r3, #18]
     d22:	b2c9      	uxtb	r1, r1
     d24:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
     d26:	7c99      	ldrb	r1, [r3, #18]
     d28:	b2c9      	uxtb	r1, r1
     d2a:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
     d2c:	7911      	ldrb	r1, [r2, #4]
     d2e:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
     d30:	8c99      	ldrh	r1, [r3, #36]	; 0x24
     d32:	0209      	lsls	r1, r1, #8
     d34:	b289      	uxth	r1, r1
     d36:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
     d38:	8c98      	ldrh	r0, [r3, #36]	; 0x24
     d3a:	7951      	ldrb	r1, [r2, #5]
     d3c:	4301      	orrs	r1, r0
     d3e:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
     d40:	7991      	ldrb	r1, [r2, #6]
     d42:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
     d44:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
     d46:	0209      	lsls	r1, r1, #8
     d48:	b289      	uxth	r1, r1
     d4a:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
     d4c:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
     d4e:	79d1      	ldrb	r1, [r2, #7]
     d50:	4301      	orrs	r1, r0
     d52:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
     d54:	7a11      	ldrb	r1, [r2, #8]
     d56:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
     d58:	8d19      	ldrh	r1, [r3, #40]	; 0x28
     d5a:	0209      	lsls	r1, r1, #8
     d5c:	b289      	uxth	r1, r1
     d5e:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
     d60:	8d18      	ldrh	r0, [r3, #40]	; 0x28
     d62:	7a51      	ldrb	r1, [r2, #9]
     d64:	4301      	orrs	r1, r0
     d66:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
     d68:	7ad1      	ldrb	r1, [r2, #11]
     d6a:	4b22      	ldr	r3, [pc, #136]	; (df4 <EEPROM_To_RAM+0xdc>)
     d6c:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
     d6e:	7b11      	ldrb	r1, [r2, #12]
     d70:	4b21      	ldr	r3, [pc, #132]	; (df8 <EEPROM_To_RAM+0xe0>)
     d72:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
     d74:	8819      	ldrh	r1, [r3, #0]
     d76:	0209      	lsls	r1, r1, #8
     d78:	b289      	uxth	r1, r1
     d7a:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
     d7c:	8818      	ldrh	r0, [r3, #0]
     d7e:	7b51      	ldrb	r1, [r2, #13]
     d80:	4301      	orrs	r1, r0
     d82:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
     d84:	7b91      	ldrb	r1, [r2, #14]
     d86:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
     d88:	8859      	ldrh	r1, [r3, #2]
     d8a:	0209      	lsls	r1, r1, #8
     d8c:	b289      	uxth	r1, r1
     d8e:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
     d90:	8858      	ldrh	r0, [r3, #2]
     d92:	7bd1      	ldrb	r1, [r2, #15]
     d94:	4301      	orrs	r1, r0
     d96:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
     d98:	2110      	movs	r1, #16
     d9a:	5651      	ldrsb	r1, [r2, r1]
     d9c:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
     d9e:	2111      	movs	r1, #17
     da0:	5651      	ldrsb	r1, [r2, r1]
     da2:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
     da4:	7c91      	ldrb	r1, [r2, #18]
     da6:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
     da8:	88d9      	ldrh	r1, [r3, #6]
     daa:	b249      	sxtb	r1, r1
     dac:	0209      	lsls	r1, r1, #8
     dae:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
     db0:	88d9      	ldrh	r1, [r3, #6]
     db2:	b209      	sxth	r1, r1
     db4:	7cd0      	ldrb	r0, [r2, #19]
     db6:	4301      	orrs	r1, r0
     db8:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
     dba:	7d11      	ldrb	r1, [r2, #20]
     dbc:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
     dbe:	8919      	ldrh	r1, [r3, #8]
     dc0:	b249      	sxtb	r1, r1
     dc2:	0209      	lsls	r1, r1, #8
     dc4:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
     dc6:	8919      	ldrh	r1, [r3, #8]
     dc8:	b209      	sxth	r1, r1
     dca:	7d50      	ldrb	r0, [r2, #21]
     dcc:	4301      	orrs	r1, r0
     dce:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
     dd0:	7d91      	ldrb	r1, [r2, #22]
     dd2:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
     dd4:	8959      	ldrh	r1, [r3, #10]
     dd6:	0209      	lsls	r1, r1, #8
     dd8:	b289      	uxth	r1, r1
     dda:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
     ddc:	8958      	ldrh	r0, [r3, #10]
     dde:	7dd1      	ldrb	r1, [r2, #23]
     de0:	4301      	orrs	r1, r0
     de2:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
     de4:	7e12      	ldrb	r2, [r2, #24]
     de6:	b252      	sxtb	r2, r2
     de8:	731a      	strb	r2, [r3, #12]
}
     dea:	4770      	bx	lr
     dec:	2000036c 	.word	0x2000036c
     df0:	200002fc 	.word	0x200002fc
     df4:	20000358 	.word	0x20000358
     df8:	20000348 	.word	0x20000348

00000dfc <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
     dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
     dfe:	4b2e      	ldr	r3, [pc, #184]	; (eb8 <EEPROM_Init+0xbc>)
     e00:	22b3      	movs	r2, #179	; 0xb3
     e02:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
     e04:	492d      	ldr	r1, [pc, #180]	; (ebc <EEPROM_Init+0xc0>)
     e06:	880a      	ldrh	r2, [r1, #0]
     e08:	0a12      	lsrs	r2, r2, #8
     e0a:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
     e0c:	880a      	ldrh	r2, [r1, #0]
     e0e:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
     e10:	4a2b      	ldr	r2, [pc, #172]	; (ec0 <EEPROM_Init+0xc4>)
     e12:	8c91      	ldrh	r1, [r2, #36]	; 0x24
     e14:	0a09      	lsrs	r1, r1, #8
     e16:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
     e18:	8c91      	ldrh	r1, [r2, #36]	; 0x24
     e1a:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
     e1c:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
     e1e:	0a09      	lsrs	r1, r1, #8
     e20:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
     e22:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
     e24:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
     e26:	8d11      	ldrh	r1, [r2, #40]	; 0x28
     e28:	0a09      	lsrs	r1, r1, #8
     e2a:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
     e2c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
     e2e:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
     e30:	4a24      	ldr	r2, [pc, #144]	; (ec4 <EEPROM_Init+0xc8>)
     e32:	8812      	ldrh	r2, [r2, #0]
     e34:	0a11      	lsrs	r1, r2, #8
     e36:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
     e38:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
     e3a:	4a23      	ldr	r2, [pc, #140]	; (ec8 <EEPROM_Init+0xcc>)
     e3c:	8811      	ldrh	r1, [r2, #0]
     e3e:	0a09      	lsrs	r1, r1, #8
     e40:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
     e42:	8811      	ldrh	r1, [r2, #0]
     e44:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
     e46:	8851      	ldrh	r1, [r2, #2]
     e48:	0a09      	lsrs	r1, r1, #8
     e4a:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
     e4c:	8851      	ldrh	r1, [r2, #2]
     e4e:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
     e50:	7911      	ldrb	r1, [r2, #4]
     e52:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
     e54:	7951      	ldrb	r1, [r2, #5]
     e56:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
     e58:	88d1      	ldrh	r1, [r2, #6]
     e5a:	0a09      	lsrs	r1, r1, #8
     e5c:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
     e5e:	88d1      	ldrh	r1, [r2, #6]
     e60:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
     e62:	8911      	ldrh	r1, [r2, #8]
     e64:	0a09      	lsrs	r1, r1, #8
     e66:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
     e68:	8911      	ldrh	r1, [r2, #8]
     e6a:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
     e6c:	8951      	ldrh	r1, [r2, #10]
     e6e:	0a09      	lsrs	r1, r1, #8
     e70:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
     e72:	8951      	ldrh	r1, [r2, #10]
     e74:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
     e76:	7b12      	ldrb	r2, [r2, #12]
     e78:	b252      	sxtb	r2, r2
     e7a:	1212      	asrs	r2, r2, #8
     e7c:	761a      	strb	r2, [r3, #24]
     e7e:	001a      	movs	r2, r3
     e80:	3319      	adds	r3, #25
     e82:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
     e84:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
     e86:	7810      	ldrb	r0, [r2, #0]
     e88:	181b      	adds	r3, r3, r0
     e8a:	b2db      	uxtb	r3, r3
     e8c:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
     e8e:	428a      	cmp	r2, r1
     e90:	d1f9      	bne.n	e86 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
     e92:	4c09      	ldr	r4, [pc, #36]	; (eb8 <EEPROM_Init+0xbc>)
     e94:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
     e96:	4d0d      	ldr	r5, [pc, #52]	; (ecc <EEPROM_Init+0xd0>)
     e98:	0028      	movs	r0, r5
     e9a:	4f0d      	ldr	r7, [pc, #52]	; (ed0 <EEPROM_Init+0xd4>)
     e9c:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
     e9e:	4e0d      	ldr	r6, [pc, #52]	; (ed4 <EEPROM_Init+0xd8>)
     ea0:	0030      	movs	r0, r6
     ea2:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     ea4:	221a      	movs	r2, #26
     ea6:	0021      	movs	r1, r4
     ea8:	0028      	movs	r0, r5
     eaa:	4d0b      	ldr	r5, [pc, #44]	; (ed8 <EEPROM_Init+0xdc>)
     eac:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     eae:	221a      	movs	r2, #26
     eb0:	0021      	movs	r1, r4
     eb2:	0030      	movs	r0, r6
     eb4:	47a8      	blx	r5

     eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     eb8:	2000036c 	.word	0x2000036c
     ebc:	2000032a 	.word	0x2000032a
     ec0:	200002fc 	.word	0x200002fc
     ec4:	20000358 	.word	0x20000358
     ec8:	20000348 	.word	0x20000348
     ecc:	0003fe00 	.word	0x0003fe00
     ed0:	00000ccd 	.word	0x00000ccd
     ed4:	0003ff00 	.word	0x0003ff00
     ed8:	00000ce1 	.word	0x00000ce1

00000edc <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
     edc:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     ede:	4c10      	ldr	r4, [pc, #64]	; (f20 <EEPROM_BACKUP_READ+0x44>)
     ee0:	221a      	movs	r2, #26
     ee2:	0021      	movs	r1, r4
     ee4:	480f      	ldr	r0, [pc, #60]	; (f24 <EEPROM_BACKUP_READ+0x48>)
     ee6:	4b10      	ldr	r3, [pc, #64]	; (f28 <EEPROM_BACKUP_READ+0x4c>)
     ee8:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
     eea:	7823      	ldrb	r3, [r4, #0]
     eec:	2bb3      	cmp	r3, #179	; 0xb3
     eee:	d113      	bne.n	f18 <EEPROM_BACKUP_READ+0x3c>
     ef0:	4a0b      	ldr	r2, [pc, #44]	; (f20 <EEPROM_BACKUP_READ+0x44>)
     ef2:	0010      	movs	r0, r2
     ef4:	3019      	adds	r0, #25
     ef6:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
     ef8:	7811      	ldrb	r1, [r2, #0]
     efa:	185b      	adds	r3, r3, r1
     efc:	b2db      	uxtb	r3, r3
     efe:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
     f00:	4282      	cmp	r2, r0
     f02:	d1f9      	bne.n	ef8 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
     f04:	4a06      	ldr	r2, [pc, #24]	; (f20 <EEPROM_BACKUP_READ+0x44>)
     f06:	7e52      	ldrb	r2, [r2, #25]
     f08:	429a      	cmp	r2, r3
     f0a:	d102      	bne.n	f12 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
     f0c:	4b07      	ldr	r3, [pc, #28]	; (f2c <EEPROM_BACKUP_READ+0x50>)
     f0e:	4798      	blx	r3
     f10:	e004      	b.n	f1c <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
     f12:	4b07      	ldr	r3, [pc, #28]	; (f30 <EEPROM_BACKUP_READ+0x54>)
     f14:	4798      	blx	r3
     f16:	e001      	b.n	f1c <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
     f18:	4b05      	ldr	r3, [pc, #20]	; (f30 <EEPROM_BACKUP_READ+0x54>)
     f1a:	4798      	blx	r3
   }
}
     f1c:	bd10      	pop	{r4, pc}
     f1e:	46c0      	nop			; (mov r8, r8)
     f20:	2000036c 	.word	0x2000036c
     f24:	0003ff00 	.word	0x0003ff00
     f28:	00000cfd 	.word	0x00000cfd
     f2c:	00000d19 	.word	0x00000d19
     f30:	00000dfd 	.word	0x00000dfd

00000f34 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
     f34:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     f36:	4c10      	ldr	r4, [pc, #64]	; (f78 <SYS_EEPROM_Init+0x44>)
     f38:	221a      	movs	r2, #26
     f3a:	0021      	movs	r1, r4
     f3c:	480f      	ldr	r0, [pc, #60]	; (f7c <SYS_EEPROM_Init+0x48>)
     f3e:	4b10      	ldr	r3, [pc, #64]	; (f80 <SYS_EEPROM_Init+0x4c>)
     f40:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
     f42:	7823      	ldrb	r3, [r4, #0]
     f44:	2bb3      	cmp	r3, #179	; 0xb3
     f46:	d113      	bne.n	f70 <SYS_EEPROM_Init+0x3c>
     f48:	4a0b      	ldr	r2, [pc, #44]	; (f78 <SYS_EEPROM_Init+0x44>)
     f4a:	0010      	movs	r0, r2
     f4c:	3019      	adds	r0, #25
     f4e:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
     f50:	7811      	ldrb	r1, [r2, #0]
     f52:	185b      	adds	r3, r3, r1
     f54:	b2db      	uxtb	r3, r3
     f56:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
     f58:	4282      	cmp	r2, r0
     f5a:	d1f9      	bne.n	f50 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
     f5c:	4a06      	ldr	r2, [pc, #24]	; (f78 <SYS_EEPROM_Init+0x44>)
     f5e:	7e52      	ldrb	r2, [r2, #25]
     f60:	429a      	cmp	r2, r3
     f62:	d102      	bne.n	f6a <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
     f64:	4b07      	ldr	r3, [pc, #28]	; (f84 <SYS_EEPROM_Init+0x50>)
     f66:	4798      	blx	r3
     f68:	e004      	b.n	f74 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
     f6a:	4b07      	ldr	r3, [pc, #28]	; (f88 <SYS_EEPROM_Init+0x54>)
     f6c:	4798      	blx	r3
     f6e:	e001      	b.n	f74 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
     f70:	4b05      	ldr	r3, [pc, #20]	; (f88 <SYS_EEPROM_Init+0x54>)
     f72:	4798      	blx	r3
	}
}
     f74:	bd10      	pop	{r4, pc}
     f76:	46c0      	nop			; (mov r8, r8)
     f78:	2000036c 	.word	0x2000036c
     f7c:	0003fe00 	.word	0x0003fe00
     f80:	00000cfd 	.word	0x00000cfd
     f84:	00000d19 	.word	0x00000d19
     f88:	00000edd 	.word	0x00000edd

00000f8c <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
     f8c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
     f8e:	2a01      	cmp	r2, #1
     f90:	d11b      	bne.n	fca <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
     f92:	4b1a      	ldr	r3, [pc, #104]	; (ffc <EEPROM_Write_DATA+0x70>)
     f94:	0a0a      	lsrs	r2, r1, #8
     f96:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
     f98:	1818      	adds	r0, r3, r0
     f9a:	7041      	strb	r1, [r0, #1]
     f9c:	2319      	movs	r3, #25
     f9e:	3b01      	subs	r3, #1
     fa0:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
     fa2:	2b00      	cmp	r3, #0
     fa4:	d1fb      	bne.n	f9e <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
     fa6:	4c16      	ldr	r4, [pc, #88]	; (1000 <EEPROM_Write_DATA+0x74>)
     fa8:	0020      	movs	r0, r4
     faa:	4e16      	ldr	r6, [pc, #88]	; (1004 <EEPROM_Write_DATA+0x78>)
     fac:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
     fae:	4d16      	ldr	r5, [pc, #88]	; (1008 <EEPROM_Write_DATA+0x7c>)
     fb0:	0028      	movs	r0, r5
     fb2:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     fb4:	4e11      	ldr	r6, [pc, #68]	; (ffc <EEPROM_Write_DATA+0x70>)
     fb6:	221a      	movs	r2, #26
     fb8:	0031      	movs	r1, r6
     fba:	0020      	movs	r0, r4
     fbc:	4c13      	ldr	r4, [pc, #76]	; (100c <EEPROM_Write_DATA+0x80>)
     fbe:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     fc0:	221a      	movs	r2, #26
     fc2:	0031      	movs	r1, r6
     fc4:	0028      	movs	r0, r5
     fc6:	47a0      	blx	r4
     fc8:	e017      	b.n	ffa <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
     fca:	4b0c      	ldr	r3, [pc, #48]	; (ffc <EEPROM_Write_DATA+0x70>)
     fcc:	5419      	strb	r1, [r3, r0]
     fce:	2319      	movs	r3, #25
     fd0:	3b01      	subs	r3, #1
     fd2:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
     fd4:	2b00      	cmp	r3, #0
     fd6:	d1fb      	bne.n	fd0 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
     fd8:	4c09      	ldr	r4, [pc, #36]	; (1000 <EEPROM_Write_DATA+0x74>)
     fda:	0020      	movs	r0, r4
     fdc:	4e09      	ldr	r6, [pc, #36]	; (1004 <EEPROM_Write_DATA+0x78>)
     fde:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
     fe0:	4d09      	ldr	r5, [pc, #36]	; (1008 <EEPROM_Write_DATA+0x7c>)
     fe2:	0028      	movs	r0, r5
     fe4:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     fe6:	4e05      	ldr	r6, [pc, #20]	; (ffc <EEPROM_Write_DATA+0x70>)
     fe8:	221a      	movs	r2, #26
     fea:	0031      	movs	r1, r6
     fec:	0020      	movs	r0, r4
     fee:	4c07      	ldr	r4, [pc, #28]	; (100c <EEPROM_Write_DATA+0x80>)
     ff0:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     ff2:	221a      	movs	r2, #26
     ff4:	0031      	movs	r1, r6
     ff6:	0028      	movs	r0, r5
     ff8:	47a0      	blx	r4
	}
     ffa:	bd70      	pop	{r4, r5, r6, pc}
     ffc:	2000036c 	.word	0x2000036c
    1000:	0003fe00 	.word	0x0003fe00
    1004:	00000ccd 	.word	0x00000ccd
    1008:	0003ff00 	.word	0x0003ff00
    100c:	00000ce1 	.word	0x00000ce1

00001010 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    1010:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    1012:	4b7f      	ldr	r3, [pc, #508]	; (1210 <His_Data_Save+0x200>)
    1014:	881b      	ldrh	r3, [r3, #0]
    1016:	b29b      	uxth	r3, r3
    1018:	4a7e      	ldr	r2, [pc, #504]	; (1214 <His_Data_Save+0x204>)
    101a:	8811      	ldrh	r1, [r2, #0]
    101c:	428b      	cmp	r3, r1
    101e:	d910      	bls.n	1042 <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    1020:	4b7d      	ldr	r3, [pc, #500]	; (1218 <His_Data_Save+0x208>)
    1022:	781b      	ldrb	r3, [r3, #0]
    1024:	3301      	adds	r3, #1
    1026:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    1028:	2b0a      	cmp	r3, #10
    102a:	d802      	bhi.n	1032 <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    102c:	4a7a      	ldr	r2, [pc, #488]	; (1218 <His_Data_Save+0x208>)
    102e:	7013      	strb	r3, [r2, #0]
    1030:	e00a      	b.n	1048 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    1032:	2200      	movs	r2, #0
    1034:	4b78      	ldr	r3, [pc, #480]	; (1218 <His_Data_Save+0x208>)
    1036:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    1038:	3201      	adds	r2, #1
    103a:	200c      	movs	r0, #12
    103c:	4b77      	ldr	r3, [pc, #476]	; (121c <His_Data_Save+0x20c>)
    103e:	4798      	blx	r3
    1040:	e002      	b.n	1048 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    1042:	2200      	movs	r2, #0
    1044:	4b74      	ldr	r3, [pc, #464]	; (1218 <His_Data_Save+0x208>)
    1046:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    1048:	4b71      	ldr	r3, [pc, #452]	; (1210 <His_Data_Save+0x200>)
    104a:	885b      	ldrh	r3, [r3, #2]
    104c:	b29b      	uxth	r3, r3
    104e:	4a74      	ldr	r2, [pc, #464]	; (1220 <His_Data_Save+0x210>)
    1050:	8811      	ldrh	r1, [r2, #0]
    1052:	428b      	cmp	r3, r1
    1054:	d210      	bcs.n	1078 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    1056:	4b73      	ldr	r3, [pc, #460]	; (1224 <His_Data_Save+0x214>)
    1058:	781b      	ldrb	r3, [r3, #0]
    105a:	3301      	adds	r3, #1
    105c:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    105e:	2b0a      	cmp	r3, #10
    1060:	d802      	bhi.n	1068 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    1062:	4a70      	ldr	r2, [pc, #448]	; (1224 <His_Data_Save+0x214>)
    1064:	7013      	strb	r3, [r2, #0]
    1066:	e00a      	b.n	107e <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    1068:	2200      	movs	r2, #0
    106a:	4b6e      	ldr	r3, [pc, #440]	; (1224 <His_Data_Save+0x214>)
    106c:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    106e:	3201      	adds	r2, #1
    1070:	200e      	movs	r0, #14
    1072:	4b6a      	ldr	r3, [pc, #424]	; (121c <His_Data_Save+0x20c>)
    1074:	4798      	blx	r3
    1076:	e002      	b.n	107e <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    1078:	2200      	movs	r2, #0
    107a:	4b6a      	ldr	r3, [pc, #424]	; (1224 <His_Data_Save+0x214>)
    107c:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    107e:	4b6a      	ldr	r3, [pc, #424]	; (1228 <His_Data_Save+0x218>)
    1080:	8819      	ldrh	r1, [r3, #0]
    1082:	4b63      	ldr	r3, [pc, #396]	; (1210 <His_Data_Save+0x200>)
    1084:	791b      	ldrb	r3, [r3, #4]
    1086:	b25b      	sxtb	r3, r3
    1088:	4299      	cmp	r1, r3
    108a:	da0f      	bge.n	10ac <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    108c:	4b67      	ldr	r3, [pc, #412]	; (122c <His_Data_Save+0x21c>)
    108e:	781b      	ldrb	r3, [r3, #0]
    1090:	3301      	adds	r3, #1
    1092:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    1094:	2b0a      	cmp	r3, #10
    1096:	d802      	bhi.n	109e <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    1098:	4a64      	ldr	r2, [pc, #400]	; (122c <His_Data_Save+0x21c>)
    109a:	7013      	strb	r3, [r2, #0]
    109c:	e009      	b.n	10b2 <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    109e:	2200      	movs	r2, #0
    10a0:	4b62      	ldr	r3, [pc, #392]	; (122c <His_Data_Save+0x21c>)
    10a2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    10a4:	2010      	movs	r0, #16
    10a6:	4b5d      	ldr	r3, [pc, #372]	; (121c <His_Data_Save+0x20c>)
    10a8:	4798      	blx	r3
    10aa:	e002      	b.n	10b2 <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    10ac:	2200      	movs	r2, #0
    10ae:	4b5f      	ldr	r3, [pc, #380]	; (122c <His_Data_Save+0x21c>)
    10b0:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    10b2:	4b5f      	ldr	r3, [pc, #380]	; (1230 <His_Data_Save+0x220>)
    10b4:	8819      	ldrh	r1, [r3, #0]
    10b6:	4b56      	ldr	r3, [pc, #344]	; (1210 <His_Data_Save+0x200>)
    10b8:	795b      	ldrb	r3, [r3, #5]
    10ba:	b25b      	sxtb	r3, r3
    10bc:	4299      	cmp	r1, r3
    10be:	dd0f      	ble.n	10e0 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    10c0:	4b5c      	ldr	r3, [pc, #368]	; (1234 <His_Data_Save+0x224>)
    10c2:	781b      	ldrb	r3, [r3, #0]
    10c4:	3301      	adds	r3, #1
    10c6:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    10c8:	2b0a      	cmp	r3, #10
    10ca:	d802      	bhi.n	10d2 <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    10cc:	4a59      	ldr	r2, [pc, #356]	; (1234 <His_Data_Save+0x224>)
    10ce:	7013      	strb	r3, [r2, #0]
    10d0:	e009      	b.n	10e6 <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    10d2:	2200      	movs	r2, #0
    10d4:	4b57      	ldr	r3, [pc, #348]	; (1234 <His_Data_Save+0x224>)
    10d6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    10d8:	2011      	movs	r0, #17
    10da:	4b50      	ldr	r3, [pc, #320]	; (121c <His_Data_Save+0x20c>)
    10dc:	4798      	blx	r3
    10de:	e002      	b.n	10e6 <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    10e0:	2200      	movs	r2, #0
    10e2:	4b54      	ldr	r3, [pc, #336]	; (1234 <His_Data_Save+0x224>)
    10e4:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    10e6:	4b4a      	ldr	r3, [pc, #296]	; (1210 <His_Data_Save+0x200>)
    10e8:	88db      	ldrh	r3, [r3, #6]
    10ea:	b21b      	sxth	r3, r3
    10ec:	4a52      	ldr	r2, [pc, #328]	; (1238 <His_Data_Save+0x228>)
    10ee:	2100      	movs	r1, #0
    10f0:	5e51      	ldrsh	r1, [r2, r1]
    10f2:	428b      	cmp	r3, r1
    10f4:	dd13      	ble.n	111e <His_Data_Save+0x10e>
    10f6:	2900      	cmp	r1, #0
    10f8:	da11      	bge.n	111e <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    10fa:	4b50      	ldr	r3, [pc, #320]	; (123c <His_Data_Save+0x22c>)
    10fc:	781b      	ldrb	r3, [r3, #0]
    10fe:	3301      	adds	r3, #1
    1100:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    1102:	2b0a      	cmp	r3, #10
    1104:	d802      	bhi.n	110c <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    1106:	4a4d      	ldr	r2, [pc, #308]	; (123c <His_Data_Save+0x22c>)
    1108:	7013      	strb	r3, [r2, #0]
    110a:	e00b      	b.n	1124 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    110c:	2200      	movs	r2, #0
    110e:	4b4b      	ldr	r3, [pc, #300]	; (123c <His_Data_Save+0x22c>)
    1110:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    1112:	b289      	uxth	r1, r1
    1114:	3201      	adds	r2, #1
    1116:	2012      	movs	r0, #18
    1118:	4b40      	ldr	r3, [pc, #256]	; (121c <His_Data_Save+0x20c>)
    111a:	4798      	blx	r3
    111c:	e002      	b.n	1124 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    111e:	2200      	movs	r2, #0
    1120:	4b46      	ldr	r3, [pc, #280]	; (123c <His_Data_Save+0x22c>)
    1122:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    1124:	4b3a      	ldr	r3, [pc, #232]	; (1210 <His_Data_Save+0x200>)
    1126:	891b      	ldrh	r3, [r3, #8]
    1128:	b21b      	sxth	r3, r3
    112a:	4a43      	ldr	r2, [pc, #268]	; (1238 <His_Data_Save+0x228>)
    112c:	2100      	movs	r1, #0
    112e:	5e51      	ldrsh	r1, [r2, r1]
    1130:	428b      	cmp	r3, r1
    1132:	da13      	bge.n	115c <His_Data_Save+0x14c>
    1134:	2900      	cmp	r1, #0
    1136:	dd11      	ble.n	115c <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    1138:	4b41      	ldr	r3, [pc, #260]	; (1240 <His_Data_Save+0x230>)
    113a:	781b      	ldrb	r3, [r3, #0]
    113c:	3301      	adds	r3, #1
    113e:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    1140:	2b0a      	cmp	r3, #10
    1142:	d802      	bhi.n	114a <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    1144:	4a3e      	ldr	r2, [pc, #248]	; (1240 <His_Data_Save+0x230>)
    1146:	7013      	strb	r3, [r2, #0]
    1148:	e00b      	b.n	1162 <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    114a:	2200      	movs	r2, #0
    114c:	4b3c      	ldr	r3, [pc, #240]	; (1240 <His_Data_Save+0x230>)
    114e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    1150:	b289      	uxth	r1, r1
    1152:	3201      	adds	r2, #1
    1154:	2014      	movs	r0, #20
    1156:	4b31      	ldr	r3, [pc, #196]	; (121c <His_Data_Save+0x20c>)
    1158:	4798      	blx	r3
    115a:	e002      	b.n	1162 <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    115c:	2200      	movs	r2, #0
    115e:	4b38      	ldr	r3, [pc, #224]	; (1240 <His_Data_Save+0x230>)
    1160:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    1162:	4b38      	ldr	r3, [pc, #224]	; (1244 <His_Data_Save+0x234>)
    1164:	881b      	ldrh	r3, [r3, #0]
    1166:	4a2a      	ldr	r2, [pc, #168]	; (1210 <His_Data_Save+0x200>)
    1168:	8952      	ldrh	r2, [r2, #10]
    116a:	b29b      	uxth	r3, r3
    116c:	4293      	cmp	r3, r2
    116e:	d913      	bls.n	1198 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    1170:	4b35      	ldr	r3, [pc, #212]	; (1248 <His_Data_Save+0x238>)
    1172:	781b      	ldrb	r3, [r3, #0]
    1174:	3301      	adds	r3, #1
    1176:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    1178:	2b0a      	cmp	r3, #10
    117a:	d802      	bhi.n	1182 <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    117c:	4a32      	ldr	r2, [pc, #200]	; (1248 <His_Data_Save+0x238>)
    117e:	7013      	strb	r3, [r2, #0]
    1180:	e00d      	b.n	119e <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    1182:	2200      	movs	r2, #0
    1184:	4b30      	ldr	r3, [pc, #192]	; (1248 <His_Data_Save+0x238>)
    1186:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    1188:	4b2e      	ldr	r3, [pc, #184]	; (1244 <His_Data_Save+0x234>)
    118a:	8819      	ldrh	r1, [r3, #0]
    118c:	b289      	uxth	r1, r1
    118e:	3201      	adds	r2, #1
    1190:	2016      	movs	r0, #22
    1192:	4b22      	ldr	r3, [pc, #136]	; (121c <His_Data_Save+0x20c>)
    1194:	4798      	blx	r3
    1196:	e002      	b.n	119e <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    1198:	2200      	movs	r2, #0
    119a:	4b2b      	ldr	r3, [pc, #172]	; (1248 <His_Data_Save+0x238>)
    119c:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    119e:	4b2b      	ldr	r3, [pc, #172]	; (124c <His_Data_Save+0x23c>)
    11a0:	8819      	ldrh	r1, [r3, #0]
    11a2:	4b1b      	ldr	r3, [pc, #108]	; (1210 <His_Data_Save+0x200>)
    11a4:	7b1b      	ldrb	r3, [r3, #12]
    11a6:	b25b      	sxtb	r3, r3
    11a8:	4299      	cmp	r1, r3
    11aa:	dd10      	ble.n	11ce <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    11ac:	4b28      	ldr	r3, [pc, #160]	; (1250 <His_Data_Save+0x240>)
    11ae:	781b      	ldrb	r3, [r3, #0]
    11b0:	3301      	adds	r3, #1
    11b2:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    11b4:	2b0a      	cmp	r3, #10
    11b6:	d802      	bhi.n	11be <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    11b8:	4a25      	ldr	r2, [pc, #148]	; (1250 <His_Data_Save+0x240>)
    11ba:	7013      	strb	r3, [r2, #0]
    11bc:	e00a      	b.n	11d4 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    11be:	2200      	movs	r2, #0
    11c0:	4b23      	ldr	r3, [pc, #140]	; (1250 <His_Data_Save+0x240>)
    11c2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    11c4:	3201      	adds	r2, #1
    11c6:	2018      	movs	r0, #24
    11c8:	4b14      	ldr	r3, [pc, #80]	; (121c <His_Data_Save+0x20c>)
    11ca:	4798      	blx	r3
    11cc:	e002      	b.n	11d4 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    11ce:	2200      	movs	r2, #0
    11d0:	4b1f      	ldr	r3, [pc, #124]	; (1250 <His_Data_Save+0x240>)
    11d2:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    11d4:	4b1f      	ldr	r3, [pc, #124]	; (1254 <His_Data_Save+0x244>)
    11d6:	8819      	ldrh	r1, [r3, #0]
    11d8:	4b1f      	ldr	r3, [pc, #124]	; (1258 <His_Data_Save+0x248>)
    11da:	881b      	ldrh	r3, [r3, #0]
    11dc:	428b      	cmp	r3, r1
    11de:	d012      	beq.n	1206 <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    11e0:	4b1e      	ldr	r3, [pc, #120]	; (125c <His_Data_Save+0x24c>)
    11e2:	781b      	ldrb	r3, [r3, #0]
    11e4:	3301      	adds	r3, #1
    11e6:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    11e8:	2b0a      	cmp	r3, #10
    11ea:	d802      	bhi.n	11f2 <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    11ec:	4a1b      	ldr	r2, [pc, #108]	; (125c <His_Data_Save+0x24c>)
    11ee:	7013      	strb	r3, [r2, #0]
    11f0:	e00c      	b.n	120c <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    11f2:	2200      	movs	r2, #0
    11f4:	4b19      	ldr	r3, [pc, #100]	; (125c <His_Data_Save+0x24c>)
    11f6:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    11f8:	4b17      	ldr	r3, [pc, #92]	; (1258 <His_Data_Save+0x248>)
    11fa:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    11fc:	3201      	adds	r2, #1
    11fe:	200a      	movs	r0, #10
    1200:	4b06      	ldr	r3, [pc, #24]	; (121c <His_Data_Save+0x20c>)
    1202:	4798      	blx	r3
    1204:	e002      	b.n	120c <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    1206:	2200      	movs	r2, #0
    1208:	4b14      	ldr	r3, [pc, #80]	; (125c <His_Data_Save+0x24c>)
    120a:	701a      	strb	r2, [r3, #0]
	}
}
    120c:	bd10      	pop	{r4, pc}
    120e:	46c0      	nop			; (mov r8, r8)
    1210:	20000348 	.word	0x20000348
    1214:	200002f8 	.word	0x200002f8
    1218:	200000a9 	.word	0x200000a9
    121c:	00000f8d 	.word	0x00000f8d
    1220:	20000328 	.word	0x20000328
    1224:	200000a0 	.word	0x200000a0
    1228:	20000244 	.word	0x20000244
    122c:	200000a4 	.word	0x200000a4
    1230:	2000035c 	.word	0x2000035c
    1234:	2000009f 	.word	0x2000009f
    1238:	2000033a 	.word	0x2000033a
    123c:	2000009e 	.word	0x2000009e
    1240:	200000a8 	.word	0x200000a8
    1244:	200002fc 	.word	0x200002fc
    1248:	200000a1 	.word	0x200000a1
    124c:	20000368 	.word	0x20000368
    1250:	200000a2 	.word	0x200000a2
    1254:	20000358 	.word	0x20000358
    1258:	200000a6 	.word	0x200000a6
    125c:	200000a3 	.word	0x200000a3

00001260 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    1260:	b570      	push	{r4, r5, r6, lr}
    1262:	2482      	movs	r4, #130	; 0x82
    1264:	05e4      	lsls	r4, r4, #23
    1266:	2380      	movs	r3, #128	; 0x80
    1268:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    126a:	2680      	movs	r6, #128	; 0x80
    126c:	0536      	lsls	r6, r6, #20
    126e:	61a6      	str	r6, [r4, #24]
    1270:	2580      	movs	r5, #128	; 0x80
    1272:	056d      	lsls	r5, r5, #21
    1274:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    1276:	20fa      	movs	r0, #250	; 0xfa
    1278:	0040      	lsls	r0, r0, #1
    127a:	4b19      	ldr	r3, [pc, #100]	; (12e0 <PowerOn_Init+0x80>)
    127c:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    127e:	6166      	str	r6, [r4, #20]
    1280:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    1282:	4818      	ldr	r0, [pc, #96]	; (12e4 <PowerOn_Init+0x84>)
    1284:	2300      	movs	r3, #0
    1286:	2100      	movs	r1, #0
    sys_states.VAL =0;
    1288:	4d17      	ldr	r5, [pc, #92]	; (12e8 <PowerOn_Init+0x88>)
    afe_flags.VAL =0;
    128a:	4a18      	ldr	r2, [pc, #96]	; (12ec <PowerOn_Init+0x8c>)
    128c:	8013      	strh	r3, [r2, #0]
    flash_flags.VAL =0;
    128e:	4a18      	ldr	r2, [pc, #96]	; (12f0 <PowerOn_Init+0x90>)
    1290:	8013      	strh	r3, [r2, #0]
    sys_err_flags.VAL =0;
    1292:	4a18      	ldr	r2, [pc, #96]	; (12f4 <PowerOn_Init+0x94>)
    1294:	8013      	strh	r3, [r2, #0]
	cap_update = BAT_NORMAL_CAP;
    1296:	4c18      	ldr	r4, [pc, #96]	; (12f8 <PowerOn_Init+0x98>)
    1298:	4a18      	ldr	r2, [pc, #96]	; (12fc <PowerOn_Init+0x9c>)
    129a:	8014      	strh	r4, [r2, #0]
	nADC_CURRENT = 0;
    129c:	4a18      	ldr	r2, [pc, #96]	; (1300 <PowerOn_Init+0xa0>)
    129e:	8013      	strh	r3, [r2, #0]
	g_bal_state.VAL = 0;
    12a0:	4a18      	ldr	r2, [pc, #96]	; (1304 <PowerOn_Init+0xa4>)
    12a2:	8013      	strh	r3, [r2, #0]
	g_bal_need.VAL = 0;
    12a4:	4a18      	ldr	r2, [pc, #96]	; (1308 <PowerOn_Init+0xa8>)
    12a6:	8013      	strh	r3, [r2, #0]
	PWR_VALUE = 0;
    12a8:	4a18      	ldr	r2, [pc, #96]	; (130c <PowerOn_Init+0xac>)
    12aa:	8013      	strh	r3, [r2, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    12ac:	2240      	movs	r2, #64	; 0x40
    12ae:	706a      	strb	r2, [r5, #1]
    g_sys_cap.val.cycle_record_flag =0;
    12b0:	4a17      	ldr	r2, [pc, #92]	; (1310 <PowerOn_Init+0xb0>)
    12b2:	7611      	strb	r1, [r2, #24]
    sys_flags.val.afe_connect_flag =1;
    12b4:	2401      	movs	r4, #1
    12b6:	7004      	strb	r4, [r0, #0]
    sys_states.val.sys_dch_on =0;
    sys_states.val.sys_chg_on =0;
    12b8:	2600      	movs	r6, #0
    12ba:	702e      	strb	r6, [r5, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    12bc:	7044      	strb	r4, [r0, #1]
    g_sys_cap.val.cap_cnt =0;
    12be:	6213      	str	r3, [r2, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    12c0:	8493      	strh	r3, [r2, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    12c2:	75d1      	strb	r1, [r2, #23]
    g_sys_cap.val.deep_rate_sum =0;
    12c4:	7691      	strb	r1, [r2, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    12c6:	4a13      	ldr	r2, [pc, #76]	; (1314 <PowerOn_Init+0xb4>)
    12c8:	7151      	strb	r1, [r2, #5]
	g_sys_history.val.bat_temp_min =100;
    12ca:	2064      	movs	r0, #100	; 0x64
    12cc:	7110      	strb	r0, [r2, #4]
	g_sys_history.val.chg_cur_max =0;
    12ce:	8113      	strh	r3, [r2, #8]
	g_sys_history.val.dch_cur_max =0;
    12d0:	80d3      	strh	r3, [r2, #6]
	g_sys_history.val.pcb_temp_max =0;
    12d2:	7311      	strb	r1, [r2, #12]
	g_sys_history.val.soc_max =0;
    12d4:	8153      	strh	r3, [r2, #10]
	g_sys_history.val.vcell_max =0;
    12d6:	8053      	strh	r3, [r2, #2]
	g_sys_history.val.vcell_min =0xffff;
    12d8:	3b01      	subs	r3, #1
    12da:	8013      	strh	r3, [r2, #0]
    12dc:	bd70      	pop	{r4, r5, r6, pc}
    12de:	46c0      	nop			; (mov r8, r8)
    12e0:	00001dc9 	.word	0x00001dc9
    12e4:	2000033c 	.word	0x2000033c
    12e8:	20000388 	.word	0x20000388
    12ec:	20000364 	.word	0x20000364
    12f0:	20000360 	.word	0x20000360
    12f4:	20000358 	.word	0x20000358
    12f8:	fffff618 	.word	0xfffff618
    12fc:	2000032a 	.word	0x2000032a
    1300:	2000033a 	.word	0x2000033a
    1304:	2000032c 	.word	0x2000032c
    1308:	20000330 	.word	0x20000330
    130c:	20000366 	.word	0x20000366
    1310:	200002fc 	.word	0x200002fc
    1314:	20000348 	.word	0x20000348

00001318 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    1318:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    131a:	4b26      	ldr	r3, [pc, #152]	; (13b4 <HardwareProtection+0x9c>)
    131c:	781b      	ldrb	r3, [r3, #0]
    131e:	075b      	lsls	r3, r3, #29
    1320:	d414      	bmi.n	134c <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    1322:	4b25      	ldr	r3, [pc, #148]	; (13b8 <HardwareProtection+0xa0>)
    1324:	4798      	blx	r3
    1326:	2800      	cmp	r0, #0
    1328:	d10a      	bne.n	1340 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    132a:	4a22      	ldr	r2, [pc, #136]	; (13b4 <HardwareProtection+0x9c>)
    132c:	7811      	ldrb	r1, [r2, #0]
    132e:	2304      	movs	r3, #4
    1330:	430b      	orrs	r3, r1
    1332:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    1334:	4a21      	ldr	r2, [pc, #132]	; (13bc <HardwareProtection+0xa4>)
    1336:	7813      	ldrb	r3, [r2, #0]
    1338:	217f      	movs	r1, #127	; 0x7f
    133a:	400b      	ands	r3, r1
    133c:	7013      	strb	r3, [r2, #0]
    133e:	e005      	b.n	134c <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    1340:	4a1e      	ldr	r2, [pc, #120]	; (13bc <HardwareProtection+0xa4>)
    1342:	7813      	ldrb	r3, [r2, #0]
    1344:	2180      	movs	r1, #128	; 0x80
    1346:	4249      	negs	r1, r1
    1348:	430b      	orrs	r3, r1
    134a:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    134c:	4b1c      	ldr	r3, [pc, #112]	; (13c0 <HardwareProtection+0xa8>)
    134e:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    1350:	4b1a      	ldr	r3, [pc, #104]	; (13bc <HardwareProtection+0xa4>)
    1352:	881b      	ldrh	r3, [r3, #0]
    1354:	2284      	movs	r2, #132	; 0x84
    1356:	0092      	lsls	r2, r2, #2
    1358:	4213      	tst	r3, r2
    135a:	d005      	beq.n	1368 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    135c:	4919      	ldr	r1, [pc, #100]	; (13c4 <HardwareProtection+0xac>)
    135e:	780a      	ldrb	r2, [r1, #0]
    1360:	2002      	movs	r0, #2
    1362:	4382      	bics	r2, r0
    1364:	700a      	strb	r2, [r1, #0]
    1366:	e004      	b.n	1372 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    1368:	4916      	ldr	r1, [pc, #88]	; (13c4 <HardwareProtection+0xac>)
    136a:	7808      	ldrb	r0, [r1, #0]
    136c:	2202      	movs	r2, #2
    136e:	4302      	orrs	r2, r0
    1370:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    1372:	22b0      	movs	r2, #176	; 0xb0
    1374:	0052      	lsls	r2, r2, #1
    1376:	4213      	tst	r3, r2
    1378:	d010      	beq.n	139c <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    137a:	4a12      	ldr	r2, [pc, #72]	; (13c4 <HardwareProtection+0xac>)
    137c:	7813      	ldrb	r3, [r2, #0]
    137e:	2101      	movs	r1, #1
    1380:	438b      	bics	r3, r1
    1382:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    1384:	4a0d      	ldr	r2, [pc, #52]	; (13bc <HardwareProtection+0xa4>)
    1386:	7851      	ldrb	r1, [r2, #1]
    1388:	2320      	movs	r3, #32
    138a:	430b      	orrs	r3, r1
    138c:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    138e:	07db      	lsls	r3, r3, #31
    1390:	d50e      	bpl.n	13b0 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    1392:	7851      	ldrb	r1, [r2, #1]
    1394:	2310      	movs	r3, #16
    1396:	430b      	orrs	r3, r1
    1398:	7053      	strb	r3, [r2, #1]
    139a:	e009      	b.n	13b0 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    139c:	4a07      	ldr	r2, [pc, #28]	; (13bc <HardwareProtection+0xa4>)
    139e:	7853      	ldrb	r3, [r2, #1]
    13a0:	2120      	movs	r1, #32
    13a2:	438b      	bics	r3, r1
    13a4:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    13a6:	4a07      	ldr	r2, [pc, #28]	; (13c4 <HardwareProtection+0xac>)
    13a8:	7811      	ldrb	r1, [r2, #0]
    13aa:	2301      	movs	r3, #1
    13ac:	430b      	orrs	r3, r1
    13ae:	7013      	strb	r3, [r2, #0]
	}
}
    13b0:	bd10      	pop	{r4, pc}
    13b2:	46c0      	nop			; (mov r8, r8)
    13b4:	2000033c 	.word	0x2000033c
    13b8:	00000599 	.word	0x00000599
    13bc:	20000364 	.word	0x20000364
    13c0:	00000961 	.word	0x00000961
    13c4:	20000388 	.word	0x20000388

000013c8 <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    13c8:	4b78      	ldr	r3, [pc, #480]	; (15ac <SoftwareProtection+0x1e4>)
    13ca:	785b      	ldrb	r3, [r3, #1]
    13cc:	07db      	lsls	r3, r3, #31
    13ce:	d45a      	bmi.n	1486 <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    13d0:	4b76      	ldr	r3, [pc, #472]	; (15ac <SoftwareProtection+0x1e4>)
    13d2:	781b      	ldrb	r3, [r3, #0]
    13d4:	079b      	lsls	r3, r3, #30
    13d6:	d57a      	bpl.n	14ce <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    13d8:	4b75      	ldr	r3, [pc, #468]	; (15b0 <SoftwareProtection+0x1e8>)
    13da:	881b      	ldrh	r3, [r3, #0]
    13dc:	2b32      	cmp	r3, #50	; 0x32
    13de:	d913      	bls.n	1408 <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    13e0:	4b74      	ldr	r3, [pc, #464]	; (15b4 <SoftwareProtection+0x1ec>)
    13e2:	781b      	ldrb	r3, [r3, #0]
    13e4:	3301      	adds	r3, #1
    13e6:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    13e8:	2b08      	cmp	r3, #8
    13ea:	d802      	bhi.n	13f2 <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    13ec:	4a71      	ldr	r2, [pc, #452]	; (15b4 <SoftwareProtection+0x1ec>)
    13ee:	7013      	strb	r3, [r2, #0]
    13f0:	e06d      	b.n	14ce <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    13f2:	2200      	movs	r2, #0
    13f4:	4b6f      	ldr	r3, [pc, #444]	; (15b4 <SoftwareProtection+0x1ec>)
    13f6:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    13f8:	496c      	ldr	r1, [pc, #432]	; (15ac <SoftwareProtection+0x1e4>)
    13fa:	784a      	ldrb	r2, [r1, #1]
    13fc:	2301      	movs	r3, #1
    13fe:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    1400:	2204      	movs	r2, #4
    1402:	4313      	orrs	r3, r2
    1404:	704b      	strb	r3, [r1, #1]
    1406:	e062      	b.n	14ce <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    1408:	2200      	movs	r2, #0
    140a:	4b6a      	ldr	r3, [pc, #424]	; (15b4 <SoftwareProtection+0x1ec>)
    140c:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    140e:	4b6a      	ldr	r3, [pc, #424]	; (15b8 <SoftwareProtection+0x1f0>)
    1410:	2200      	movs	r2, #0
    1412:	5e9b      	ldrsh	r3, [r3, r2]
    1414:	2b00      	cmp	r3, #0
    1416:	dd30      	ble.n	147a <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    1418:	2b14      	cmp	r3, #20
    141a:	dd25      	ble.n	1468 <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    141c:	4a67      	ldr	r2, [pc, #412]	; (15bc <SoftwareProtection+0x1f4>)
    141e:	4293      	cmp	r3, r2
    1420:	dd17      	ble.n	1452 <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    1422:	4b67      	ldr	r3, [pc, #412]	; (15c0 <SoftwareProtection+0x1f8>)
    1424:	781b      	ldrb	r3, [r3, #0]
    1426:	3301      	adds	r3, #1
    1428:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    142a:	2b04      	cmp	r3, #4
    142c:	d802      	bhi.n	1434 <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    142e:	4a64      	ldr	r2, [pc, #400]	; (15c0 <SoftwareProtection+0x1f8>)
    1430:	7013      	strb	r3, [r2, #0]
    1432:	e011      	b.n	1458 <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    1434:	2300      	movs	r3, #0
    1436:	4a62      	ldr	r2, [pc, #392]	; (15c0 <SoftwareProtection+0x1f8>)
    1438:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    143a:	4a62      	ldr	r2, [pc, #392]	; (15c4 <SoftwareProtection+0x1fc>)
    143c:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    143e:	4b5b      	ldr	r3, [pc, #364]	; (15ac <SoftwareProtection+0x1e4>)
    1440:	7819      	ldrb	r1, [r3, #0]
    1442:	2210      	movs	r2, #16
    1444:	430a      	orrs	r2, r1
    1446:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    1448:	7859      	ldrb	r1, [r3, #1]
    144a:	2201      	movs	r2, #1
    144c:	430a      	orrs	r2, r1
    144e:	705a      	strb	r2, [r3, #1]
    1450:	e002      	b.n	1458 <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    1452:	2200      	movs	r2, #0
    1454:	4b5a      	ldr	r3, [pc, #360]	; (15c0 <SoftwareProtection+0x1f8>)
    1456:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    1458:	4954      	ldr	r1, [pc, #336]	; (15ac <SoftwareProtection+0x1e4>)
    145a:	780a      	ldrb	r2, [r1, #0]
    145c:	2304      	movs	r3, #4
    145e:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    1460:	22f7      	movs	r2, #247	; 0xf7
    1462:	4013      	ands	r3, r2
    1464:	700b      	strb	r3, [r1, #0]
    1466:	e032      	b.n	14ce <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    1468:	2200      	movs	r2, #0
    146a:	4b55      	ldr	r3, [pc, #340]	; (15c0 <SoftwareProtection+0x1f8>)
    146c:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    146e:	4a4f      	ldr	r2, [pc, #316]	; (15ac <SoftwareProtection+0x1e4>)
    1470:	7813      	ldrb	r3, [r2, #0]
    1472:	2104      	movs	r1, #4
    1474:	438b      	bics	r3, r1
    1476:	7013      	strb	r3, [r2, #0]
    1478:	e029      	b.n	14ce <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    147a:	4a4c      	ldr	r2, [pc, #304]	; (15ac <SoftwareProtection+0x1e4>)
    147c:	7813      	ldrb	r3, [r2, #0]
    147e:	2104      	movs	r1, #4
    1480:	438b      	bics	r3, r1
    1482:	7013      	strb	r3, [r2, #0]
    1484:	e023      	b.n	14ce <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    1486:	4b49      	ldr	r3, [pc, #292]	; (15ac <SoftwareProtection+0x1e4>)
    1488:	781b      	ldrb	r3, [r3, #0]
    148a:	06db      	lsls	r3, r3, #27
    148c:	d510      	bpl.n	14b0 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    148e:	4b4d      	ldr	r3, [pc, #308]	; (15c4 <SoftwareProtection+0x1fc>)
    1490:	881b      	ldrh	r3, [r3, #0]
    1492:	2b14      	cmp	r3, #20
    1494:	d91b      	bls.n	14ce <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    1496:	2200      	movs	r2, #0
    1498:	4b4a      	ldr	r3, [pc, #296]	; (15c4 <SoftwareProtection+0x1fc>)
    149a:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    149c:	4b43      	ldr	r3, [pc, #268]	; (15ac <SoftwareProtection+0x1e4>)
    149e:	781a      	ldrb	r2, [r3, #0]
    14a0:	2110      	movs	r1, #16
    14a2:	438a      	bics	r2, r1
    14a4:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    14a6:	785a      	ldrb	r2, [r3, #1]
    14a8:	390f      	subs	r1, #15
    14aa:	438a      	bics	r2, r1
    14ac:	705a      	strb	r2, [r3, #1]
    14ae:	e00e      	b.n	14ce <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    14b0:	4b3f      	ldr	r3, [pc, #252]	; (15b0 <SoftwareProtection+0x1e8>)
    14b2:	881b      	ldrh	r3, [r3, #0]
    14b4:	2b27      	cmp	r3, #39	; 0x27
    14b6:	d80a      	bhi.n	14ce <SoftwareProtection+0x106>
    14b8:	4b43      	ldr	r3, [pc, #268]	; (15c8 <SoftwareProtection+0x200>)
    14ba:	881b      	ldrh	r3, [r3, #0]
    14bc:	2b05      	cmp	r3, #5
    14be:	d906      	bls.n	14ce <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    14c0:	4a3a      	ldr	r2, [pc, #232]	; (15ac <SoftwareProtection+0x1e4>)
    14c2:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    14c4:	2101      	movs	r1, #1
    14c6:	438b      	bics	r3, r1
    14c8:	3103      	adds	r1, #3
    14ca:	438b      	bics	r3, r1
    14cc:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    14ce:	4b37      	ldr	r3, [pc, #220]	; (15ac <SoftwareProtection+0x1e4>)
    14d0:	785b      	ldrb	r3, [r3, #1]
    14d2:	079b      	lsls	r3, r3, #30
    14d4:	d448      	bmi.n	1568 <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    14d6:	4b35      	ldr	r3, [pc, #212]	; (15ac <SoftwareProtection+0x1e4>)
    14d8:	781b      	ldrb	r3, [r3, #0]
    14da:	07db      	lsls	r3, r3, #31
    14dc:	d564      	bpl.n	15a8 <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    14de:	4b34      	ldr	r3, [pc, #208]	; (15b0 <SoftwareProtection+0x1e8>)
    14e0:	881b      	ldrh	r3, [r3, #0]
    14e2:	2b41      	cmp	r3, #65	; 0x41
    14e4:	d913      	bls.n	150e <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    14e6:	4b39      	ldr	r3, [pc, #228]	; (15cc <SoftwareProtection+0x204>)
    14e8:	781b      	ldrb	r3, [r3, #0]
    14ea:	3301      	adds	r3, #1
    14ec:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    14ee:	2b08      	cmp	r3, #8
    14f0:	d802      	bhi.n	14f8 <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    14f2:	4a36      	ldr	r2, [pc, #216]	; (15cc <SoftwareProtection+0x204>)
    14f4:	7013      	strb	r3, [r2, #0]
    14f6:	e057      	b.n	15a8 <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    14f8:	2200      	movs	r2, #0
    14fa:	4b34      	ldr	r3, [pc, #208]	; (15cc <SoftwareProtection+0x204>)
    14fc:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    14fe:	492b      	ldr	r1, [pc, #172]	; (15ac <SoftwareProtection+0x1e4>)
    1500:	784a      	ldrb	r2, [r1, #1]
    1502:	2302      	movs	r3, #2
    1504:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    1506:	2208      	movs	r2, #8
    1508:	4313      	orrs	r3, r2
    150a:	704b      	strb	r3, [r1, #1]
    150c:	e04c      	b.n	15a8 <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    150e:	2200      	movs	r2, #0
    1510:	4b2e      	ldr	r3, [pc, #184]	; (15cc <SoftwareProtection+0x204>)
    1512:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    1514:	4b28      	ldr	r3, [pc, #160]	; (15b8 <SoftwareProtection+0x1f0>)
    1516:	2200      	movs	r2, #0
    1518:	5e9b      	ldrsh	r3, [r3, r2]
    151a:	2b00      	cmp	r3, #0
    151c:	da1e      	bge.n	155c <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    151e:	4923      	ldr	r1, [pc, #140]	; (15ac <SoftwareProtection+0x1e4>)
    1520:	780a      	ldrb	r2, [r1, #0]
    1522:	2308      	movs	r3, #8
    1524:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    1526:	22fb      	movs	r2, #251	; 0xfb
    1528:	4013      	ands	r3, r2
    152a:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    152c:	4b28      	ldr	r3, [pc, #160]	; (15d0 <SoftwareProtection+0x208>)
    152e:	781b      	ldrb	r3, [r3, #0]
    1530:	3301      	adds	r3, #1
    1532:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    1534:	2b04      	cmp	r3, #4
    1536:	d802      	bhi.n	153e <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    1538:	4a25      	ldr	r2, [pc, #148]	; (15d0 <SoftwareProtection+0x208>)
    153a:	7013      	strb	r3, [r2, #0]
    153c:	e034      	b.n	15a8 <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    153e:	2300      	movs	r3, #0
    1540:	4a23      	ldr	r2, [pc, #140]	; (15d0 <SoftwareProtection+0x208>)
    1542:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    1544:	4a23      	ldr	r2, [pc, #140]	; (15d4 <SoftwareProtection+0x20c>)
    1546:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    1548:	4b18      	ldr	r3, [pc, #96]	; (15ac <SoftwareProtection+0x1e4>)
    154a:	7819      	ldrb	r1, [r3, #0]
    154c:	2220      	movs	r2, #32
    154e:	430a      	orrs	r2, r1
    1550:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    1552:	7859      	ldrb	r1, [r3, #1]
    1554:	2202      	movs	r2, #2
    1556:	430a      	orrs	r2, r1
    1558:	705a      	strb	r2, [r3, #1]
    155a:	e025      	b.n	15a8 <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    155c:	4a13      	ldr	r2, [pc, #76]	; (15ac <SoftwareProtection+0x1e4>)
    155e:	7813      	ldrb	r3, [r2, #0]
    1560:	2108      	movs	r1, #8
    1562:	438b      	bics	r3, r1
    1564:	7013      	strb	r3, [r2, #0]
    1566:	e01f      	b.n	15a8 <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    1568:	4b10      	ldr	r3, [pc, #64]	; (15ac <SoftwareProtection+0x1e4>)
    156a:	781b      	ldrb	r3, [r3, #0]
    156c:	069b      	lsls	r3, r3, #26
    156e:	d510      	bpl.n	1592 <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    1570:	4b18      	ldr	r3, [pc, #96]	; (15d4 <SoftwareProtection+0x20c>)
    1572:	881b      	ldrh	r3, [r3, #0]
    1574:	2b14      	cmp	r3, #20
    1576:	d917      	bls.n	15a8 <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    1578:	2200      	movs	r2, #0
    157a:	4b16      	ldr	r3, [pc, #88]	; (15d4 <SoftwareProtection+0x20c>)
    157c:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    157e:	4b0b      	ldr	r3, [pc, #44]	; (15ac <SoftwareProtection+0x1e4>)
    1580:	785a      	ldrb	r2, [r3, #1]
    1582:	2102      	movs	r1, #2
    1584:	438a      	bics	r2, r1
    1586:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    1588:	781a      	ldrb	r2, [r3, #0]
    158a:	311e      	adds	r1, #30
    158c:	438a      	bics	r2, r1
    158e:	701a      	strb	r2, [r3, #0]
    1590:	e00a      	b.n	15a8 <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    1592:	4b07      	ldr	r3, [pc, #28]	; (15b0 <SoftwareProtection+0x1e8>)
    1594:	881b      	ldrh	r3, [r3, #0]
    1596:	2b36      	cmp	r3, #54	; 0x36
    1598:	d806      	bhi.n	15a8 <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    159a:	4a04      	ldr	r2, [pc, #16]	; (15ac <SoftwareProtection+0x1e4>)
    159c:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    159e:	2102      	movs	r1, #2
    15a0:	438b      	bics	r3, r1
    15a2:	3106      	adds	r1, #6
    15a4:	438b      	bics	r3, r1
    15a6:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    15a8:	4770      	bx	lr
    15aa:	46c0      	nop			; (mov r8, r8)
    15ac:	20000388 	.word	0x20000388
    15b0:	2000035c 	.word	0x2000035c
    15b4:	200000bc 	.word	0x200000bc
    15b8:	2000033a 	.word	0x2000033a
    15bc:	000013e9 	.word	0x000013e9
    15c0:	200000ae 	.word	0x200000ae
    15c4:	200000b2 	.word	0x200000b2
    15c8:	20000244 	.word	0x20000244
    15cc:	200000b0 	.word	0x200000b0
    15d0:	200000b1 	.word	0x200000b1
    15d4:	200000c0 	.word	0x200000c0

000015d8 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    15d8:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    15da:	4b3c      	ldr	r3, [pc, #240]	; (16cc <SoftMeansureControl+0xf4>)
    15dc:	881a      	ldrh	r2, [r3, #0]
    15de:	4b3c      	ldr	r3, [pc, #240]	; (16d0 <SoftMeansureControl+0xf8>)
    15e0:	881b      	ldrh	r3, [r3, #0]
    15e2:	1ad0      	subs	r0, r2, r3
    15e4:	493b      	ldr	r1, [pc, #236]	; (16d4 <SoftMeansureControl+0xfc>)
    15e6:	4288      	cmp	r0, r1
    15e8:	dd02      	ble.n	15f0 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    15ea:	493b      	ldr	r1, [pc, #236]	; (16d8 <SoftMeansureControl+0x100>)
    15ec:	8809      	ldrh	r1, [r1, #0]
    15ee:	e003      	b.n	15f8 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    15f0:	4939      	ldr	r1, [pc, #228]	; (16d8 <SoftMeansureControl+0x100>)
    15f2:	8808      	ldrh	r0, [r1, #0]
    15f4:	4939      	ldr	r1, [pc, #228]	; (16dc <SoftMeansureControl+0x104>)
    15f6:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    15f8:	4939      	ldr	r1, [pc, #228]	; (16e0 <SoftMeansureControl+0x108>)
    15fa:	428b      	cmp	r3, r1
    15fc:	d80d      	bhi.n	161a <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    15fe:	4936      	ldr	r1, [pc, #216]	; (16d8 <SoftMeansureControl+0x100>)
    1600:	8809      	ldrh	r1, [r1, #0]
    1602:	4838      	ldr	r0, [pc, #224]	; (16e4 <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    1604:	8800      	ldrh	r0, [r0, #0]
    1606:	1a09      	subs	r1, r1, r0
    1608:	b289      	uxth	r1, r1
    160a:	2978      	cmp	r1, #120	; 0x78
    160c:	d909      	bls.n	1622 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    160e:	4836      	ldr	r0, [pc, #216]	; (16e8 <SoftMeansureControl+0x110>)
    1610:	7804      	ldrb	r4, [r0, #0]
    1612:	2102      	movs	r1, #2
    1614:	4321      	orrs	r1, r4
    1616:	7001      	strb	r1, [r0, #0]
    1618:	e003      	b.n	1622 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    161a:	492f      	ldr	r1, [pc, #188]	; (16d8 <SoftMeansureControl+0x100>)
    161c:	8808      	ldrh	r0, [r1, #0]
    161e:	4931      	ldr	r1, [pc, #196]	; (16e4 <SoftMeansureControl+0x10c>)
    1620:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    1622:	4932      	ldr	r1, [pc, #200]	; (16ec <SoftMeansureControl+0x114>)
    1624:	428a      	cmp	r2, r1
    1626:	d90d      	bls.n	1644 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    1628:	492b      	ldr	r1, [pc, #172]	; (16d8 <SoftMeansureControl+0x100>)
    162a:	8809      	ldrh	r1, [r1, #0]
    162c:	4830      	ldr	r0, [pc, #192]	; (16f0 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    162e:	8800      	ldrh	r0, [r0, #0]
    1630:	1a09      	subs	r1, r1, r0
    1632:	b289      	uxth	r1, r1
    1634:	2978      	cmp	r1, #120	; 0x78
    1636:	d909      	bls.n	164c <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    1638:	482b      	ldr	r0, [pc, #172]	; (16e8 <SoftMeansureControl+0x110>)
    163a:	7804      	ldrb	r4, [r0, #0]
    163c:	2102      	movs	r1, #2
    163e:	4321      	orrs	r1, r4
    1640:	7001      	strb	r1, [r0, #0]
    1642:	e003      	b.n	164c <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    1644:	4924      	ldr	r1, [pc, #144]	; (16d8 <SoftMeansureControl+0x100>)
    1646:	8808      	ldrh	r0, [r1, #0]
    1648:	4929      	ldr	r1, [pc, #164]	; (16f0 <SoftMeansureControl+0x118>)
    164a:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    164c:	4929      	ldr	r1, [pc, #164]	; (16f4 <SoftMeansureControl+0x11c>)
    164e:	428b      	cmp	r3, r1
    1650:	d802      	bhi.n	1658 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    1652:	4921      	ldr	r1, [pc, #132]	; (16d8 <SoftMeansureControl+0x100>)
    1654:	8809      	ldrh	r1, [r1, #0]
    1656:	e003      	b.n	1660 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    1658:	491f      	ldr	r1, [pc, #124]	; (16d8 <SoftMeansureControl+0x100>)
    165a:	8808      	ldrh	r0, [r1, #0]
    165c:	4926      	ldr	r1, [pc, #152]	; (16f8 <SoftMeansureControl+0x120>)
    165e:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    1660:	4926      	ldr	r1, [pc, #152]	; (16fc <SoftMeansureControl+0x124>)
    1662:	428b      	cmp	r3, r1
    1664:	d80d      	bhi.n	1682 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    1666:	4b1c      	ldr	r3, [pc, #112]	; (16d8 <SoftMeansureControl+0x100>)
    1668:	881b      	ldrh	r3, [r3, #0]
    166a:	4925      	ldr	r1, [pc, #148]	; (1700 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    166c:	8809      	ldrh	r1, [r1, #0]
    166e:	1a5b      	subs	r3, r3, r1
    1670:	b29b      	uxth	r3, r3
    1672:	2b08      	cmp	r3, #8
    1674:	d90e      	bls.n	1694 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    1676:	4923      	ldr	r1, [pc, #140]	; (1704 <SoftMeansureControl+0x12c>)
    1678:	7808      	ldrb	r0, [r1, #0]
    167a:	2340      	movs	r3, #64	; 0x40
    167c:	4303      	orrs	r3, r0
    167e:	700b      	strb	r3, [r1, #0]
    1680:	e008      	b.n	1694 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    1682:	4b15      	ldr	r3, [pc, #84]	; (16d8 <SoftMeansureControl+0x100>)
    1684:	8819      	ldrh	r1, [r3, #0]
    1686:	4b1e      	ldr	r3, [pc, #120]	; (1700 <SoftMeansureControl+0x128>)
    1688:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    168a:	491e      	ldr	r1, [pc, #120]	; (1704 <SoftMeansureControl+0x12c>)
    168c:	780b      	ldrb	r3, [r1, #0]
    168e:	2040      	movs	r0, #64	; 0x40
    1690:	4383      	bics	r3, r0
    1692:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    1694:	4b1c      	ldr	r3, [pc, #112]	; (1708 <SoftMeansureControl+0x130>)
    1696:	429a      	cmp	r2, r3
    1698:	d90e      	bls.n	16b8 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    169a:	4b0f      	ldr	r3, [pc, #60]	; (16d8 <SoftMeansureControl+0x100>)
    169c:	881b      	ldrh	r3, [r3, #0]
    169e:	4a18      	ldr	r2, [pc, #96]	; (1700 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    16a0:	8812      	ldrh	r2, [r2, #0]
    16a2:	1a9b      	subs	r3, r3, r2
    16a4:	b29b      	uxth	r3, r3
    16a6:	2b08      	cmp	r3, #8
    16a8:	d90f      	bls.n	16ca <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    16aa:	4a16      	ldr	r2, [pc, #88]	; (1704 <SoftMeansureControl+0x12c>)
    16ac:	7813      	ldrb	r3, [r2, #0]
    16ae:	2180      	movs	r1, #128	; 0x80
    16b0:	4249      	negs	r1, r1
    16b2:	430b      	orrs	r3, r1
    16b4:	7013      	strb	r3, [r2, #0]
    16b6:	e008      	b.n	16ca <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    16b8:	4a12      	ldr	r2, [pc, #72]	; (1704 <SoftMeansureControl+0x12c>)
    16ba:	7813      	ldrb	r3, [r2, #0]
    16bc:	217f      	movs	r1, #127	; 0x7f
    16be:	400b      	ands	r3, r1
    16c0:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    16c2:	4b05      	ldr	r3, [pc, #20]	; (16d8 <SoftMeansureControl+0x100>)
    16c4:	881a      	ldrh	r2, [r3, #0]
    16c6:	4b0e      	ldr	r3, [pc, #56]	; (1700 <SoftMeansureControl+0x128>)
    16c8:	801a      	strh	r2, [r3, #0]
	}

}
    16ca:	bd10      	pop	{r4, pc}
    16cc:	20000328 	.word	0x20000328
    16d0:	200002f8 	.word	0x200002f8
    16d4:	00000666 	.word	0x00000666
    16d8:	200000ac 	.word	0x200000ac
    16dc:	200000b4 	.word	0x200000b4
    16e0:	00001332 	.word	0x00001332
    16e4:	200000be 	.word	0x200000be
    16e8:	20000358 	.word	0x20000358
    16ec:	0000370a 	.word	0x0000370a
    16f0:	200000aa 	.word	0x200000aa
    16f4:	00001d6f 	.word	0x00001d6f
    16f8:	200000ba 	.word	0x200000ba
    16fc:	00002665 	.word	0x00002665
    1700:	200000b8 	.word	0x200000b8
    1704:	2000033c 	.word	0x2000033c
    1708:	00003624 	.word	0x00003624

0000170c <Cell_Balance>:
 * 
 * 
DATE			: 2016/06/24
*****************************************************************************/
void Cell_Balance(void)
{
    170c:	b510      	push	{r4, lr}
    if((nADC_CELL_MAX > VCELL_BALANCE_Open) && (nADC_CELL_MAX-nADC_CELL_MIN > VCELL_BALANCE_START))
    170e:	4b30      	ldr	r3, [pc, #192]	; (17d0 <Cell_Balance+0xc4>)
    1710:	881b      	ldrh	r3, [r3, #0]
    1712:	4a30      	ldr	r2, [pc, #192]	; (17d4 <Cell_Balance+0xc8>)
    1714:	4293      	cmp	r3, r2
    1716:	d909      	bls.n	172c <Cell_Balance+0x20>
    1718:	4a2f      	ldr	r2, [pc, #188]	; (17d8 <Cell_Balance+0xcc>)
    171a:	8812      	ldrh	r2, [r2, #0]
    171c:	1a9a      	subs	r2, r3, r2
    171e:	2aa4      	cmp	r2, #164	; 0xa4
    1720:	dd04      	ble.n	172c <Cell_Balance+0x20>
    {
        afe_flags.val.afe_CellBalance = 1;  //开启均衡标志
    1722:	492e      	ldr	r1, [pc, #184]	; (17dc <Cell_Balance+0xd0>)
    1724:	7848      	ldrb	r0, [r1, #1]
    1726:	2240      	movs	r2, #64	; 0x40
    1728:	4302      	orrs	r2, r0
    172a:	704a      	strb	r2, [r1, #1]
    }
    //关闭均衡状态：最高电压小于关闭电压4.0V、压差小于结束压差、处于放电状态
    if((nADC_CELL_MAX < VCELL_BALANCE_Close) 
    172c:	4a2c      	ldr	r2, [pc, #176]	; (17e0 <Cell_Balance+0xd4>)
    172e:	4293      	cmp	r3, r2
    1730:	d908      	bls.n	1744 <Cell_Balance+0x38>
        || ((nADC_CELL_MAX-nADC_CELL_MIN) < VCELL_BALANCE_END)
    1732:	4a29      	ldr	r2, [pc, #164]	; (17d8 <Cell_Balance+0xcc>)
    1734:	8812      	ldrh	r2, [r2, #0]
    1736:	1a9b      	subs	r3, r3, r2
    1738:	2b51      	cmp	r3, #81	; 0x51
    173a:	dd03      	ble.n	1744 <Cell_Balance+0x38>
        ||(sys_states.val.sys_dch_state == 1) )
    173c:	4b29      	ldr	r3, [pc, #164]	; (17e4 <Cell_Balance+0xd8>)
    173e:	781b      	ldrb	r3, [r3, #0]
    1740:	071b      	lsls	r3, r3, #28
    1742:	d504      	bpl.n	174e <Cell_Balance+0x42>
    {
        afe_flags.val.afe_CellBalance = 0;  //关闭均衡标志
    1744:	4a25      	ldr	r2, [pc, #148]	; (17dc <Cell_Balance+0xd0>)
    1746:	7853      	ldrb	r3, [r2, #1]
    1748:	2140      	movs	r1, #64	; 0x40
    174a:	438b      	bics	r3, r1
    174c:	7053      	strb	r3, [r2, #1]
    }
    if(afe_flags.val.afe_CellBalance == 1)
    174e:	4b23      	ldr	r3, [pc, #140]	; (17dc <Cell_Balance+0xd0>)
    1750:	785b      	ldrb	r3, [r3, #1]
    1752:	065b      	lsls	r3, r3, #25
    1754:	d539      	bpl.n	17ca <Cell_Balance+0xbe>
    {
        Balanc_index ++;
    1756:	4a24      	ldr	r2, [pc, #144]	; (17e8 <Cell_Balance+0xdc>)
    1758:	7813      	ldrb	r3, [r2, #0]
    175a:	3301      	adds	r3, #1
    175c:	b2db      	uxtb	r3, r3
    175e:	7013      	strb	r3, [r2, #0]
        if(Balanc_index < 25) //关均衡。判断电压
    1760:	7813      	ldrb	r3, [r2, #0]
    1762:	b2db      	uxtb	r3, r3
    1764:	2b18      	cmp	r3, #24
    1766:	d809      	bhi.n	177c <Cell_Balance+0x70>
        {
            Cells_Bal_Close();
    1768:	4b20      	ldr	r3, [pc, #128]	; (17ec <Cell_Balance+0xe0>)
    176a:	4798      	blx	r3
            if(Balanc_index >20)
    176c:	4b1e      	ldr	r3, [pc, #120]	; (17e8 <Cell_Balance+0xdc>)
    176e:	781b      	ldrb	r3, [r3, #0]
    1770:	b2db      	uxtb	r3, r3
    1772:	2b14      	cmp	r3, #20
    1774:	d92b      	bls.n	17ce <Cell_Balance+0xc2>
            {
                Cells_Bal_Judge();// CELL BALANCE
    1776:	4b1e      	ldr	r3, [pc, #120]	; (17f0 <Cell_Balance+0xe4>)
    1778:	4798      	blx	r3
    177a:	e028      	b.n	17ce <Cell_Balance+0xc2>
            }
        }                
        else if ((Balanc_index < 75) )
    177c:	4b1a      	ldr	r3, [pc, #104]	; (17e8 <Cell_Balance+0xdc>)
    177e:	781b      	ldrb	r3, [r3, #0]
    1780:	b2db      	uxtb	r3, r3
    1782:	2b4a      	cmp	r3, #74	; 0x4a
    1784:	d808      	bhi.n	1798 <Cell_Balance+0x8c>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0x5555; //关闭偶数位
    1786:	4b1b      	ldr	r3, [pc, #108]	; (17f4 <Cell_Balance+0xe8>)
    1788:	881a      	ldrh	r2, [r3, #0]
    178a:	4b1b      	ldr	r3, [pc, #108]	; (17f8 <Cell_Balance+0xec>)
    178c:	4013      	ands	r3, r2
    178e:	4a1b      	ldr	r2, [pc, #108]	; (17fc <Cell_Balance+0xf0>)
    1790:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    1792:	4b1b      	ldr	r3, [pc, #108]	; (1800 <Cell_Balance+0xf4>)
    1794:	4798      	blx	r3
    1796:	e01a      	b.n	17ce <Cell_Balance+0xc2>
        }
        else if(Balanc_index > 80)
    1798:	4b13      	ldr	r3, [pc, #76]	; (17e8 <Cell_Balance+0xdc>)
    179a:	781b      	ldrb	r3, [r3, #0]
    179c:	b2db      	uxtb	r3, r3
    179e:	2b50      	cmp	r3, #80	; 0x50
    17a0:	d910      	bls.n	17c4 <Cell_Balance+0xb8>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0xAAAA; //关闭奇数位
    17a2:	4b14      	ldr	r3, [pc, #80]	; (17f4 <Cell_Balance+0xe8>)
    17a4:	881a      	ldrh	r2, [r3, #0]
    17a6:	4b17      	ldr	r3, [pc, #92]	; (1804 <Cell_Balance+0xf8>)
    17a8:	4013      	ands	r3, r2
    17aa:	4a14      	ldr	r2, [pc, #80]	; (17fc <Cell_Balance+0xf0>)
    17ac:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    17ae:	4b14      	ldr	r3, [pc, #80]	; (1800 <Cell_Balance+0xf4>)
    17b0:	4798      	blx	r3
            if(Balanc_index >130)
    17b2:	4b0d      	ldr	r3, [pc, #52]	; (17e8 <Cell_Balance+0xdc>)
    17b4:	781b      	ldrb	r3, [r3, #0]
    17b6:	b2db      	uxtb	r3, r3
    17b8:	2b82      	cmp	r3, #130	; 0x82
    17ba:	d908      	bls.n	17ce <Cell_Balance+0xc2>
            {
                Balanc_index = 0;
    17bc:	2200      	movs	r2, #0
    17be:	4b0a      	ldr	r3, [pc, #40]	; (17e8 <Cell_Balance+0xdc>)
    17c0:	701a      	strb	r2, [r3, #0]
    17c2:	e004      	b.n	17ce <Cell_Balance+0xc2>
            }
        }
        else
        {
            Cells_Bal_Close();
    17c4:	4b09      	ldr	r3, [pc, #36]	; (17ec <Cell_Balance+0xe0>)
    17c6:	4798      	blx	r3
    17c8:	e001      	b.n	17ce <Cell_Balance+0xc2>
        }
                
    }
    else
    {
        Cells_Bal_Close();
    17ca:	4b08      	ldr	r3, [pc, #32]	; (17ec <Cell_Balance+0xe0>)
    17cc:	4798      	blx	r3
    }
}
    17ce:	bd10      	pop	{r4, pc}
    17d0:	20000328 	.word	0x20000328
    17d4:	000031eb 	.word	0x000031eb
    17d8:	200002f8 	.word	0x200002f8
    17dc:	20000364 	.word	0x20000364
    17e0:	000030a2 	.word	0x000030a2
    17e4:	20000388 	.word	0x20000388
    17e8:	200000af 	.word	0x200000af
    17ec:	0000071d 	.word	0x0000071d
    17f0:	00000b85 	.word	0x00000b85
    17f4:	20000330 	.word	0x20000330
    17f8:	00005555 	.word	0x00005555
    17fc:	2000032c 	.word	0x2000032c
    1800:	00000c39 	.word	0x00000c39
    1804:	ffffaaaa 	.word	0xffffaaaa

00001808 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    1808:	4b12      	ldr	r3, [pc, #72]	; (1854 <PCB_Protect+0x4c>)
    180a:	881b      	ldrh	r3, [r3, #0]
    180c:	2b6e      	cmp	r3, #110	; 0x6e
    180e:	d911      	bls.n	1834 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    1810:	4b11      	ldr	r3, [pc, #68]	; (1858 <PCB_Protect+0x50>)
    1812:	781b      	ldrb	r3, [r3, #0]
    1814:	3301      	adds	r3, #1
    1816:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    1818:	2b08      	cmp	r3, #8
    181a:	d802      	bhi.n	1822 <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    181c:	4a0e      	ldr	r2, [pc, #56]	; (1858 <PCB_Protect+0x50>)
    181e:	7013      	strb	r3, [r2, #0]
    1820:	e017      	b.n	1852 <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    1822:	2209      	movs	r2, #9
    1824:	4b0c      	ldr	r3, [pc, #48]	; (1858 <PCB_Protect+0x50>)
    1826:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    1828:	4a0c      	ldr	r2, [pc, #48]	; (185c <PCB_Protect+0x54>)
    182a:	7851      	ldrb	r1, [r2, #1]
    182c:	2320      	movs	r3, #32
    182e:	430b      	orrs	r3, r1
    1830:	7053      	strb	r3, [r2, #1]
    1832:	e00e      	b.n	1852 <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    1834:	2b54      	cmp	r3, #84	; 0x54
    1836:	d80c      	bhi.n	1852 <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    1838:	4b07      	ldr	r3, [pc, #28]	; (1858 <PCB_Protect+0x50>)
    183a:	781b      	ldrb	r3, [r3, #0]
    183c:	2b00      	cmp	r3, #0
    183e:	d003      	beq.n	1848 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    1840:	3b01      	subs	r3, #1
    1842:	4a05      	ldr	r2, [pc, #20]	; (1858 <PCB_Protect+0x50>)
    1844:	7013      	strb	r3, [r2, #0]
    1846:	e004      	b.n	1852 <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    1848:	4a04      	ldr	r2, [pc, #16]	; (185c <PCB_Protect+0x54>)
    184a:	7853      	ldrb	r3, [r2, #1]
    184c:	2120      	movs	r1, #32
    184e:	438b      	bics	r3, r1
    1850:	7053      	strb	r3, [r2, #1]
			}
		}
	}
    1852:	4770      	bx	lr
    1854:	20000368 	.word	0x20000368
    1858:	200000b6 	.word	0x200000b6
    185c:	20000388 	.word	0x20000388

00001860 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    1860:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    1862:	4b05      	ldr	r3, [pc, #20]	; (1878 <AFE_Control+0x18>)
    1864:	4798      	blx	r3
	SoftwareProtection();//软件保护
    1866:	4b05      	ldr	r3, [pc, #20]	; (187c <AFE_Control+0x1c>)
    1868:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    186a:	4b05      	ldr	r3, [pc, #20]	; (1880 <AFE_Control+0x20>)
    186c:	4798      	blx	r3

	Cell_Balance(); //均衡
    186e:	4b05      	ldr	r3, [pc, #20]	; (1884 <AFE_Control+0x24>)
    1870:	4798      	blx	r3
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    1872:	4b05      	ldr	r3, [pc, #20]	; (1888 <AFE_Control+0x28>)
    1874:	4798      	blx	r3
}
    1876:	bd10      	pop	{r4, pc}
    1878:	00001319 	.word	0x00001319
    187c:	000013c9 	.word	0x000013c9
    1880:	000015d9 	.word	0x000015d9
    1884:	0000170d 	.word	0x0000170d
    1888:	00001809 	.word	0x00001809

0000188c <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    188c:	b510      	push	{r4, lr}
    188e:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    1890:	0001      	movs	r1, r0
    1892:	4802      	ldr	r0, [pc, #8]	; (189c <SPI_Write_Buff+0x10>)
    1894:	4b02      	ldr	r3, [pc, #8]	; (18a0 <SPI_Write_Buff+0x14>)
    1896:	4798      	blx	r3
}
    1898:	bd10      	pop	{r4, pc}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	2000019c 	.word	0x2000019c
    18a0:	00002c1d 	.word	0x00002c1d

000018a4 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    18a4:	b510      	push	{r4, lr}
    18a6:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    18a8:	2300      	movs	r3, #0
    18aa:	0001      	movs	r1, r0
    18ac:	4801      	ldr	r0, [pc, #4]	; (18b4 <SPI_Read_Buff+0x10>)
    18ae:	4c02      	ldr	r4, [pc, #8]	; (18b8 <SPI_Read_Buff+0x14>)
    18b0:	47a0      	blx	r4
}
    18b2:	bd10      	pop	{r4, pc}
    18b4:	2000019c 	.word	0x2000019c
    18b8:	00002a31 	.word	0x00002a31

000018bc <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    18bc:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    18be:	2201      	movs	r2, #1
    18c0:	4902      	ldr	r1, [pc, #8]	; (18cc <SPI_Slave_Low+0x10>)
    18c2:	4803      	ldr	r0, [pc, #12]	; (18d0 <SPI_Slave_Low+0x14>)
    18c4:	4b03      	ldr	r3, [pc, #12]	; (18d4 <SPI_Slave_Low+0x18>)
    18c6:	4798      	blx	r3
}
    18c8:	bd10      	pop	{r4, pc}
    18ca:	46c0      	nop			; (mov r8, r8)
    18cc:	200001a8 	.word	0x200001a8
    18d0:	2000019c 	.word	0x2000019c
    18d4:	00002b29 	.word	0x00002b29

000018d8 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    18d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    18da:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    18dc:	4c34      	ldr	r4, [pc, #208]	; (19b0 <Configure_Spi_Master+0xd8>)
    18de:	2311      	movs	r3, #17
    18e0:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    18e2:	2300      	movs	r3, #0
    18e4:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    18e6:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    18e8:	2201      	movs	r2, #1
    18ea:	4669      	mov	r1, sp
    18ec:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    18ee:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    18f0:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    18f2:	2011      	movs	r0, #17
    18f4:	4b2f      	ldr	r3, [pc, #188]	; (19b4 <Configure_Spi_Master+0xdc>)
    18f6:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    18f8:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    18fa:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    18fc:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    18fe:	2a00      	cmp	r2, #0
    1900:	d105      	bne.n	190e <Configure_Spi_Master+0x36>
		return &(ports[port_index]->Group[group_index]);
    1902:	0959      	lsrs	r1, r3, #5
    1904:	01c9      	lsls	r1, r1, #7
    1906:	2282      	movs	r2, #130	; 0x82
    1908:	05d2      	lsls	r2, r2, #23
    190a:	4694      	mov	ip, r2
    190c:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    190e:	221f      	movs	r2, #31
    1910:	4013      	ands	r3, r2
    1912:	3a1e      	subs	r2, #30
    1914:	0010      	movs	r0, r2
    1916:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1918:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    191a:	ac02      	add	r4, sp, #8
    191c:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    191e:	2300      	movs	r3, #0
    1920:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1922:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    1924:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    1926:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    1928:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    192a:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    192c:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    192e:	3223      	adds	r2, #35	; 0x23
    1930:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    1932:	3a18      	subs	r2, #24
    1934:	2100      	movs	r1, #0
    1936:	a808      	add	r0, sp, #32
    1938:	4b1f      	ldr	r3, [pc, #124]	; (19b8 <Configure_Spi_Master+0xe0>)
    193a:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    193c:	4b1f      	ldr	r3, [pc, #124]	; (19bc <Configure_Spi_Master+0xe4>)
    193e:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    1940:	2380      	movs	r3, #128	; 0x80
    1942:	025b      	lsls	r3, r3, #9
    1944:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    1946:	4b1e      	ldr	r3, [pc, #120]	; (19c0 <Configure_Spi_Master+0xe8>)
    1948:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    194a:	2301      	movs	r3, #1
    194c:	425b      	negs	r3, r3
    194e:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    1950:	4b1c      	ldr	r3, [pc, #112]	; (19c4 <Configure_Spi_Master+0xec>)
    1952:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    1954:	4b1c      	ldr	r3, [pc, #112]	; (19c8 <Configure_Spi_Master+0xf0>)
    1956:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    1958:	4d1c      	ldr	r5, [pc, #112]	; (19cc <Configure_Spi_Master+0xf4>)
    195a:	0022      	movs	r2, r4
    195c:	491c      	ldr	r1, [pc, #112]	; (19d0 <Configure_Spi_Master+0xf8>)
    195e:	0028      	movs	r0, r5
    1960:	4b1c      	ldr	r3, [pc, #112]	; (19d4 <Configure_Spi_Master+0xfc>)
    1962:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1964:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    1966:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    1968:	2b00      	cmp	r3, #0
    196a:	d1fc      	bne.n	1966 <Configure_Spi_Master+0x8e>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    196c:	6811      	ldr	r1, [r2, #0]
    196e:	3302      	adds	r3, #2
    1970:	430b      	orrs	r3, r1
    1972:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    1974:	4b18      	ldr	r3, [pc, #96]	; (19d8 <Configure_Spi_Master+0x100>)
    1976:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1978:	ac01      	add	r4, sp, #4
    197a:	2300      	movs	r3, #0
    197c:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    197e:	70a3      	strb	r3, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    1980:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    1982:	0021      	movs	r1, r4
    1984:	2030      	movs	r0, #48	; 0x30
    1986:	4d0b      	ldr	r5, [pc, #44]	; (19b4 <Configure_Spi_Master+0xdc>)
    1988:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    198a:	2701      	movs	r7, #1
    198c:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    198e:	0021      	movs	r1, r4
    1990:	2007      	movs	r0, #7
    1992:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1994:	2682      	movs	r6, #130	; 0x82
    1996:	05f6      	lsls	r6, r6, #23
    1998:	2380      	movs	r3, #128	; 0x80
    199a:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    199c:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    199e:	0021      	movs	r1, r4
    19a0:	200a      	movs	r0, #10
    19a2:	47a8      	blx	r5
    19a4:	2380      	movs	r3, #128	; 0x80
    19a6:	00db      	lsls	r3, r3, #3
    19a8:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
}
    19aa:	b011      	add	sp, #68	; 0x44
    19ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19ae:	46c0      	nop			; (mov r8, r8)
    19b0:	200001a8 	.word	0x200001a8
    19b4:	00002215 	.word	0x00002215
    19b8:	00003dab 	.word	0x00003dab
    19bc:	000186a0 	.word	0x000186a0
    19c0:	00100002 	.word	0x00100002
    19c4:	00120002 	.word	0x00120002
    19c8:	00130002 	.word	0x00130002
    19cc:	2000019c 	.word	0x2000019c
    19d0:	42000800 	.word	0x42000800
    19d4:	00002709 	.word	0x00002709
    19d8:	000018bd 	.word	0x000018bd

000019dc <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    19dc:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    19de:	2200      	movs	r2, #0
    19e0:	4902      	ldr	r1, [pc, #8]	; (19ec <SPI_Slave_High+0x10>)
    19e2:	4803      	ldr	r0, [pc, #12]	; (19f0 <SPI_Slave_High+0x14>)
    19e4:	4b03      	ldr	r3, [pc, #12]	; (19f4 <SPI_Slave_High+0x18>)
    19e6:	4798      	blx	r3
}
    19e8:	bd10      	pop	{r4, pc}
    19ea:	46c0      	nop			; (mov r8, r8)
    19ec:	200001a8 	.word	0x200001a8
    19f0:	2000019c 	.word	0x2000019c
    19f4:	00002b29 	.word	0x00002b29

000019f8 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    19f8:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    19fa:	466b      	mov	r3, sp
    19fc:	2200      	movs	r2, #0
    19fe:	71da      	strb	r2, [r3, #7]
    1a00:	3307      	adds	r3, #7
    1a02:	781b      	ldrb	r3, [r3, #0]
    1a04:	b2db      	uxtb	r3, r3
    1a06:	2b07      	cmp	r3, #7
    1a08:	d809      	bhi.n	1a1e <vSPI_Wait+0x26>
    1a0a:	466b      	mov	r3, sp
    1a0c:	1dda      	adds	r2, r3, #7
    1a0e:	7813      	ldrb	r3, [r2, #0]
    1a10:	3301      	adds	r3, #1
    1a12:	b2db      	uxtb	r3, r3
    1a14:	7013      	strb	r3, [r2, #0]
    1a16:	7813      	ldrb	r3, [r2, #0]
    1a18:	b2db      	uxtb	r3, r3
    1a1a:	2b07      	cmp	r3, #7
    1a1c:	d9f7      	bls.n	1a0e <vSPI_Wait+0x16>
}
    1a1e:	b002      	add	sp, #8
    1a20:	4770      	bx	lr
    1a22:	46c0      	nop			; (mov r8, r8)

00001a24 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    1a24:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    1a26:	2800      	cmp	r0, #0
    1a28:	d00d      	beq.n	1a46 <ucCRC_Calc+0x22>
    1a2a:	000b      	movs	r3, r1
    1a2c:	3801      	subs	r0, #1
    1a2e:	b2c0      	uxtb	r0, r0
    1a30:	3001      	adds	r0, #1
    1a32:	1809      	adds	r1, r1, r0
    1a34:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    1a36:	4c05      	ldr	r4, [pc, #20]	; (1a4c <ucCRC_Calc+0x28>)
    1a38:	781a      	ldrb	r2, [r3, #0]
    1a3a:	4050      	eors	r0, r2
    1a3c:	5c20      	ldrb	r0, [r4, r0]
    1a3e:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    1a40:	428b      	cmp	r3, r1
    1a42:	d1f9      	bne.n	1a38 <ucCRC_Calc+0x14>
    1a44:	e000      	b.n	1a48 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    1a46:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    1a48:	bd10      	pop	{r4, pc}
    1a4a:	46c0      	nop			; (mov r8, r8)
    1a4c:	000046fc 	.word	0x000046fc

00001a50 <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    1a50:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a52:	465f      	mov	r7, fp
    1a54:	4656      	mov	r6, sl
    1a56:	464d      	mov	r5, r9
    1a58:	4644      	mov	r4, r8
    1a5a:	b4f0      	push	{r4, r5, r6, r7}
    1a5c:	b083      	sub	sp, #12
    1a5e:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    1a60:	0040      	lsls	r0, r0, #1
    1a62:	271e      	movs	r7, #30
    1a64:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    1a66:	004b      	lsls	r3, r1, #1
    1a68:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    1a6a:	0a13      	lsrs	r3, r2, #8
    1a6c:	469b      	mov	fp, r3
    1a6e:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    1a70:	4b25      	ldr	r3, [pc, #148]	; (1b08 <ucSPI_Write+0xb8>)
    1a72:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    1a74:	4d25      	ldr	r5, [pc, #148]	; (1b0c <ucSPI_Write+0xbc>)
    1a76:	3f3e      	subs	r7, #62	; 0x3e
    1a78:	4307      	orrs	r7, r0
    1a7a:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    1a7c:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    1a7e:	466b      	mov	r3, sp
    1a80:	791b      	ldrb	r3, [r3, #4]
    1a82:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    1a84:	4643      	mov	r3, r8
    1a86:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    1a88:	465b      	mov	r3, fp
    1a8a:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    1a8c:	464b      	mov	r3, r9
    1a8e:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    1a90:	0029      	movs	r1, r5
    1a92:	2004      	movs	r0, #4
    1a94:	4b1e      	ldr	r3, [pc, #120]	; (1b10 <ucSPI_Write+0xc0>)
    1a96:	4798      	blx	r3
    1a98:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    1a9a:	2105      	movs	r1, #5
    1a9c:	0028      	movs	r0, r5
    1a9e:	4b1d      	ldr	r3, [pc, #116]	; (1b14 <ucSPI_Write+0xc4>)
    1aa0:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1aa2:	4b1d      	ldr	r3, [pc, #116]	; (1b18 <ucSPI_Write+0xc8>)
    1aa4:	6a1c      	ldr	r4, [r3, #32]
    1aa6:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1aa8:	03e4      	lsls	r4, r4, #15
    1aaa:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    1aac:	03db      	lsls	r3, r3, #15
    1aae:	d40e      	bmi.n	1ace <ucSPI_Write+0x7e>
    1ab0:	4b1a      	ldr	r3, [pc, #104]	; (1b1c <ucSPI_Write+0xcc>)
    1ab2:	4a19      	ldr	r2, [pc, #100]	; (1b18 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1ab4:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    1ab6:	2180      	movs	r1, #128	; 0x80
    1ab8:	0249      	lsls	r1, r1, #9
    1aba:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1abc:	0c24      	lsrs	r4, r4, #16
    1abe:	4004      	ands	r4, r0
    1ac0:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    1ac2:	420f      	tst	r7, r1
    1ac4:	d103      	bne.n	1ace <ucSPI_Write+0x7e>
    1ac6:	3b01      	subs	r3, #1
    1ac8:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    1aca:	2b00      	cmp	r3, #0
    1acc:	d1f5      	bne.n	1aba <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    1ace:	2064      	movs	r0, #100	; 0x64
    1ad0:	4b13      	ldr	r3, [pc, #76]	; (1b20 <ucSPI_Write+0xd0>)
    1ad2:	4798      	blx	r3
		if(SDI_VAL ==1)
    1ad4:	2c01      	cmp	r4, #1
    1ad6:	d103      	bne.n	1ae0 <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    1ad8:	4b12      	ldr	r3, [pc, #72]	; (1b24 <ucSPI_Write+0xd4>)
    1ada:	4798      	blx	r3
			return 0;
    1adc:	2000      	movs	r0, #0
    1ade:	e00b      	b.n	1af8 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    1ae0:	2064      	movs	r0, #100	; 0x64
    1ae2:	4b0f      	ldr	r3, [pc, #60]	; (1b20 <ucSPI_Write+0xd0>)
    1ae4:	4798      	blx	r3
		
		SPI_Slave_Low();
    1ae6:	4b0f      	ldr	r3, [pc, #60]	; (1b24 <ucSPI_Write+0xd4>)
    1ae8:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    1aea:	4b0f      	ldr	r3, [pc, #60]	; (1b28 <ucSPI_Write+0xd8>)
    1aec:	4798      	blx	r3
    1aee:	3e01      	subs	r6, #1
    1af0:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    1af2:	2e00      	cmp	r6, #0
    1af4:	d1c2      	bne.n	1a7c <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    1af6:	2001      	movs	r0, #1
}
    1af8:	b003      	add	sp, #12
    1afa:	bc3c      	pop	{r2, r3, r4, r5}
    1afc:	4690      	mov	r8, r2
    1afe:	4699      	mov	r9, r3
    1b00:	46a2      	mov	sl, r4
    1b02:	46ab      	mov	fp, r5
    1b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b06:	46c0      	nop			; (mov r8, r8)
    1b08:	000019dd 	.word	0x000019dd
    1b0c:	200000c4 	.word	0x200000c4
    1b10:	00001a25 	.word	0x00001a25
    1b14:	0000188d 	.word	0x0000188d
    1b18:	41000080 	.word	0x41000080
    1b1c:	0000270f 	.word	0x0000270f
    1b20:	00001d9d 	.word	0x00001d9d
    1b24:	000018bd 	.word	0x000018bd
    1b28:	000019f9 	.word	0x000019f9

00001b2c <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    1b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b2e:	4657      	mov	r7, sl
    1b30:	464e      	mov	r6, r9
    1b32:	4645      	mov	r5, r8
    1b34:	b4e0      	push	{r5, r6, r7}
    1b36:	b082      	sub	sp, #8
    1b38:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    1b3a:	0040      	lsls	r0, r0, #1
    1b3c:	271e      	movs	r7, #30
    1b3e:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    1b40:	004b      	lsls	r3, r1, #1
    1b42:	4698      	mov	r8, r3
    1b44:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    1b46:	4b2c      	ldr	r3, [pc, #176]	; (1bf8 <ucSPI_Read+0xcc>)
    1b48:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    1b4a:	4c2c      	ldr	r4, [pc, #176]	; (1bfc <ucSPI_Read+0xd0>)
    1b4c:	3f3d      	subs	r7, #61	; 0x3d
    1b4e:	4307      	orrs	r7, r0
    1b50:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    1b52:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    1b54:	464b      	mov	r3, r9
    1b56:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    1b58:	4643      	mov	r3, r8
    1b5a:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    1b5c:	0021      	movs	r1, r4
    1b5e:	2002      	movs	r0, #2
    1b60:	4b27      	ldr	r3, [pc, #156]	; (1c00 <ucSPI_Read+0xd4>)
    1b62:	4798      	blx	r3
    1b64:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    1b66:	2103      	movs	r1, #3
    1b68:	0020      	movs	r0, r4
    1b6a:	4b26      	ldr	r3, [pc, #152]	; (1c04 <ucSPI_Read+0xd8>)
    1b6c:	4798      	blx	r3
    1b6e:	4b26      	ldr	r3, [pc, #152]	; (1c08 <ucSPI_Read+0xdc>)
    1b70:	6a1a      	ldr	r2, [r3, #32]
    1b72:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1b74:	03d2      	lsls	r2, r2, #15
    1b76:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    1b78:	03db      	lsls	r3, r3, #15
    1b7a:	d40f      	bmi.n	1b9c <ucSPI_Read+0x70>
    1b7c:	4b23      	ldr	r3, [pc, #140]	; (1c0c <ucSPI_Read+0xe0>)
    1b7e:	4922      	ldr	r1, [pc, #136]	; (1c08 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1b80:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    1b82:	2080      	movs	r0, #128	; 0x80
    1b84:	0240      	lsls	r0, r0, #9
    1b86:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1b88:	0c12      	lsrs	r2, r2, #16
    1b8a:	403a      	ands	r2, r7
    1b8c:	0015      	movs	r5, r2
    1b8e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    1b90:	4202      	tst	r2, r0
    1b92:	d103      	bne.n	1b9c <ucSPI_Read+0x70>
    1b94:	3b01      	subs	r3, #1
    1b96:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    1b98:	2b00      	cmp	r3, #0
    1b9a:	d1f4      	bne.n	1b86 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    1b9c:	2064      	movs	r0, #100	; 0x64
    1b9e:	4b1c      	ldr	r3, [pc, #112]	; (1c10 <ucSPI_Read+0xe4>)
    1ba0:	4798      	blx	r3
		if(SDI_VAL ==1)
    1ba2:	2d01      	cmp	r5, #1
    1ba4:	d118      	bne.n	1bd8 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    1ba6:	4c1b      	ldr	r4, [pc, #108]	; (1c14 <ucSPI_Read+0xe8>)
    1ba8:	2103      	movs	r1, #3
    1baa:	0020      	movs	r0, r4
    1bac:	4b1a      	ldr	r3, [pc, #104]	; (1c18 <ucSPI_Read+0xec>)
    1bae:	4798      	blx	r3

			SPI_Slave_Low();
    1bb0:	4b1a      	ldr	r3, [pc, #104]	; (1c1c <ucSPI_Read+0xf0>)
    1bb2:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    1bb4:	0021      	movs	r1, r4
    1bb6:	2002      	movs	r0, #2
    1bb8:	4b11      	ldr	r3, [pc, #68]	; (1c00 <ucSPI_Read+0xd4>)
    1bba:	4798      	blx	r3
    1bbc:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    1bbe:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    1bc0:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    1bc2:	429a      	cmp	r2, r3
    1bc4:	d111      	bne.n	1bea <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    1bc6:	4a13      	ldr	r2, [pc, #76]	; (1c14 <ucSPI_Read+0xe8>)
    1bc8:	7813      	ldrb	r3, [r2, #0]
    1bca:	021b      	lsls	r3, r3, #8
    1bcc:	7852      	ldrb	r2, [r2, #1]
    1bce:	18d3      	adds	r3, r2, r3
    1bd0:	9a01      	ldr	r2, [sp, #4]
    1bd2:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    1bd4:	2000      	movs	r0, #0
    1bd6:	e008      	b.n	1bea <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    1bd8:	4b10      	ldr	r3, [pc, #64]	; (1c1c <ucSPI_Read+0xf0>)
    1bda:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    1bdc:	4b10      	ldr	r3, [pc, #64]	; (1c20 <ucSPI_Read+0xf4>)
    1bde:	4798      	blx	r3
    1be0:	3e01      	subs	r6, #1
    1be2:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    1be4:	2e00      	cmp	r6, #0
    1be6:	d1b4      	bne.n	1b52 <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    1be8:	2001      	movs	r0, #1
}
    1bea:	b002      	add	sp, #8
    1bec:	bc1c      	pop	{r2, r3, r4}
    1bee:	4690      	mov	r8, r2
    1bf0:	4699      	mov	r9, r3
    1bf2:	46a2      	mov	sl, r4
    1bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bf6:	46c0      	nop			; (mov r8, r8)
    1bf8:	000019dd 	.word	0x000019dd
    1bfc:	200000c4 	.word	0x200000c4
    1c00:	00001a25 	.word	0x00001a25
    1c04:	0000188d 	.word	0x0000188d
    1c08:	41000080 	.word	0x41000080
    1c0c:	0000270f 	.word	0x0000270f
    1c10:	00001d9d 	.word	0x00001d9d
    1c14:	200000cc 	.word	0x200000cc
    1c18:	000018a5 	.word	0x000018a5
    1c1c:	000018bd 	.word	0x000018bd
    1c20:	000019f9 	.word	0x000019f9

00001c24 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    1c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c26:	465f      	mov	r7, fp
    1c28:	4656      	mov	r6, sl
    1c2a:	464d      	mov	r5, r9
    1c2c:	4644      	mov	r4, r8
    1c2e:	b4f0      	push	{r4, r5, r6, r7}
    1c30:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    1c32:	0040      	lsls	r0, r0, #1
    1c34:	261e      	movs	r6, #30
    1c36:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    1c38:	004b      	lsls	r3, r1, #1
    1c3a:	469b      	mov	fp, r3
    1c3c:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    1c3e:	4b36      	ldr	r3, [pc, #216]	; (1d18 <ucSPI_Continue_Read+0xf4>)
    1c40:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    1c42:	4c36      	ldr	r4, [pc, #216]	; (1d1c <ucSPI_Continue_Read+0xf8>)
    1c44:	3e3d      	subs	r6, #61	; 0x3d
    1c46:	4306      	orrs	r6, r0
    1c48:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    1c4a:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    1c4c:	4653      	mov	r3, sl
    1c4e:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    1c50:	2301      	movs	r3, #1
    1c52:	465a      	mov	r2, fp
    1c54:	4313      	orrs	r3, r2
    1c56:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    1c58:	237f      	movs	r3, #127	; 0x7f
    1c5a:	464a      	mov	r2, r9
    1c5c:	4013      	ands	r3, r2
    1c5e:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    1c60:	0021      	movs	r1, r4
    1c62:	2003      	movs	r0, #3
    1c64:	4b2e      	ldr	r3, [pc, #184]	; (1d20 <ucSPI_Continue_Read+0xfc>)
    1c66:	4798      	blx	r3
    1c68:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    1c6a:	2104      	movs	r1, #4
    1c6c:	0020      	movs	r0, r4
    1c6e:	4b2d      	ldr	r3, [pc, #180]	; (1d24 <ucSPI_Continue_Read+0x100>)
    1c70:	4798      	blx	r3
    1c72:	4b2d      	ldr	r3, [pc, #180]	; (1d28 <ucSPI_Continue_Read+0x104>)
    1c74:	6a1a      	ldr	r2, [r3, #32]
    1c76:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1c78:	03d2      	lsls	r2, r2, #15
    1c7a:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    1c7c:	03db      	lsls	r3, r3, #15
    1c7e:	d40f      	bmi.n	1ca0 <ucSPI_Continue_Read+0x7c>
    1c80:	4b2a      	ldr	r3, [pc, #168]	; (1d2c <ucSPI_Continue_Read+0x108>)
    1c82:	4929      	ldr	r1, [pc, #164]	; (1d28 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1c84:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    1c86:	2080      	movs	r0, #128	; 0x80
    1c88:	0240      	lsls	r0, r0, #9
    1c8a:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    1c8c:	0c12      	lsrs	r2, r2, #16
    1c8e:	403a      	ands	r2, r7
    1c90:	0016      	movs	r6, r2
    1c92:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    1c94:	4202      	tst	r2, r0
    1c96:	d103      	bne.n	1ca0 <ucSPI_Continue_Read+0x7c>
    1c98:	3b01      	subs	r3, #1
    1c9a:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    1c9c:	2b00      	cmp	r3, #0
    1c9e:	d1f4      	bne.n	1c8a <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    1ca0:	2064      	movs	r0, #100	; 0x64
    1ca2:	4b23      	ldr	r3, [pc, #140]	; (1d30 <ucSPI_Continue_Read+0x10c>)
    1ca4:	4798      	blx	r3
		if(SDI_VAL ==1)
    1ca6:	2e01      	cmp	r6, #1
    1ca8:	d129      	bne.n	1cfe <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_RecvData,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    1caa:	21ad      	movs	r1, #173	; 0xad
    1cac:	4821      	ldr	r0, [pc, #132]	; (1d34 <ucSPI_Continue_Read+0x110>)
    1cae:	4b22      	ldr	r3, [pc, #136]	; (1d38 <ucSPI_Continue_Read+0x114>)
    1cb0:	4798      	blx	r3
			
			SPI_Slave_Low();
    1cb2:	4b22      	ldr	r3, [pc, #136]	; (1d3c <ucSPI_Continue_Read+0x118>)
    1cb4:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    1cb6:	4b22      	ldr	r3, [pc, #136]	; (1d40 <ucSPI_Continue_Read+0x11c>)
    1cb8:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    1cba:	4b22      	ldr	r3, [pc, #136]	; (1d44 <ucSPI_Continue_Read+0x120>)
    1cbc:	795b      	ldrb	r3, [r3, #5]
    1cbe:	2b3b      	cmp	r3, #59	; 0x3b
    1cc0:	d109      	bne.n	1cd6 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    1cc2:	2200      	movs	r2, #0
    1cc4:	4b20      	ldr	r3, [pc, #128]	; (1d48 <ucSPI_Continue_Read+0x124>)
    1cc6:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    1cc8:	4a20      	ldr	r2, [pc, #128]	; (1d4c <ucSPI_Continue_Read+0x128>)
    1cca:	7811      	ldrb	r1, [r2, #0]
    1ccc:	2301      	movs	r3, #1
    1cce:	430b      	orrs	r3, r1
    1cd0:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    1cd2:	2000      	movs	r0, #0
    1cd4:	e01a      	b.n	1d0c <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    1cd6:	4b1c      	ldr	r3, [pc, #112]	; (1d48 <ucSPI_Continue_Read+0x124>)
    1cd8:	781b      	ldrb	r3, [r3, #0]
    1cda:	3301      	adds	r3, #1
    1cdc:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    1cde:	2b08      	cmp	r3, #8
    1ce0:	d003      	beq.n	1cea <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    1ce2:	4a19      	ldr	r2, [pc, #100]	; (1d48 <ucSPI_Continue_Read+0x124>)
    1ce4:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    1ce6:	2000      	movs	r0, #0
    1ce8:	e010      	b.n	1d0c <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    1cea:	2200      	movs	r2, #0
    1cec:	4b16      	ldr	r3, [pc, #88]	; (1d48 <ucSPI_Continue_Read+0x124>)
    1cee:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    1cf0:	4a16      	ldr	r2, [pc, #88]	; (1d4c <ucSPI_Continue_Read+0x128>)
    1cf2:	7813      	ldrb	r3, [r2, #0]
    1cf4:	2101      	movs	r1, #1
    1cf6:	438b      	bics	r3, r1
    1cf8:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    1cfa:	2000      	movs	r0, #0
    1cfc:	e006      	b.n	1d0c <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    1cfe:	4b0f      	ldr	r3, [pc, #60]	; (1d3c <ucSPI_Continue_Read+0x118>)
    1d00:	4798      	blx	r3
    1d02:	3d01      	subs	r5, #1
    1d04:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    1d06:	2d00      	cmp	r5, #0
    1d08:	d19f      	bne.n	1c4a <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    1d0a:	2001      	movs	r0, #1
    1d0c:	bc3c      	pop	{r2, r3, r4, r5}
    1d0e:	4690      	mov	r8, r2
    1d10:	4699      	mov	r9, r3
    1d12:	46a2      	mov	sl, r4
    1d14:	46ab      	mov	fp, r5
    1d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d18:	000019dd 	.word	0x000019dd
    1d1c:	200000c4 	.word	0x200000c4
    1d20:	00001a25 	.word	0x00001a25
    1d24:	0000188d 	.word	0x0000188d
    1d28:	41000080 	.word	0x41000080
    1d2c:	0000270f 	.word	0x0000270f
    1d30:	00001d9d 	.word	0x00001d9d
    1d34:	200000cc 	.word	0x200000cc
    1d38:	000018a5 	.word	0x000018a5
    1d3c:	000018bd 	.word	0x000018bd
    1d40:	000019f9 	.word	0x000019f9
    1d44:	20000248 	.word	0x20000248
    1d48:	200000c9 	.word	0x200000c9
    1d4c:	2000033c 	.word	0x2000033c

00001d50 <Wdt_Clear>:
  * @param  None
  * @retval None
  */

void Wdt_Clear(void)
{
    1d50:	b510      	push	{r4, lr}
	wdt_reset_count();
    1d52:	4b01      	ldr	r3, [pc, #4]	; (1d58 <Wdt_Clear+0x8>)
    1d54:	4798      	blx	r3
}
    1d56:	bd10      	pop	{r4, pc}
    1d58:	000033dd 	.word	0x000033dd

00001d5c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1d5c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1d5e:	2000      	movs	r0, #0
    1d60:	4b08      	ldr	r3, [pc, #32]	; (1d84 <delay_init+0x28>)
    1d62:	4798      	blx	r3
    1d64:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1d66:	4c08      	ldr	r4, [pc, #32]	; (1d88 <delay_init+0x2c>)
    1d68:	21fa      	movs	r1, #250	; 0xfa
    1d6a:	0089      	lsls	r1, r1, #2
    1d6c:	47a0      	blx	r4
    1d6e:	4b07      	ldr	r3, [pc, #28]	; (1d8c <delay_init+0x30>)
    1d70:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1d72:	4907      	ldr	r1, [pc, #28]	; (1d90 <delay_init+0x34>)
    1d74:	0028      	movs	r0, r5
    1d76:	47a0      	blx	r4
    1d78:	4b06      	ldr	r3, [pc, #24]	; (1d94 <delay_init+0x38>)
    1d7a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1d7c:	2205      	movs	r2, #5
    1d7e:	4b06      	ldr	r3, [pc, #24]	; (1d98 <delay_init+0x3c>)
    1d80:	601a      	str	r2, [r3, #0]
}
    1d82:	bd70      	pop	{r4, r5, r6, pc}
    1d84:	00003841 	.word	0x00003841
    1d88:	00003bdd 	.word	0x00003bdd
    1d8c:	20000004 	.word	0x20000004
    1d90:	000f4240 	.word	0x000f4240
    1d94:	20000000 	.word	0x20000000
    1d98:	e000e010 	.word	0xe000e010

00001d9c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    1d9c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    1d9e:	4b08      	ldr	r3, [pc, #32]	; (1dc0 <delay_cycles_us+0x24>)
    1da0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1da2:	4a08      	ldr	r2, [pc, #32]	; (1dc4 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    1da4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1da6:	2180      	movs	r1, #128	; 0x80
    1da8:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    1daa:	e006      	b.n	1dba <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1dac:	2c00      	cmp	r4, #0
    1dae:	d004      	beq.n	1dba <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    1db0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1db2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1db4:	6813      	ldr	r3, [r2, #0]
    1db6:	420b      	tst	r3, r1
    1db8:	d0fc      	beq.n	1db4 <delay_cycles_us+0x18>
    1dba:	3801      	subs	r0, #1
    1dbc:	d2f6      	bcs.n	1dac <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    1dbe:	bd30      	pop	{r4, r5, pc}
    1dc0:	20000000 	.word	0x20000000
    1dc4:	e000e010 	.word	0xe000e010

00001dc8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1dc8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1dca:	4b08      	ldr	r3, [pc, #32]	; (1dec <delay_cycles_ms+0x24>)
    1dcc:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1dce:	4a08      	ldr	r2, [pc, #32]	; (1df0 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1dd0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1dd2:	2180      	movs	r1, #128	; 0x80
    1dd4:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    1dd6:	e006      	b.n	1de6 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1dd8:	2c00      	cmp	r4, #0
    1dda:	d004      	beq.n	1de6 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    1ddc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1dde:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1de0:	6813      	ldr	r3, [r2, #0]
    1de2:	420b      	tst	r3, r1
    1de4:	d0fc      	beq.n	1de0 <delay_cycles_ms+0x18>
    1de6:	3801      	subs	r0, #1
    1de8:	d2f6      	bcs.n	1dd8 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    1dea:	bd30      	pop	{r4, r5, pc}
    1dec:	20000004 	.word	0x20000004
    1df0:	e000e010 	.word	0xe000e010

00001df4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1df4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1df6:	2200      	movs	r2, #0
    1df8:	4b15      	ldr	r3, [pc, #84]	; (1e50 <EIC_Handler+0x5c>)
    1dfa:	701a      	strb	r2, [r3, #0]
    1dfc:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1dfe:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1e00:	4e14      	ldr	r6, [pc, #80]	; (1e54 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1e02:	4c13      	ldr	r4, [pc, #76]	; (1e50 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1e04:	2b1f      	cmp	r3, #31
    1e06:	d919      	bls.n	1e3c <EIC_Handler+0x48>
    1e08:	e00f      	b.n	1e2a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    1e0a:	2100      	movs	r1, #0
    1e0c:	e000      	b.n	1e10 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    1e0e:	4912      	ldr	r1, [pc, #72]	; (1e58 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    1e10:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1e12:	009b      	lsls	r3, r3, #2
    1e14:	599b      	ldr	r3, [r3, r6]
    1e16:	2b00      	cmp	r3, #0
    1e18:	d000      	beq.n	1e1c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1e1a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1e1c:	7823      	ldrb	r3, [r4, #0]
    1e1e:	3301      	adds	r3, #1
    1e20:	b2db      	uxtb	r3, r3
    1e22:	7023      	strb	r3, [r4, #0]
    1e24:	2b0f      	cmp	r3, #15
    1e26:	d9ed      	bls.n	1e04 <EIC_Handler+0x10>
    1e28:	e011      	b.n	1e4e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1e2a:	0029      	movs	r1, r5
    1e2c:	4019      	ands	r1, r3
    1e2e:	2201      	movs	r2, #1
    1e30:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    1e32:	2100      	movs	r1, #0
    1e34:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    1e36:	4211      	tst	r1, r2
    1e38:	d1e7      	bne.n	1e0a <EIC_Handler+0x16>
    1e3a:	e7ef      	b.n	1e1c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1e3c:	0029      	movs	r1, r5
    1e3e:	4019      	ands	r1, r3
    1e40:	2201      	movs	r2, #1
    1e42:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    1e44:	4904      	ldr	r1, [pc, #16]	; (1e58 <EIC_Handler+0x64>)
    1e46:	6949      	ldr	r1, [r1, #20]
    1e48:	4211      	tst	r1, r2
    1e4a:	d1e0      	bne.n	1e0e <EIC_Handler+0x1a>
    1e4c:	e7e6      	b.n	1e1c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    1e4e:	bd70      	pop	{r4, r5, r6, pc}
    1e50:	200001ab 	.word	0x200001ab
    1e54:	200001ac 	.word	0x200001ac
    1e58:	40002800 	.word	0x40002800

00001e5c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    1e5c:	4a06      	ldr	r2, [pc, #24]	; (1e78 <_extint_enable+0x1c>)
    1e5e:	7811      	ldrb	r1, [r2, #0]
    1e60:	2302      	movs	r3, #2
    1e62:	430b      	orrs	r3, r1
    1e64:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    1e66:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    1e68:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    1e6a:	6853      	ldr	r3, [r2, #4]
    1e6c:	4219      	tst	r1, r3
    1e6e:	d1fc      	bne.n	1e6a <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    1e70:	6853      	ldr	r3, [r2, #4]
    1e72:	4218      	tst	r0, r3
    1e74:	d1f9      	bne.n	1e6a <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    1e76:	4770      	bx	lr
    1e78:	40002800 	.word	0x40002800

00001e7c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    1e7c:	b500      	push	{lr}
    1e7e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    1e80:	4a18      	ldr	r2, [pc, #96]	; (1ee4 <_system_extint_init+0x68>)
    1e82:	6953      	ldr	r3, [r2, #20]
    1e84:	2180      	movs	r1, #128	; 0x80
    1e86:	00c9      	lsls	r1, r1, #3
    1e88:	430b      	orrs	r3, r1
    1e8a:	6153      	str	r3, [r2, #20]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    1e8c:	a901      	add	r1, sp, #4
    1e8e:	2300      	movs	r3, #0
    1e90:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1e92:	2002      	movs	r0, #2
    1e94:	4b14      	ldr	r3, [pc, #80]	; (1ee8 <_system_extint_init+0x6c>)
    1e96:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    1e98:	2002      	movs	r0, #2
    1e9a:	4b14      	ldr	r3, [pc, #80]	; (1eec <_system_extint_init+0x70>)
    1e9c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    1e9e:	4a14      	ldr	r2, [pc, #80]	; (1ef0 <_system_extint_init+0x74>)
    1ea0:	7811      	ldrb	r1, [r2, #0]
    1ea2:	2301      	movs	r3, #1
    1ea4:	430b      	orrs	r3, r1
    1ea6:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    1ea8:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    1eaa:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    1eac:	6853      	ldr	r3, [r2, #4]
    1eae:	4219      	tst	r1, r3
    1eb0:	d1fc      	bne.n	1eac <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    1eb2:	6853      	ldr	r3, [r2, #4]
    1eb4:	4218      	tst	r0, r3
    1eb6:	d009      	beq.n	1ecc <_system_extint_init+0x50>
    1eb8:	e7f8      	b.n	1eac <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    1eba:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    1ebc:	428b      	cmp	r3, r1
    1ebe:	d1fc      	bne.n	1eba <_system_extint_init+0x3e>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1ec0:	2208      	movs	r2, #8
    1ec2:	4b0c      	ldr	r3, [pc, #48]	; (1ef4 <_system_extint_init+0x78>)
    1ec4:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    1ec6:	4b0c      	ldr	r3, [pc, #48]	; (1ef8 <_system_extint_init+0x7c>)
    1ec8:	4798      	blx	r3
}
    1eca:	e009      	b.n	1ee0 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    1ecc:	4a08      	ldr	r2, [pc, #32]	; (1ef0 <_system_extint_init+0x74>)
    1ece:	7813      	ldrb	r3, [r2, #0]
    1ed0:	2110      	movs	r1, #16
    1ed2:	438b      	bics	r3, r1
    1ed4:	7013      	strb	r3, [r2, #0]
    1ed6:	4b09      	ldr	r3, [pc, #36]	; (1efc <_system_extint_init+0x80>)
    1ed8:	0019      	movs	r1, r3
    1eda:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    1edc:	2200      	movs	r2, #0
    1ede:	e7ec      	b.n	1eba <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    1ee0:	b003      	add	sp, #12
    1ee2:	bd00      	pop	{pc}
    1ee4:	40000800 	.word	0x40000800
    1ee8:	0000391d 	.word	0x0000391d
    1eec:	000038ad 	.word	0x000038ad
    1ef0:	40002800 	.word	0x40002800
    1ef4:	e000e100 	.word	0xe000e100
    1ef8:	00001e5d 	.word	0x00001e5d
    1efc:	200001ac 	.word	0x200001ac

00001f00 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    1f00:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    1f02:	4a1f      	ldr	r2, [pc, #124]	; (1f80 <nvm_set_config+0x80>)
    1f04:	6991      	ldr	r1, [r2, #24]
    1f06:	2304      	movs	r3, #4
    1f08:	430b      	orrs	r3, r1
    1f0a:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1f0c:	4b1d      	ldr	r3, [pc, #116]	; (1f84 <nvm_set_config+0x84>)
    1f0e:	2220      	movs	r2, #32
    1f10:	32ff      	adds	r2, #255	; 0xff
    1f12:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    1f14:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1f16:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1f18:	07d2      	lsls	r2, r2, #31
    1f1a:	d52e      	bpl.n	1f7a <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    1f1c:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    1f1e:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    1f20:	2b00      	cmp	r3, #0
    1f22:	d000      	beq.n	1f26 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    1f24:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1f26:	7803      	ldrb	r3, [r0, #0]
    1f28:	021b      	lsls	r3, r3, #8
    1f2a:	22c0      	movs	r2, #192	; 0xc0
    1f2c:	0092      	lsls	r2, r2, #2
    1f2e:	4013      	ands	r3, r2
    1f30:	7842      	ldrb	r2, [r0, #1]
    1f32:	01d2      	lsls	r2, r2, #7
    1f34:	21ff      	movs	r1, #255	; 0xff
    1f36:	400a      	ands	r2, r1
    1f38:	4313      	orrs	r3, r2
    1f3a:	0019      	movs	r1, r3
    1f3c:	7882      	ldrb	r2, [r0, #2]
    1f3e:	0052      	lsls	r2, r2, #1
    1f40:	231e      	movs	r3, #30
    1f42:	401a      	ands	r2, r3
    1f44:	000b      	movs	r3, r1
    1f46:	4313      	orrs	r3, r2
    1f48:	7942      	ldrb	r2, [r0, #5]
    1f4a:	0412      	lsls	r2, r2, #16
    1f4c:	21c0      	movs	r1, #192	; 0xc0
    1f4e:	0289      	lsls	r1, r1, #10
    1f50:	400a      	ands	r2, r1
    1f52:	4313      	orrs	r3, r2
    1f54:	04a4      	lsls	r4, r4, #18
    1f56:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1f58:	4a0a      	ldr	r2, [pc, #40]	; (1f84 <nvm_set_config+0x84>)
    1f5a:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1f5c:	6893      	ldr	r3, [r2, #8]
    1f5e:	035b      	lsls	r3, r3, #13
    1f60:	0f5b      	lsrs	r3, r3, #29
    1f62:	4909      	ldr	r1, [pc, #36]	; (1f88 <nvm_set_config+0x88>)
    1f64:	2408      	movs	r4, #8
    1f66:	409c      	lsls	r4, r3
    1f68:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1f6a:	6893      	ldr	r3, [r2, #8]
    1f6c:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1f6e:	7843      	ldrb	r3, [r0, #1]
    1f70:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1f72:	8b13      	ldrh	r3, [r2, #24]
    1f74:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    1f76:	0fdb      	lsrs	r3, r3, #31
    1f78:	011b      	lsls	r3, r3, #4
}
    1f7a:	0018      	movs	r0, r3
    1f7c:	bd10      	pop	{r4, pc}
    1f7e:	46c0      	nop			; (mov r8, r8)
    1f80:	40000800 	.word	0x40000800
    1f84:	41004000 	.word	0x41004000
    1f88:	200000d0 	.word	0x200000d0

00001f8c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1f8c:	b530      	push	{r4, r5, lr}
    1f8e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    1f90:	4a26      	ldr	r2, [pc, #152]	; (202c <STACK_SIZE+0x2c>)
    1f92:	8810      	ldrh	r0, [r2, #0]
    1f94:	8853      	ldrh	r3, [r2, #2]
    1f96:	4343      	muls	r3, r0
    1f98:	428b      	cmp	r3, r1
    1f9a:	d20b      	bcs.n	1fb4 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    1f9c:	2280      	movs	r2, #128	; 0x80
    1f9e:	0192      	lsls	r2, r2, #6
    1fa0:	4b23      	ldr	r3, [pc, #140]	; (2030 <STACK_SIZE+0x30>)
    1fa2:	18cb      	adds	r3, r1, r3
    1fa4:	4293      	cmp	r3, r2
    1fa6:	d905      	bls.n	1fb4 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    1fa8:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1faa:	4a22      	ldr	r2, [pc, #136]	; (2034 <STACK_SIZE+0x34>)
    1fac:	4b22      	ldr	r3, [pc, #136]	; (2038 <STACK_SIZE+0x38>)
    1fae:	18cb      	adds	r3, r1, r3
    1fb0:	4293      	cmp	r3, r2
    1fb2:	d839      	bhi.n	2028 <STACK_SIZE+0x28>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    1fb4:	4a21      	ldr	r2, [pc, #132]	; (203c <STACK_SIZE+0x3c>)
    1fb6:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    1fb8:	4b21      	ldr	r3, [pc, #132]	; (2040 <STACK_SIZE+0x40>)
    1fba:	402b      	ands	r3, r5
    1fbc:	2080      	movs	r0, #128	; 0x80
    1fbe:	02c0      	lsls	r0, r0, #11
    1fc0:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    1fc2:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1fc4:	2320      	movs	r3, #32
    1fc6:	33ff      	adds	r3, #255	; 0xff
    1fc8:	8313      	strh	r3, [r2, #24]
    1fca:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1fcc:	07db      	lsls	r3, r3, #31
    1fce:	d402      	bmi.n	1fd6 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    1fd0:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    1fd2:	2005      	movs	r0, #5
    1fd4:	e028      	b.n	2028 <STACK_SIZE+0x28>
	}

	switch (command) {
    1fd6:	2c45      	cmp	r4, #69	; 0x45
    1fd8:	d815      	bhi.n	2006 <STACK_SIZE+0x6>
    1fda:	00a3      	lsls	r3, r4, #2
    1fdc:	4a19      	ldr	r2, [pc, #100]	; (2044 <STACK_SIZE+0x44>)
    1fde:	58d3      	ldr	r3, [r2, r3]
    1fe0:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1fe2:	4b16      	ldr	r3, [pc, #88]	; (203c <STACK_SIZE+0x3c>)
    1fe4:	8b1b      	ldrh	r3, [r3, #24]
    1fe6:	05db      	lsls	r3, r3, #23
    1fe8:	d503      	bpl.n	1ff2 <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    1fea:	4b14      	ldr	r3, [pc, #80]	; (203c <STACK_SIZE+0x3c>)
    1fec:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    1fee:	2010      	movs	r0, #16
    1ff0:	e01a      	b.n	2028 <STACK_SIZE+0x28>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1ff2:	0889      	lsrs	r1, r1, #2
    1ff4:	0049      	lsls	r1, r1, #1
    1ff6:	4b11      	ldr	r3, [pc, #68]	; (203c <STACK_SIZE+0x3c>)
    1ff8:	61d9      	str	r1, [r3, #28]
			break;
    1ffa:	e008      	b.n	200e <STACK_SIZE+0xe>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1ffc:	0889      	lsrs	r1, r1, #2
    1ffe:	0049      	lsls	r1, r1, #1
    2000:	4b0e      	ldr	r3, [pc, #56]	; (203c <STACK_SIZE+0x3c>)
    2002:	61d9      	str	r1, [r3, #28]
			break;
    2004:	e003      	b.n	200e <STACK_SIZE+0xe>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    2006:	4b0d      	ldr	r3, [pc, #52]	; (203c <STACK_SIZE+0x3c>)
    2008:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    200a:	2017      	movs	r0, #23
    200c:	e00c      	b.n	2028 <STACK_SIZE+0x28>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    200e:	20a5      	movs	r0, #165	; 0xa5
    2010:	0200      	lsls	r0, r0, #8
    2012:	4304      	orrs	r4, r0
    2014:	4b09      	ldr	r3, [pc, #36]	; (203c <STACK_SIZE+0x3c>)
    2016:	801c      	strh	r4, [r3, #0]
    2018:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    201a:	2201      	movs	r2, #1
    201c:	7d0b      	ldrb	r3, [r1, #20]
    201e:	4213      	tst	r3, r2
    2020:	d0fc      	beq.n	201c <STACK_SIZE+0x1c>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    2022:	4b06      	ldr	r3, [pc, #24]	; (203c <STACK_SIZE+0x3c>)
    2024:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    2026:	2000      	movs	r0, #0
}
    2028:	bd30      	pop	{r4, r5, pc}
    202a:	46c0      	nop			; (mov r8, r8)
    202c:	200000d0 	.word	0x200000d0
    2030:	ff7fc000 	.word	0xff7fc000
    2034:	00001fff 	.word	0x00001fff
    2038:	ffc00000 	.word	0xffc00000
    203c:	41004000 	.word	0x41004000
    2040:	fff3ffff 	.word	0xfff3ffff
    2044:	000047fc 	.word	0x000047fc

00002048 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    2048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    204a:	4b2d      	ldr	r3, [pc, #180]	; (2100 <nvm_write_buffer+0xb8>)
    204c:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    204e:	885b      	ldrh	r3, [r3, #2]
    2050:	4363      	muls	r3, r4
    2052:	4283      	cmp	r3, r0
    2054:	d207      	bcs.n	2066 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2056:	2518      	movs	r5, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2058:	4e2a      	ldr	r6, [pc, #168]	; (2104 <nvm_write_buffer+0xbc>)
    205a:	4b2b      	ldr	r3, [pc, #172]	; (2108 <nvm_write_buffer+0xc0>)
    205c:	18c3      	adds	r3, r0, r3
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    205e:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2060:	42b3      	cmp	r3, r6
    2062:	d901      	bls.n	2068 <nvm_write_buffer+0x20>
    2064:	e04a      	b.n	20fc <nvm_write_buffer+0xb4>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    2066:	2700      	movs	r7, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    2068:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    206a:	2518      	movs	r5, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    206c:	4218      	tst	r0, r3
    206e:	d145      	bne.n	20fc <nvm_write_buffer+0xb4>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    2070:	3d01      	subs	r5, #1
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2072:	4294      	cmp	r4, r2
    2074:	d342      	bcc.n	20fc <nvm_write_buffer+0xb4>
    2076:	4b25      	ldr	r3, [pc, #148]	; (210c <nvm_write_buffer+0xc4>)
    2078:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    207a:	3d12      	subs	r5, #18

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    207c:	07db      	lsls	r3, r3, #31
    207e:	d53d      	bpl.n	20fc <nvm_write_buffer+0xb4>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    2080:	4c23      	ldr	r4, [pc, #140]	; (2110 <nvm_write_buffer+0xc8>)
    2082:	4b22      	ldr	r3, [pc, #136]	; (210c <nvm_write_buffer+0xc4>)
    2084:	801c      	strh	r4, [r3, #0]
    2086:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    2088:	2401      	movs	r4, #1
    208a:	7d2b      	ldrb	r3, [r5, #20]
    208c:	4223      	tst	r3, r4
    208e:	d0fc      	beq.n	208a <nvm_write_buffer+0x42>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2090:	2420      	movs	r4, #32
    2092:	34ff      	adds	r4, #255	; 0xff
    2094:	4b1d      	ldr	r3, [pc, #116]	; (210c <nvm_write_buffer+0xc4>)
    2096:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    2098:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    209a:	2a00      	cmp	r2, #0
    209c:	d029      	beq.n	20f2 <nvm_write_buffer+0xaa>
    209e:	0076      	lsls	r6, r6, #1
    20a0:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    20a2:	1e54      	subs	r4, r2, #1
    20a4:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    20a6:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    20a8:	4563      	cmp	r3, ip
    20aa:	db01      	blt.n	20b0 <nvm_write_buffer+0x68>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    20ac:	b2ac      	uxth	r4, r5
    20ae:	e003      	b.n	20b8 <nvm_write_buffer+0x70>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    20b0:	18cc      	adds	r4, r1, r3
    20b2:	7864      	ldrb	r4, [r4, #1]
    20b4:	0224      	lsls	r4, r4, #8
    20b6:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    20b8:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    20ba:	3302      	adds	r3, #2
    20bc:	b29b      	uxth	r3, r3
    20be:	3602      	adds	r6, #2
    20c0:	429a      	cmp	r2, r3
    20c2:	d8f0      	bhi.n	20a6 <nvm_write_buffer+0x5e>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    20c4:	4b0e      	ldr	r3, [pc, #56]	; (2100 <nvm_write_buffer+0xb8>)
    20c6:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    20c8:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    20ca:	2b00      	cmp	r3, #0
    20cc:	d116      	bne.n	20fc <nvm_write_buffer+0xb4>
    20ce:	2a3f      	cmp	r2, #63	; 0x3f
    20d0:	d814      	bhi.n	20fc <nvm_write_buffer+0xb4>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    20d2:	2f00      	cmp	r7, #0
    20d4:	d006      	beq.n	20e4 <nvm_write_buffer+0x9c>
    20d6:	2200      	movs	r2, #0
    20d8:	0001      	movs	r1, r0
    20da:	201c      	movs	r0, #28
    20dc:	4b0d      	ldr	r3, [pc, #52]	; (2114 <nvm_write_buffer+0xcc>)
    20de:	4798      	blx	r3
    20e0:	0005      	movs	r5, r0
    20e2:	e00b      	b.n	20fc <nvm_write_buffer+0xb4>
    20e4:	2200      	movs	r2, #0
    20e6:	0001      	movs	r1, r0
    20e8:	2004      	movs	r0, #4
    20ea:	4b0a      	ldr	r3, [pc, #40]	; (2114 <nvm_write_buffer+0xcc>)
    20ec:	4798      	blx	r3
    20ee:	0005      	movs	r5, r0
    20f0:	e004      	b.n	20fc <nvm_write_buffer+0xb4>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    20f2:	4b03      	ldr	r3, [pc, #12]	; (2100 <nvm_write_buffer+0xb8>)
    20f4:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    20f6:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    20f8:	2b00      	cmp	r3, #0
    20fa:	d0ea      	beq.n	20d2 <nvm_write_buffer+0x8a>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    20fc:	0028      	movs	r0, r5
    20fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2100:	200000d0 	.word	0x200000d0
    2104:	00001fff 	.word	0x00001fff
    2108:	ffc00000 	.word	0xffc00000
    210c:	41004000 	.word	0x41004000
    2110:	ffffa544 	.word	0xffffa544
    2114:	00001f8d 	.word	0x00001f8d

00002118 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2118:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    211a:	4b19      	ldr	r3, [pc, #100]	; (2180 <nvm_read_buffer+0x68>)
    211c:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    211e:	885b      	ldrh	r3, [r3, #2]
    2120:	4363      	muls	r3, r4
    2122:	4283      	cmp	r3, r0
    2124:	d205      	bcs.n	2132 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2126:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2128:	4e16      	ldr	r6, [pc, #88]	; (2184 <nvm_read_buffer+0x6c>)
    212a:	4d17      	ldr	r5, [pc, #92]	; (2188 <nvm_read_buffer+0x70>)
    212c:	1945      	adds	r5, r0, r5
    212e:	42b5      	cmp	r5, r6
    2130:	d823      	bhi.n	217a <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    2132:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2134:	4294      	cmp	r4, r2
    2136:	d320      	bcc.n	217a <nvm_read_buffer+0x62>
    2138:	4b14      	ldr	r3, [pc, #80]	; (218c <nvm_read_buffer+0x74>)
    213a:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    213c:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    213e:	07e4      	lsls	r4, r4, #31
    2140:	d51b      	bpl.n	217a <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2142:	2420      	movs	r4, #32
    2144:	34ff      	adds	r4, #255	; 0xff
    2146:	4b11      	ldr	r3, [pc, #68]	; (218c <nvm_read_buffer+0x74>)
    2148:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    214a:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    214c:	2a00      	cmp	r2, #0
    214e:	d013      	beq.n	2178 <nvm_read_buffer+0x60>
    2150:	0040      	lsls	r0, r0, #1
    2152:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2154:	1e56      	subs	r6, r2, #1
    2156:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    2158:	881c      	ldrh	r4, [r3, #0]
    215a:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    215c:	042b      	lsls	r3, r5, #16
    215e:	0c1b      	lsrs	r3, r3, #16
    2160:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2162:	42b3      	cmp	r3, r6
    2164:	da02      	bge.n	216c <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    2166:	18cb      	adds	r3, r1, r3
    2168:	0a24      	lsrs	r4, r4, #8
    216a:	705c      	strb	r4, [r3, #1]
    216c:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    216e:	b2ab      	uxth	r3, r5
    2170:	429a      	cmp	r2, r3
    2172:	d8f0      	bhi.n	2156 <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    2174:	2300      	movs	r3, #0
    2176:	e000      	b.n	217a <nvm_read_buffer+0x62>
    2178:	2300      	movs	r3, #0
}
    217a:	0018      	movs	r0, r3
    217c:	bd70      	pop	{r4, r5, r6, pc}
    217e:	46c0      	nop			; (mov r8, r8)
    2180:	200000d0 	.word	0x200000d0
    2184:	00001fff 	.word	0x00001fff
    2188:	ffc00000 	.word	0xffc00000
    218c:	41004000 	.word	0x41004000

00002190 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    2190:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2192:	4a1a      	ldr	r2, [pc, #104]	; (21fc <nvm_erase_row+0x6c>)
    2194:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    2196:	8852      	ldrh	r2, [r2, #2]
    2198:	435a      	muls	r2, r3
    219a:	4282      	cmp	r2, r0
    219c:	d207      	bcs.n	21ae <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    219e:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    21a0:	4c17      	ldr	r4, [pc, #92]	; (2200 <nvm_erase_row+0x70>)
    21a2:	4918      	ldr	r1, [pc, #96]	; (2204 <nvm_erase_row+0x74>)
    21a4:	1841      	adds	r1, r0, r1
    21a6:	42a1      	cmp	r1, r4
    21a8:	d826      	bhi.n	21f8 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    21aa:	2101      	movs	r1, #1
    21ac:	e000      	b.n	21b0 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    21ae:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    21b0:	009b      	lsls	r3, r3, #2
    21b2:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    21b4:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    21b6:	4218      	tst	r0, r3
    21b8:	d11e      	bne.n	21f8 <nvm_erase_row+0x68>
    21ba:	4b13      	ldr	r3, [pc, #76]	; (2208 <nvm_erase_row+0x78>)
    21bc:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    21be:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    21c0:	07db      	lsls	r3, r3, #31
    21c2:	d519      	bpl.n	21f8 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    21c4:	4b10      	ldr	r3, [pc, #64]	; (2208 <nvm_erase_row+0x78>)
    21c6:	2220      	movs	r2, #32
    21c8:	32ff      	adds	r2, #255	; 0xff
    21ca:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    21cc:	0880      	lsrs	r0, r0, #2
    21ce:	0040      	lsls	r0, r0, #1
    21d0:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    21d2:	2900      	cmp	r1, #0
    21d4:	d101      	bne.n	21da <nvm_erase_row+0x4a>
    21d6:	4a0d      	ldr	r2, [pc, #52]	; (220c <nvm_erase_row+0x7c>)
    21d8:	e000      	b.n	21dc <nvm_erase_row+0x4c>
    21da:	4a0d      	ldr	r2, [pc, #52]	; (2210 <nvm_erase_row+0x80>)
    21dc:	4b0a      	ldr	r3, [pc, #40]	; (2208 <nvm_erase_row+0x78>)
    21de:	801a      	strh	r2, [r3, #0]
    21e0:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    21e2:	2201      	movs	r2, #1
    21e4:	7d0b      	ldrb	r3, [r1, #20]
    21e6:	4213      	tst	r3, r2
    21e8:	d0fc      	beq.n	21e4 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    21ea:	4b07      	ldr	r3, [pc, #28]	; (2208 <nvm_erase_row+0x78>)
    21ec:	8b1a      	ldrh	r2, [r3, #24]
    21ee:	231c      	movs	r3, #28
    21f0:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    21f2:	1e50      	subs	r0, r2, #1
    21f4:	4182      	sbcs	r2, r0
    21f6:	0092      	lsls	r2, r2, #2
}
    21f8:	0010      	movs	r0, r2
    21fa:	bd10      	pop	{r4, pc}
    21fc:	200000d0 	.word	0x200000d0
    2200:	00001fff 	.word	0x00001fff
    2204:	ffc00000 	.word	0xffc00000
    2208:	41004000 	.word	0x41004000
    220c:	0000a502 	.word	0x0000a502
    2210:	0000a51a 	.word	0x0000a51a

00002214 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2214:	b500      	push	{lr}
    2216:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2218:	ab01      	add	r3, sp, #4
    221a:	2280      	movs	r2, #128	; 0x80
    221c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    221e:	780a      	ldrb	r2, [r1, #0]
    2220:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2222:	784a      	ldrb	r2, [r1, #1]
    2224:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2226:	788a      	ldrb	r2, [r1, #2]
    2228:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    222a:	0019      	movs	r1, r3
    222c:	4b01      	ldr	r3, [pc, #4]	; (2234 <port_pin_set_config+0x20>)
    222e:	4798      	blx	r3
}
    2230:	b003      	add	sp, #12
    2232:	bd00      	pop	{pc}
    2234:	00003a19 	.word	0x00003a19

00002238 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2238:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    223a:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    223c:	2340      	movs	r3, #64	; 0x40
    223e:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2240:	4281      	cmp	r1, r0
    2242:	d201      	bcs.n	2248 <_sercom_get_sync_baud_val+0x10>
    2244:	e00a      	b.n	225c <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    2246:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    2248:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    224a:	1c63      	adds	r3, r4, #1
    224c:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    224e:	4288      	cmp	r0, r1
    2250:	d9f9      	bls.n	2246 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2252:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    2254:	2cff      	cmp	r4, #255	; 0xff
    2256:	d801      	bhi.n	225c <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    2258:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    225a:	2300      	movs	r3, #0
	}
}
    225c:	0018      	movs	r0, r3
    225e:	bd10      	pop	{r4, pc}

00002260 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2260:	b5f0      	push	{r4, r5, r6, r7, lr}
    2262:	465f      	mov	r7, fp
    2264:	4656      	mov	r6, sl
    2266:	464d      	mov	r5, r9
    2268:	4644      	mov	r4, r8
    226a:	b4f0      	push	{r4, r5, r6, r7}
    226c:	b089      	sub	sp, #36	; 0x24
    226e:	000c      	movs	r4, r1
    2270:	9205      	str	r2, [sp, #20]
    2272:	aa12      	add	r2, sp, #72	; 0x48
    2274:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2276:	0002      	movs	r2, r0
    2278:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    227a:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    227c:	42a2      	cmp	r2, r4
    227e:	d900      	bls.n	2282 <_sercom_get_async_baud_val+0x22>
    2280:	e0c6      	b.n	2410 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2282:	2b00      	cmp	r3, #0
    2284:	d151      	bne.n	232a <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2286:	0002      	movs	r2, r0
    2288:	0008      	movs	r0, r1
    228a:	2100      	movs	r1, #0
    228c:	4d64      	ldr	r5, [pc, #400]	; (2420 <_sercom_get_async_baud_val+0x1c0>)
    228e:	47a8      	blx	r5
    2290:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    2292:	0026      	movs	r6, r4
    2294:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2296:	2300      	movs	r3, #0
    2298:	2400      	movs	r4, #0
    229a:	9300      	str	r3, [sp, #0]
    229c:	9401      	str	r4, [sp, #4]
    229e:	2200      	movs	r2, #0
    22a0:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    22a2:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    22a4:	2120      	movs	r1, #32
    22a6:	468c      	mov	ip, r1
    22a8:	391f      	subs	r1, #31
    22aa:	9602      	str	r6, [sp, #8]
    22ac:	9703      	str	r7, [sp, #12]
    22ae:	2420      	movs	r4, #32
    22b0:	4264      	negs	r4, r4
    22b2:	1904      	adds	r4, r0, r4
    22b4:	d403      	bmi.n	22be <_sercom_get_async_baud_val+0x5e>
    22b6:	000d      	movs	r5, r1
    22b8:	40a5      	lsls	r5, r4
    22ba:	46a8      	mov	r8, r5
    22bc:	e004      	b.n	22c8 <_sercom_get_async_baud_val+0x68>
    22be:	4664      	mov	r4, ip
    22c0:	1a24      	subs	r4, r4, r0
    22c2:	000d      	movs	r5, r1
    22c4:	40e5      	lsrs	r5, r4
    22c6:	46a8      	mov	r8, r5
    22c8:	000c      	movs	r4, r1
    22ca:	4084      	lsls	r4, r0
    22cc:	46a1      	mov	r9, r4

		r = r << 1;
    22ce:	0014      	movs	r4, r2
    22d0:	001d      	movs	r5, r3
    22d2:	18a4      	adds	r4, r4, r2
    22d4:	415d      	adcs	r5, r3
    22d6:	0022      	movs	r2, r4
    22d8:	002b      	movs	r3, r5

		if (n & bit_shift) {
    22da:	4646      	mov	r6, r8
    22dc:	465f      	mov	r7, fp
    22de:	423e      	tst	r6, r7
    22e0:	d003      	beq.n	22ea <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    22e2:	000e      	movs	r6, r1
    22e4:	4326      	orrs	r6, r4
    22e6:	0032      	movs	r2, r6
    22e8:	002b      	movs	r3, r5
		}

		if (r >= d) {
    22ea:	9c02      	ldr	r4, [sp, #8]
    22ec:	9d03      	ldr	r5, [sp, #12]
    22ee:	429d      	cmp	r5, r3
    22f0:	d80f      	bhi.n	2312 <_sercom_get_async_baud_val+0xb2>
    22f2:	d101      	bne.n	22f8 <_sercom_get_async_baud_val+0x98>
    22f4:	4294      	cmp	r4, r2
    22f6:	d80c      	bhi.n	2312 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    22f8:	9c02      	ldr	r4, [sp, #8]
    22fa:	9d03      	ldr	r5, [sp, #12]
    22fc:	1b12      	subs	r2, r2, r4
    22fe:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    2300:	464d      	mov	r5, r9
    2302:	9e00      	ldr	r6, [sp, #0]
    2304:	9f01      	ldr	r7, [sp, #4]
    2306:	4335      	orrs	r5, r6
    2308:	003c      	movs	r4, r7
    230a:	4646      	mov	r6, r8
    230c:	4334      	orrs	r4, r6
    230e:	9500      	str	r5, [sp, #0]
    2310:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    2312:	3801      	subs	r0, #1
    2314:	d2cb      	bcs.n	22ae <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    2316:	2200      	movs	r2, #0
    2318:	2301      	movs	r3, #1
    231a:	9800      	ldr	r0, [sp, #0]
    231c:	9901      	ldr	r1, [sp, #4]
    231e:	1a12      	subs	r2, r2, r0
    2320:	418b      	sbcs	r3, r1
    2322:	0c12      	lsrs	r2, r2, #16
    2324:	041b      	lsls	r3, r3, #16
    2326:	431a      	orrs	r2, r3
    2328:	e06f      	b.n	240a <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    232a:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    232c:	2b01      	cmp	r3, #1
    232e:	d16c      	bne.n	240a <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    2330:	0f63      	lsrs	r3, r4, #29
    2332:	9304      	str	r3, [sp, #16]
    2334:	00e3      	lsls	r3, r4, #3
    2336:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    2338:	000a      	movs	r2, r1
    233a:	2300      	movs	r3, #0
    233c:	2100      	movs	r1, #0
    233e:	4c38      	ldr	r4, [pc, #224]	; (2420 <_sercom_get_async_baud_val+0x1c0>)
    2340:	47a0      	blx	r4
    2342:	0004      	movs	r4, r0
    2344:	000d      	movs	r5, r1
    2346:	2300      	movs	r3, #0
    2348:	469c      	mov	ip, r3
    234a:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    234c:	3320      	adds	r3, #32
    234e:	469b      	mov	fp, r3
    2350:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    2352:	4663      	mov	r3, ip
    2354:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2356:	2300      	movs	r3, #0
    2358:	9302      	str	r3, [sp, #8]
    235a:	2200      	movs	r2, #0
    235c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    235e:	213f      	movs	r1, #63	; 0x3f
    2360:	9400      	str	r4, [sp, #0]
    2362:	9501      	str	r5, [sp, #4]
    2364:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    2366:	2120      	movs	r1, #32
    2368:	4249      	negs	r1, r1
    236a:	1879      	adds	r1, r7, r1
    236c:	d403      	bmi.n	2376 <_sercom_get_async_baud_val+0x116>
    236e:	0030      	movs	r0, r6
    2370:	4088      	lsls	r0, r1
    2372:	4684      	mov	ip, r0
    2374:	e004      	b.n	2380 <_sercom_get_async_baud_val+0x120>
    2376:	4659      	mov	r1, fp
    2378:	1bc9      	subs	r1, r1, r7
    237a:	0030      	movs	r0, r6
    237c:	40c8      	lsrs	r0, r1
    237e:	4684      	mov	ip, r0
    2380:	0031      	movs	r1, r6
    2382:	40b9      	lsls	r1, r7
    2384:	4689      	mov	r9, r1

		r = r << 1;
    2386:	0010      	movs	r0, r2
    2388:	0019      	movs	r1, r3
    238a:	1880      	adds	r0, r0, r2
    238c:	4159      	adcs	r1, r3
    238e:	0002      	movs	r2, r0
    2390:	000b      	movs	r3, r1

		if (n & bit_shift) {
    2392:	4644      	mov	r4, r8
    2394:	464d      	mov	r5, r9
    2396:	402c      	ands	r4, r5
    2398:	46a2      	mov	sl, r4
    239a:	4664      	mov	r4, ip
    239c:	9d04      	ldr	r5, [sp, #16]
    239e:	402c      	ands	r4, r5
    23a0:	46a4      	mov	ip, r4
    23a2:	4654      	mov	r4, sl
    23a4:	4665      	mov	r5, ip
    23a6:	432c      	orrs	r4, r5
    23a8:	d003      	beq.n	23b2 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    23aa:	0034      	movs	r4, r6
    23ac:	4304      	orrs	r4, r0
    23ae:	0022      	movs	r2, r4
    23b0:	000b      	movs	r3, r1
		}

		if (r >= d) {
    23b2:	9800      	ldr	r0, [sp, #0]
    23b4:	9901      	ldr	r1, [sp, #4]
    23b6:	4299      	cmp	r1, r3
    23b8:	d80a      	bhi.n	23d0 <_sercom_get_async_baud_val+0x170>
    23ba:	d101      	bne.n	23c0 <_sercom_get_async_baud_val+0x160>
    23bc:	4290      	cmp	r0, r2
    23be:	d807      	bhi.n	23d0 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    23c0:	9800      	ldr	r0, [sp, #0]
    23c2:	9901      	ldr	r1, [sp, #4]
    23c4:	1a12      	subs	r2, r2, r0
    23c6:	418b      	sbcs	r3, r1
			q |= bit_shift;
    23c8:	9902      	ldr	r1, [sp, #8]
    23ca:	4648      	mov	r0, r9
    23cc:	4301      	orrs	r1, r0
    23ce:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    23d0:	3f01      	subs	r7, #1
    23d2:	d2c8      	bcs.n	2366 <_sercom_get_async_baud_val+0x106>
    23d4:	9c00      	ldr	r4, [sp, #0]
    23d6:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    23d8:	9902      	ldr	r1, [sp, #8]
    23da:	9a07      	ldr	r2, [sp, #28]
    23dc:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    23de:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    23e0:	4910      	ldr	r1, [pc, #64]	; (2424 <_sercom_get_async_baud_val+0x1c4>)
    23e2:	428b      	cmp	r3, r1
    23e4:	d90b      	bls.n	23fe <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    23e6:	9b06      	ldr	r3, [sp, #24]
    23e8:	3301      	adds	r3, #1
    23ea:	b2db      	uxtb	r3, r3
    23ec:	0019      	movs	r1, r3
    23ee:	9306      	str	r3, [sp, #24]
    23f0:	0013      	movs	r3, r2
    23f2:	3301      	adds	r3, #1
    23f4:	9307      	str	r3, [sp, #28]
    23f6:	2908      	cmp	r1, #8
    23f8:	d1ad      	bne.n	2356 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    23fa:	2540      	movs	r5, #64	; 0x40
    23fc:	e008      	b.n	2410 <_sercom_get_async_baud_val+0x1b0>
    23fe:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    2400:	9a06      	ldr	r2, [sp, #24]
    2402:	2a08      	cmp	r2, #8
    2404:	d004      	beq.n	2410 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    2406:	0352      	lsls	r2, r2, #13
    2408:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    240a:	9b05      	ldr	r3, [sp, #20]
    240c:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    240e:	2500      	movs	r5, #0
}
    2410:	0028      	movs	r0, r5
    2412:	b009      	add	sp, #36	; 0x24
    2414:	bc3c      	pop	{r2, r3, r4, r5}
    2416:	4690      	mov	r8, r2
    2418:	4699      	mov	r9, r3
    241a:	46a2      	mov	sl, r4
    241c:	46ab      	mov	fp, r5
    241e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2420:	00003cf5 	.word	0x00003cf5
    2424:	00001fff 	.word	0x00001fff

00002428 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2428:	b510      	push	{r4, lr}
    242a:	b082      	sub	sp, #8
    242c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    242e:	4b0e      	ldr	r3, [pc, #56]	; (2468 <sercom_set_gclk_generator+0x40>)
    2430:	781b      	ldrb	r3, [r3, #0]
    2432:	2b00      	cmp	r3, #0
    2434:	d001      	beq.n	243a <sercom_set_gclk_generator+0x12>
    2436:	2900      	cmp	r1, #0
    2438:	d00d      	beq.n	2456 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    243a:	a901      	add	r1, sp, #4
    243c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    243e:	2012      	movs	r0, #18
    2440:	4b0a      	ldr	r3, [pc, #40]	; (246c <sercom_set_gclk_generator+0x44>)
    2442:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2444:	2012      	movs	r0, #18
    2446:	4b0a      	ldr	r3, [pc, #40]	; (2470 <sercom_set_gclk_generator+0x48>)
    2448:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    244a:	4b07      	ldr	r3, [pc, #28]	; (2468 <sercom_set_gclk_generator+0x40>)
    244c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    244e:	2201      	movs	r2, #1
    2450:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    2452:	2000      	movs	r0, #0
    2454:	e006      	b.n	2464 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    2456:	4b04      	ldr	r3, [pc, #16]	; (2468 <sercom_set_gclk_generator+0x40>)
    2458:	785b      	ldrb	r3, [r3, #1]
    245a:	4283      	cmp	r3, r0
    245c:	d001      	beq.n	2462 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    245e:	201d      	movs	r0, #29
    2460:	e000      	b.n	2464 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    2462:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2464:	b002      	add	sp, #8
    2466:	bd10      	pop	{r4, pc}
    2468:	200000d8 	.word	0x200000d8
    246c:	0000391d 	.word	0x0000391d
    2470:	000038ad 	.word	0x000038ad

00002474 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2474:	4b44      	ldr	r3, [pc, #272]	; (2588 <_sercom_get_default_pad+0x114>)
    2476:	4298      	cmp	r0, r3
    2478:	d033      	beq.n	24e2 <_sercom_get_default_pad+0x6e>
    247a:	d806      	bhi.n	248a <_sercom_get_default_pad+0x16>
    247c:	4b43      	ldr	r3, [pc, #268]	; (258c <_sercom_get_default_pad+0x118>)
    247e:	4298      	cmp	r0, r3
    2480:	d00d      	beq.n	249e <_sercom_get_default_pad+0x2a>
    2482:	4b43      	ldr	r3, [pc, #268]	; (2590 <_sercom_get_default_pad+0x11c>)
    2484:	4298      	cmp	r0, r3
    2486:	d01b      	beq.n	24c0 <_sercom_get_default_pad+0x4c>
    2488:	e06f      	b.n	256a <_sercom_get_default_pad+0xf6>
    248a:	4b42      	ldr	r3, [pc, #264]	; (2594 <_sercom_get_default_pad+0x120>)
    248c:	4298      	cmp	r0, r3
    248e:	d04a      	beq.n	2526 <_sercom_get_default_pad+0xb2>
    2490:	4b41      	ldr	r3, [pc, #260]	; (2598 <_sercom_get_default_pad+0x124>)
    2492:	4298      	cmp	r0, r3
    2494:	d058      	beq.n	2548 <_sercom_get_default_pad+0xd4>
    2496:	4b41      	ldr	r3, [pc, #260]	; (259c <_sercom_get_default_pad+0x128>)
    2498:	4298      	cmp	r0, r3
    249a:	d166      	bne.n	256a <_sercom_get_default_pad+0xf6>
    249c:	e032      	b.n	2504 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    249e:	2901      	cmp	r1, #1
    24a0:	d006      	beq.n	24b0 <_sercom_get_default_pad+0x3c>
    24a2:	2900      	cmp	r1, #0
    24a4:	d063      	beq.n	256e <_sercom_get_default_pad+0xfa>
    24a6:	2902      	cmp	r1, #2
    24a8:	d006      	beq.n	24b8 <_sercom_get_default_pad+0x44>
    24aa:	2903      	cmp	r1, #3
    24ac:	d006      	beq.n	24bc <_sercom_get_default_pad+0x48>
    24ae:	e001      	b.n	24b4 <_sercom_get_default_pad+0x40>
    24b0:	483b      	ldr	r0, [pc, #236]	; (25a0 <_sercom_get_default_pad+0x12c>)
    24b2:	e067      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    24b4:	2000      	movs	r0, #0
    24b6:	e065      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    24b8:	483a      	ldr	r0, [pc, #232]	; (25a4 <_sercom_get_default_pad+0x130>)
    24ba:	e063      	b.n	2584 <_sercom_get_default_pad+0x110>
    24bc:	483a      	ldr	r0, [pc, #232]	; (25a8 <_sercom_get_default_pad+0x134>)
    24be:	e061      	b.n	2584 <_sercom_get_default_pad+0x110>
    24c0:	2901      	cmp	r1, #1
    24c2:	d006      	beq.n	24d2 <_sercom_get_default_pad+0x5e>
    24c4:	2900      	cmp	r1, #0
    24c6:	d054      	beq.n	2572 <_sercom_get_default_pad+0xfe>
    24c8:	2902      	cmp	r1, #2
    24ca:	d006      	beq.n	24da <_sercom_get_default_pad+0x66>
    24cc:	2903      	cmp	r1, #3
    24ce:	d006      	beq.n	24de <_sercom_get_default_pad+0x6a>
    24d0:	e001      	b.n	24d6 <_sercom_get_default_pad+0x62>
    24d2:	4836      	ldr	r0, [pc, #216]	; (25ac <_sercom_get_default_pad+0x138>)
    24d4:	e056      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    24d6:	2000      	movs	r0, #0
    24d8:	e054      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    24da:	4835      	ldr	r0, [pc, #212]	; (25b0 <_sercom_get_default_pad+0x13c>)
    24dc:	e052      	b.n	2584 <_sercom_get_default_pad+0x110>
    24de:	4835      	ldr	r0, [pc, #212]	; (25b4 <_sercom_get_default_pad+0x140>)
    24e0:	e050      	b.n	2584 <_sercom_get_default_pad+0x110>
    24e2:	2901      	cmp	r1, #1
    24e4:	d006      	beq.n	24f4 <_sercom_get_default_pad+0x80>
    24e6:	2900      	cmp	r1, #0
    24e8:	d045      	beq.n	2576 <_sercom_get_default_pad+0x102>
    24ea:	2902      	cmp	r1, #2
    24ec:	d006      	beq.n	24fc <_sercom_get_default_pad+0x88>
    24ee:	2903      	cmp	r1, #3
    24f0:	d006      	beq.n	2500 <_sercom_get_default_pad+0x8c>
    24f2:	e001      	b.n	24f8 <_sercom_get_default_pad+0x84>
    24f4:	4830      	ldr	r0, [pc, #192]	; (25b8 <_sercom_get_default_pad+0x144>)
    24f6:	e045      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    24f8:	2000      	movs	r0, #0
    24fa:	e043      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    24fc:	482f      	ldr	r0, [pc, #188]	; (25bc <_sercom_get_default_pad+0x148>)
    24fe:	e041      	b.n	2584 <_sercom_get_default_pad+0x110>
    2500:	482f      	ldr	r0, [pc, #188]	; (25c0 <_sercom_get_default_pad+0x14c>)
    2502:	e03f      	b.n	2584 <_sercom_get_default_pad+0x110>
    2504:	2901      	cmp	r1, #1
    2506:	d006      	beq.n	2516 <_sercom_get_default_pad+0xa2>
    2508:	2900      	cmp	r1, #0
    250a:	d036      	beq.n	257a <_sercom_get_default_pad+0x106>
    250c:	2902      	cmp	r1, #2
    250e:	d006      	beq.n	251e <_sercom_get_default_pad+0xaa>
    2510:	2903      	cmp	r1, #3
    2512:	d006      	beq.n	2522 <_sercom_get_default_pad+0xae>
    2514:	e001      	b.n	251a <_sercom_get_default_pad+0xa6>
    2516:	482b      	ldr	r0, [pc, #172]	; (25c4 <_sercom_get_default_pad+0x150>)
    2518:	e034      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    251a:	2000      	movs	r0, #0
    251c:	e032      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    251e:	482a      	ldr	r0, [pc, #168]	; (25c8 <_sercom_get_default_pad+0x154>)
    2520:	e030      	b.n	2584 <_sercom_get_default_pad+0x110>
    2522:	482a      	ldr	r0, [pc, #168]	; (25cc <_sercom_get_default_pad+0x158>)
    2524:	e02e      	b.n	2584 <_sercom_get_default_pad+0x110>
    2526:	2901      	cmp	r1, #1
    2528:	d006      	beq.n	2538 <_sercom_get_default_pad+0xc4>
    252a:	2900      	cmp	r1, #0
    252c:	d027      	beq.n	257e <_sercom_get_default_pad+0x10a>
    252e:	2902      	cmp	r1, #2
    2530:	d006      	beq.n	2540 <_sercom_get_default_pad+0xcc>
    2532:	2903      	cmp	r1, #3
    2534:	d006      	beq.n	2544 <_sercom_get_default_pad+0xd0>
    2536:	e001      	b.n	253c <_sercom_get_default_pad+0xc8>
    2538:	4825      	ldr	r0, [pc, #148]	; (25d0 <_sercom_get_default_pad+0x15c>)
    253a:	e023      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    253c:	2000      	movs	r0, #0
    253e:	e021      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2540:	4824      	ldr	r0, [pc, #144]	; (25d4 <_sercom_get_default_pad+0x160>)
    2542:	e01f      	b.n	2584 <_sercom_get_default_pad+0x110>
    2544:	4824      	ldr	r0, [pc, #144]	; (25d8 <_sercom_get_default_pad+0x164>)
    2546:	e01d      	b.n	2584 <_sercom_get_default_pad+0x110>
    2548:	2901      	cmp	r1, #1
    254a:	d006      	beq.n	255a <_sercom_get_default_pad+0xe6>
    254c:	2900      	cmp	r1, #0
    254e:	d018      	beq.n	2582 <_sercom_get_default_pad+0x10e>
    2550:	2902      	cmp	r1, #2
    2552:	d006      	beq.n	2562 <_sercom_get_default_pad+0xee>
    2554:	2903      	cmp	r1, #3
    2556:	d006      	beq.n	2566 <_sercom_get_default_pad+0xf2>
    2558:	e001      	b.n	255e <_sercom_get_default_pad+0xea>
    255a:	4820      	ldr	r0, [pc, #128]	; (25dc <_sercom_get_default_pad+0x168>)
    255c:	e012      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    255e:	2000      	movs	r0, #0
    2560:	e010      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2562:	481f      	ldr	r0, [pc, #124]	; (25e0 <_sercom_get_default_pad+0x16c>)
    2564:	e00e      	b.n	2584 <_sercom_get_default_pad+0x110>
    2566:	481f      	ldr	r0, [pc, #124]	; (25e4 <_sercom_get_default_pad+0x170>)
    2568:	e00c      	b.n	2584 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    256a:	2000      	movs	r0, #0
    256c:	e00a      	b.n	2584 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    256e:	481e      	ldr	r0, [pc, #120]	; (25e8 <_sercom_get_default_pad+0x174>)
    2570:	e008      	b.n	2584 <_sercom_get_default_pad+0x110>
    2572:	481e      	ldr	r0, [pc, #120]	; (25ec <_sercom_get_default_pad+0x178>)
    2574:	e006      	b.n	2584 <_sercom_get_default_pad+0x110>
    2576:	481e      	ldr	r0, [pc, #120]	; (25f0 <_sercom_get_default_pad+0x17c>)
    2578:	e004      	b.n	2584 <_sercom_get_default_pad+0x110>
    257a:	481e      	ldr	r0, [pc, #120]	; (25f4 <_sercom_get_default_pad+0x180>)
    257c:	e002      	b.n	2584 <_sercom_get_default_pad+0x110>
    257e:	481e      	ldr	r0, [pc, #120]	; (25f8 <_sercom_get_default_pad+0x184>)
    2580:	e000      	b.n	2584 <_sercom_get_default_pad+0x110>
    2582:	481e      	ldr	r0, [pc, #120]	; (25fc <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    2584:	4770      	bx	lr
    2586:	46c0      	nop			; (mov r8, r8)
    2588:	42000c00 	.word	0x42000c00
    258c:	42000400 	.word	0x42000400
    2590:	42000800 	.word	0x42000800
    2594:	42001400 	.word	0x42001400
    2598:	42001800 	.word	0x42001800
    259c:	42001000 	.word	0x42001000
    25a0:	00050003 	.word	0x00050003
    25a4:	00060003 	.word	0x00060003
    25a8:	00070003 	.word	0x00070003
    25ac:	00110002 	.word	0x00110002
    25b0:	00120002 	.word	0x00120002
    25b4:	00130002 	.word	0x00130002
    25b8:	000d0002 	.word	0x000d0002
    25bc:	000e0002 	.word	0x000e0002
    25c0:	000f0002 	.word	0x000f0002
    25c4:	00170002 	.word	0x00170002
    25c8:	00180002 	.word	0x00180002
    25cc:	00190002 	.word	0x00190002
    25d0:	00290003 	.word	0x00290003
    25d4:	002a0003 	.word	0x002a0003
    25d8:	002b0003 	.word	0x002b0003
    25dc:	00230003 	.word	0x00230003
    25e0:	00200003 	.word	0x00200003
    25e4:	00210003 	.word	0x00210003
    25e8:	00040003 	.word	0x00040003
    25ec:	00100002 	.word	0x00100002
    25f0:	000c0002 	.word	0x000c0002
    25f4:	00160002 	.word	0x00160002
    25f8:	00280003 	.word	0x00280003
    25fc:	00220003 	.word	0x00220003

00002600 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2600:	b530      	push	{r4, r5, lr}
    2602:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2604:	4b0c      	ldr	r3, [pc, #48]	; (2638 <_sercom_get_sercom_inst_index+0x38>)
    2606:	466a      	mov	r2, sp
    2608:	cb32      	ldmia	r3!, {r1, r4, r5}
    260a:	c232      	stmia	r2!, {r1, r4, r5}
    260c:	cb32      	ldmia	r3!, {r1, r4, r5}
    260e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2610:	9b00      	ldr	r3, [sp, #0]
    2612:	4283      	cmp	r3, r0
    2614:	d006      	beq.n	2624 <_sercom_get_sercom_inst_index+0x24>
    2616:	2301      	movs	r3, #1
    2618:	009a      	lsls	r2, r3, #2
    261a:	4669      	mov	r1, sp
    261c:	5852      	ldr	r2, [r2, r1]
    261e:	4282      	cmp	r2, r0
    2620:	d103      	bne.n	262a <_sercom_get_sercom_inst_index+0x2a>
    2622:	e000      	b.n	2626 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2624:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2626:	b2d8      	uxtb	r0, r3
    2628:	e003      	b.n	2632 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    262a:	3301      	adds	r3, #1
    262c:	2b06      	cmp	r3, #6
    262e:	d1f3      	bne.n	2618 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2630:	2000      	movs	r0, #0
}
    2632:	b007      	add	sp, #28
    2634:	bd30      	pop	{r4, r5, pc}
    2636:	46c0      	nop			; (mov r8, r8)
    2638:	00004914 	.word	0x00004914

0000263c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    263c:	4770      	bx	lr
    263e:	46c0      	nop			; (mov r8, r8)

00002640 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2640:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2642:	4b0a      	ldr	r3, [pc, #40]	; (266c <_sercom_set_handler+0x2c>)
    2644:	781b      	ldrb	r3, [r3, #0]
    2646:	2b00      	cmp	r3, #0
    2648:	d10c      	bne.n	2664 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    264a:	4f09      	ldr	r7, [pc, #36]	; (2670 <_sercom_set_handler+0x30>)
    264c:	4e09      	ldr	r6, [pc, #36]	; (2674 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    264e:	4d0a      	ldr	r5, [pc, #40]	; (2678 <_sercom_set_handler+0x38>)
    2650:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2652:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    2654:	195a      	adds	r2, r3, r5
    2656:	6014      	str	r4, [r2, #0]
    2658:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    265a:	2b18      	cmp	r3, #24
    265c:	d1f9      	bne.n	2652 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    265e:	2201      	movs	r2, #1
    2660:	4b02      	ldr	r3, [pc, #8]	; (266c <_sercom_set_handler+0x2c>)
    2662:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2664:	0080      	lsls	r0, r0, #2
    2666:	4b02      	ldr	r3, [pc, #8]	; (2670 <_sercom_set_handler+0x30>)
    2668:	50c1      	str	r1, [r0, r3]
}
    266a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    266c:	200000da 	.word	0x200000da
    2670:	200000dc 	.word	0x200000dc
    2674:	0000263d 	.word	0x0000263d
    2678:	200001ec 	.word	0x200001ec

0000267c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    267c:	b510      	push	{r4, lr}
    267e:	b082      	sub	sp, #8
    2680:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2682:	2206      	movs	r2, #6
    2684:	4905      	ldr	r1, [pc, #20]	; (269c <_sercom_get_interrupt_vector+0x20>)
    2686:	4668      	mov	r0, sp
    2688:	4b05      	ldr	r3, [pc, #20]	; (26a0 <_sercom_get_interrupt_vector+0x24>)
    268a:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    268c:	0020      	movs	r0, r4
    268e:	4b05      	ldr	r3, [pc, #20]	; (26a4 <_sercom_get_interrupt_vector+0x28>)
    2690:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2692:	466b      	mov	r3, sp
    2694:	5618      	ldrsb	r0, [r3, r0]
}
    2696:	b002      	add	sp, #8
    2698:	bd10      	pop	{r4, pc}
    269a:	46c0      	nop			; (mov r8, r8)
    269c:	0000492c 	.word	0x0000492c
    26a0:	00003d99 	.word	0x00003d99
    26a4:	00002601 	.word	0x00002601

000026a8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    26a8:	b510      	push	{r4, lr}
    26aa:	4b02      	ldr	r3, [pc, #8]	; (26b4 <SERCOM0_Handler+0xc>)
    26ac:	681b      	ldr	r3, [r3, #0]
    26ae:	2000      	movs	r0, #0
    26b0:	4798      	blx	r3
    26b2:	bd10      	pop	{r4, pc}
    26b4:	200000dc 	.word	0x200000dc

000026b8 <SERCOM1_Handler>:
    26b8:	b510      	push	{r4, lr}
    26ba:	4b02      	ldr	r3, [pc, #8]	; (26c4 <SERCOM1_Handler+0xc>)
    26bc:	685b      	ldr	r3, [r3, #4]
    26be:	2001      	movs	r0, #1
    26c0:	4798      	blx	r3
    26c2:	bd10      	pop	{r4, pc}
    26c4:	200000dc 	.word	0x200000dc

000026c8 <SERCOM2_Handler>:
    26c8:	b510      	push	{r4, lr}
    26ca:	4b02      	ldr	r3, [pc, #8]	; (26d4 <SERCOM2_Handler+0xc>)
    26cc:	689b      	ldr	r3, [r3, #8]
    26ce:	2002      	movs	r0, #2
    26d0:	4798      	blx	r3
    26d2:	bd10      	pop	{r4, pc}
    26d4:	200000dc 	.word	0x200000dc

000026d8 <SERCOM3_Handler>:
    26d8:	b510      	push	{r4, lr}
    26da:	4b02      	ldr	r3, [pc, #8]	; (26e4 <SERCOM3_Handler+0xc>)
    26dc:	68db      	ldr	r3, [r3, #12]
    26de:	2003      	movs	r0, #3
    26e0:	4798      	blx	r3
    26e2:	bd10      	pop	{r4, pc}
    26e4:	200000dc 	.word	0x200000dc

000026e8 <SERCOM4_Handler>:
    26e8:	b510      	push	{r4, lr}
    26ea:	4b02      	ldr	r3, [pc, #8]	; (26f4 <SERCOM4_Handler+0xc>)
    26ec:	691b      	ldr	r3, [r3, #16]
    26ee:	2004      	movs	r0, #4
    26f0:	4798      	blx	r3
    26f2:	bd10      	pop	{r4, pc}
    26f4:	200000dc 	.word	0x200000dc

000026f8 <SERCOM5_Handler>:
    26f8:	b510      	push	{r4, lr}
    26fa:	4b02      	ldr	r3, [pc, #8]	; (2704 <SERCOM5_Handler+0xc>)
    26fc:	695b      	ldr	r3, [r3, #20]
    26fe:	2005      	movs	r0, #5
    2700:	4798      	blx	r3
    2702:	bd10      	pop	{r4, pc}
    2704:	200000dc 	.word	0x200000dc

00002708 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2708:	b5f0      	push	{r4, r5, r6, r7, lr}
    270a:	4657      	mov	r7, sl
    270c:	464e      	mov	r6, r9
    270e:	4645      	mov	r5, r8
    2710:	b4e0      	push	{r5, r6, r7}
    2712:	b088      	sub	sp, #32
    2714:	4680      	mov	r8, r0
    2716:	000e      	movs	r6, r1
    2718:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    271a:	0003      	movs	r3, r0
    271c:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    271e:	680b      	ldr	r3, [r1, #0]
    2720:	079b      	lsls	r3, r3, #30
    2722:	d400      	bmi.n	2726 <spi_init+0x1e>
    2724:	e0a7      	b.n	2876 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    2726:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2728:	9303      	str	r3, [sp, #12]
    272a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    272c:	9304      	str	r3, [sp, #16]
    272e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    2730:	9305      	str	r3, [sp, #20]
    2732:	6b53      	ldr	r3, [r2, #52]	; 0x34
    2734:	9306      	str	r3, [sp, #24]
    2736:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    2738:	231f      	movs	r3, #31
    273a:	4699      	mov	r9, r3
    273c:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    273e:	00bb      	lsls	r3, r7, #2
    2740:	aa03      	add	r2, sp, #12
    2742:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2744:	2800      	cmp	r0, #0
    2746:	d102      	bne.n	274e <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2748:	0030      	movs	r0, r6
    274a:	4baf      	ldr	r3, [pc, #700]	; (2a08 <spi_init+0x300>)
    274c:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    274e:	1c43      	adds	r3, r0, #1
    2750:	d028      	beq.n	27a4 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    2752:	0402      	lsls	r2, r0, #16
    2754:	0c13      	lsrs	r3, r2, #16
    2756:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    2758:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    275a:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    275c:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    275e:	0603      	lsls	r3, r0, #24
    2760:	d404      	bmi.n	276c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    2762:	094b      	lsrs	r3, r1, #5
    2764:	01db      	lsls	r3, r3, #7
    2766:	2282      	movs	r2, #130	; 0x82
    2768:	05d2      	lsls	r2, r2, #23
    276a:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    276c:	464b      	mov	r3, r9
    276e:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    2770:	18e8      	adds	r0, r5, r3
    2772:	3040      	adds	r0, #64	; 0x40
    2774:	7800      	ldrb	r0, [r0, #0]
    2776:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    2778:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    277a:	4652      	mov	r2, sl
    277c:	07d2      	lsls	r2, r2, #31
    277e:	d50a      	bpl.n	2796 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    2780:	085b      	lsrs	r3, r3, #1
    2782:	18eb      	adds	r3, r5, r3
    2784:	3330      	adds	r3, #48	; 0x30
    2786:	7818      	ldrb	r0, [r3, #0]
    2788:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    278a:	07cb      	lsls	r3, r1, #31
    278c:	d501      	bpl.n	2792 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    278e:	0900      	lsrs	r0, r0, #4
    2790:	e001      	b.n	2796 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    2792:	230f      	movs	r3, #15
    2794:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    2796:	4584      	cmp	ip, r0
    2798:	d004      	beq.n	27a4 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    279a:	2300      	movs	r3, #0
    279c:	4642      	mov	r2, r8
    279e:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    27a0:	201c      	movs	r0, #28
    27a2:	e12b      	b.n	29fc <spi_init+0x2f4>
    27a4:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    27a6:	2f04      	cmp	r7, #4
    27a8:	d1c8      	bne.n	273c <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    27aa:	2012      	movs	r0, #18
    27ac:	4b97      	ldr	r3, [pc, #604]	; (2a0c <spi_init+0x304>)
    27ae:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    27b0:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    27b2:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    27b4:	2b01      	cmp	r3, #1
    27b6:	d112      	bne.n	27de <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    27b8:	aa02      	add	r2, sp, #8
    27ba:	0001      	movs	r1, r0
    27bc:	69a0      	ldr	r0, [r4, #24]
    27be:	4b94      	ldr	r3, [pc, #592]	; (2a10 <spi_init+0x308>)
    27c0:	4798      	blx	r3
    27c2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    27c4:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    27c6:	2b00      	cmp	r3, #0
    27c8:	d000      	beq.n	27cc <spi_init+0xc4>
    27ca:	e117      	b.n	29fc <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    27cc:	7b33      	ldrb	r3, [r6, #12]
    27ce:	b2db      	uxtb	r3, r3
    27d0:	aa02      	add	r2, sp, #8
    27d2:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    27d4:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    27d6:	429a      	cmp	r2, r3
    27d8:	d000      	beq.n	27dc <spi_init+0xd4>
    27da:	e10f      	b.n	29fc <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    27dc:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    27de:	7825      	ldrb	r5, [r4, #0]
    27e0:	2d00      	cmp	r5, #0
    27e2:	d114      	bne.n	280e <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    27e4:	6832      	ldr	r2, [r6, #0]
    27e6:	7fe3      	ldrb	r3, [r4, #31]
    27e8:	041b      	lsls	r3, r3, #16
    27ea:	7fa1      	ldrb	r1, [r4, #30]
    27ec:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    27ee:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    27f0:	4293      	cmp	r3, r2
    27f2:	d000      	beq.n	27f6 <spi_init+0xee>
    27f4:	e102      	b.n	29fc <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    27f6:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    27f8:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    27fa:	2220      	movs	r2, #32
    27fc:	5ca2      	ldrb	r2, [r4, r2]
    27fe:	2a00      	cmp	r2, #0
    2800:	d001      	beq.n	2806 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2802:	2240      	movs	r2, #64	; 0x40
    2804:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    2806:	2208      	movs	r2, #8
    2808:	430a      	orrs	r2, r1
    280a:	4317      	orrs	r7, r2
    280c:	e000      	b.n	2810 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    280e:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2810:	6862      	ldr	r2, [r4, #4]
    2812:	68a1      	ldr	r1, [r4, #8]
    2814:	430a      	orrs	r2, r1
    2816:	68e1      	ldr	r1, [r4, #12]
    2818:	430a      	orrs	r2, r1
    281a:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    281c:	7c21      	ldrb	r1, [r4, #16]
    281e:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    2820:	7c61      	ldrb	r1, [r4, #17]
    2822:	2900      	cmp	r1, #0
    2824:	d001      	beq.n	282a <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2826:	2180      	movs	r1, #128	; 0x80
    2828:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    282a:	7ca1      	ldrb	r1, [r4, #18]
    282c:	2900      	cmp	r1, #0
    282e:	d002      	beq.n	2836 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2830:	2180      	movs	r1, #128	; 0x80
    2832:	0289      	lsls	r1, r1, #10
    2834:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    2836:	7ce1      	ldrb	r1, [r4, #19]
    2838:	2900      	cmp	r1, #0
    283a:	d002      	beq.n	2842 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    283c:	2180      	movs	r1, #128	; 0x80
    283e:	0089      	lsls	r1, r1, #2
    2840:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    2842:	7d21      	ldrb	r1, [r4, #20]
    2844:	2900      	cmp	r1, #0
    2846:	d002      	beq.n	284e <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2848:	2180      	movs	r1, #128	; 0x80
    284a:	0189      	lsls	r1, r1, #6
    284c:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    284e:	6830      	ldr	r0, [r6, #0]
    2850:	2102      	movs	r1, #2
    2852:	430a      	orrs	r2, r1
    2854:	4282      	cmp	r2, r0
    2856:	d109      	bne.n	286c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    2858:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    285a:	429a      	cmp	r2, r3
    285c:	d106      	bne.n	286c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    285e:	4643      	mov	r3, r8
    2860:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    2862:	7c23      	ldrb	r3, [r4, #16]
    2864:	4642      	mov	r2, r8
    2866:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    2868:	2000      	movs	r0, #0
    286a:	e0c7      	b.n	29fc <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    286c:	2300      	movs	r3, #0
    286e:	4642      	mov	r2, r8
    2870:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    2872:	201c      	movs	r0, #28
    2874:	e0c2      	b.n	29fc <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2876:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2878:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    287a:	07db      	lsls	r3, r3, #31
    287c:	d500      	bpl.n	2880 <spi_init+0x178>
    287e:	e0bd      	b.n	29fc <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2880:	0008      	movs	r0, r1
    2882:	4b64      	ldr	r3, [pc, #400]	; (2a14 <spi_init+0x30c>)
    2884:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    2886:	2805      	cmp	r0, #5
    2888:	d002      	beq.n	2890 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    288a:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    288c:	3013      	adds	r0, #19
    288e:	e001      	b.n	2894 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    2890:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    2892:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    2894:	4960      	ldr	r1, [pc, #384]	; (2a18 <spi_init+0x310>)
    2896:	69ca      	ldr	r2, [r1, #28]
    2898:	2301      	movs	r3, #1
    289a:	40ab      	lsls	r3, r5
    289c:	4313      	orrs	r3, r2
    289e:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    28a0:	a907      	add	r1, sp, #28
    28a2:	2724      	movs	r7, #36	; 0x24
    28a4:	5de3      	ldrb	r3, [r4, r7]
    28a6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    28a8:	b2c5      	uxtb	r5, r0
    28aa:	0028      	movs	r0, r5
    28ac:	4b5b      	ldr	r3, [pc, #364]	; (2a1c <spi_init+0x314>)
    28ae:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    28b0:	0028      	movs	r0, r5
    28b2:	4b5b      	ldr	r3, [pc, #364]	; (2a20 <spi_init+0x318>)
    28b4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    28b6:	5de0      	ldrb	r0, [r4, r7]
    28b8:	2100      	movs	r1, #0
    28ba:	4b5a      	ldr	r3, [pc, #360]	; (2a24 <spi_init+0x31c>)
    28bc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    28be:	7823      	ldrb	r3, [r4, #0]
    28c0:	2b01      	cmp	r3, #1
    28c2:	d103      	bne.n	28cc <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    28c4:	6832      	ldr	r2, [r6, #0]
    28c6:	330b      	adds	r3, #11
    28c8:	4313      	orrs	r3, r2
    28ca:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    28cc:	7823      	ldrb	r3, [r4, #0]
    28ce:	2b00      	cmp	r3, #0
    28d0:	d103      	bne.n	28da <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    28d2:	6832      	ldr	r2, [r6, #0]
    28d4:	3308      	adds	r3, #8
    28d6:	4313      	orrs	r3, r2
    28d8:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    28da:	4643      	mov	r3, r8
    28dc:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    28de:	ab02      	add	r3, sp, #8
    28e0:	2280      	movs	r2, #128	; 0x80
    28e2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    28e4:	2200      	movs	r2, #0
    28e6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    28e8:	2101      	movs	r1, #1
    28ea:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    28ec:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    28ee:	7823      	ldrb	r3, [r4, #0]
    28f0:	2b00      	cmp	r3, #0
    28f2:	d101      	bne.n	28f8 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    28f4:	ab02      	add	r3, sp, #8
    28f6:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    28f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    28fa:	9303      	str	r3, [sp, #12]
    28fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    28fe:	9304      	str	r3, [sp, #16]
    2900:	6b23      	ldr	r3, [r4, #48]	; 0x30
    2902:	9305      	str	r3, [sp, #20]
    2904:	6b63      	ldr	r3, [r4, #52]	; 0x34
    2906:	9306      	str	r3, [sp, #24]
    2908:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    290a:	ad02      	add	r5, sp, #8
    290c:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    290e:	00bb      	lsls	r3, r7, #2
    2910:	aa03      	add	r2, sp, #12
    2912:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2914:	2800      	cmp	r0, #0
    2916:	d102      	bne.n	291e <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2918:	0030      	movs	r0, r6
    291a:	4b3b      	ldr	r3, [pc, #236]	; (2a08 <spi_init+0x300>)
    291c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    291e:	1c43      	adds	r3, r0, #1
    2920:	d005      	beq.n	292e <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2922:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2924:	0c00      	lsrs	r0, r0, #16
    2926:	b2c0      	uxtb	r0, r0
    2928:	0029      	movs	r1, r5
    292a:	4b3f      	ldr	r3, [pc, #252]	; (2a28 <spi_init+0x320>)
    292c:	4798      	blx	r3
    292e:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2930:	2f04      	cmp	r7, #4
    2932:	d1eb      	bne.n	290c <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    2934:	7823      	ldrb	r3, [r4, #0]
    2936:	4642      	mov	r2, r8
    2938:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    293a:	7c23      	ldrb	r3, [r4, #16]
    293c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    293e:	7ca3      	ldrb	r3, [r4, #18]
    2940:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2942:	7d23      	ldrb	r3, [r4, #20]
    2944:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    2946:	2200      	movs	r2, #0
    2948:	466b      	mov	r3, sp
    294a:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    294c:	7823      	ldrb	r3, [r4, #0]
    294e:	2b01      	cmp	r3, #1
    2950:	d115      	bne.n	297e <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2952:	4643      	mov	r3, r8
    2954:	6818      	ldr	r0, [r3, #0]
    2956:	4b2f      	ldr	r3, [pc, #188]	; (2a14 <spi_init+0x30c>)
    2958:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    295a:	3013      	adds	r0, #19
    295c:	b2c0      	uxtb	r0, r0
    295e:	4b2b      	ldr	r3, [pc, #172]	; (2a0c <spi_init+0x304>)
    2960:	4798      	blx	r3
    2962:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2964:	466b      	mov	r3, sp
    2966:	1d9a      	adds	r2, r3, #6
    2968:	69a0      	ldr	r0, [r4, #24]
    296a:	4b29      	ldr	r3, [pc, #164]	; (2a10 <spi_init+0x308>)
    296c:	4798      	blx	r3
    296e:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2970:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2972:	2b00      	cmp	r3, #0
    2974:	d142      	bne.n	29fc <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2976:	466b      	mov	r3, sp
    2978:	3306      	adds	r3, #6
    297a:	781b      	ldrb	r3, [r3, #0]
    297c:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    297e:	7823      	ldrb	r3, [r4, #0]
    2980:	2b00      	cmp	r3, #0
    2982:	d10f      	bne.n	29a4 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2984:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2986:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2988:	6a70      	ldr	r0, [r6, #36]	; 0x24
    298a:	7fe1      	ldrb	r1, [r4, #31]
    298c:	0409      	lsls	r1, r1, #16
    298e:	7fa5      	ldrb	r5, [r4, #30]
    2990:	4329      	orrs	r1, r5
    2992:	4301      	orrs	r1, r0
    2994:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2996:	2220      	movs	r2, #32
    2998:	5ca2      	ldrb	r2, [r4, r2]
    299a:	2a00      	cmp	r2, #0
    299c:	d004      	beq.n	29a8 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    299e:	2140      	movs	r1, #64	; 0x40
    29a0:	430b      	orrs	r3, r1
    29a2:	e001      	b.n	29a8 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    29a4:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    29a6:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    29a8:	6862      	ldr	r2, [r4, #4]
    29aa:	68a1      	ldr	r1, [r4, #8]
    29ac:	430a      	orrs	r2, r1
    29ae:	68e1      	ldr	r1, [r4, #12]
    29b0:	430a      	orrs	r2, r1
    29b2:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    29b4:	7c21      	ldrb	r1, [r4, #16]
    29b6:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    29b8:	7c61      	ldrb	r1, [r4, #17]
    29ba:	2900      	cmp	r1, #0
    29bc:	d103      	bne.n	29c6 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    29be:	491b      	ldr	r1, [pc, #108]	; (2a2c <spi_init+0x324>)
    29c0:	7889      	ldrb	r1, [r1, #2]
    29c2:	0789      	lsls	r1, r1, #30
    29c4:	d501      	bpl.n	29ca <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    29c6:	2180      	movs	r1, #128	; 0x80
    29c8:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    29ca:	7ca1      	ldrb	r1, [r4, #18]
    29cc:	2900      	cmp	r1, #0
    29ce:	d002      	beq.n	29d6 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    29d0:	2180      	movs	r1, #128	; 0x80
    29d2:	0289      	lsls	r1, r1, #10
    29d4:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    29d6:	7ce1      	ldrb	r1, [r4, #19]
    29d8:	2900      	cmp	r1, #0
    29da:	d002      	beq.n	29e2 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    29dc:	2180      	movs	r1, #128	; 0x80
    29de:	0089      	lsls	r1, r1, #2
    29e0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    29e2:	7d21      	ldrb	r1, [r4, #20]
    29e4:	2900      	cmp	r1, #0
    29e6:	d002      	beq.n	29ee <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    29e8:	2180      	movs	r1, #128	; 0x80
    29ea:	0189      	lsls	r1, r1, #6
    29ec:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    29ee:	6831      	ldr	r1, [r6, #0]
    29f0:	430a      	orrs	r2, r1
    29f2:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    29f4:	6872      	ldr	r2, [r6, #4]
    29f6:	4313      	orrs	r3, r2
    29f8:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    29fa:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    29fc:	b008      	add	sp, #32
    29fe:	bc1c      	pop	{r2, r3, r4}
    2a00:	4690      	mov	r8, r2
    2a02:	4699      	mov	r9, r3
    2a04:	46a2      	mov	sl, r4
    2a06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a08:	00002475 	.word	0x00002475
    2a0c:	00003941 	.word	0x00003941
    2a10:	00002239 	.word	0x00002239
    2a14:	00002601 	.word	0x00002601
    2a18:	40000800 	.word	0x40000800
    2a1c:	0000391d 	.word	0x0000391d
    2a20:	000038ad 	.word	0x000038ad
    2a24:	00002429 	.word	0x00002429
    2a28:	00003a19 	.word	0x00003a19
    2a2c:	41002000 	.word	0x41002000

00002a30 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    2a30:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a32:	465f      	mov	r7, fp
    2a34:	464e      	mov	r6, r9
    2a36:	4645      	mov	r5, r8
    2a38:	b4e0      	push	{r5, r6, r7}
    2a3a:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2a3c:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    2a3e:	2a00      	cmp	r2, #0
    2a40:	d06a      	beq.n	2b18 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    2a42:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    2a44:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    2a46:	2900      	cmp	r1, #0
    2a48:	d066      	beq.n	2b18 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2a4a:	7941      	ldrb	r1, [r0, #5]
    2a4c:	2900      	cmp	r1, #0
    2a4e:	d105      	bne.n	2a5c <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2a50:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2a52:	7e0c      	ldrb	r4, [r1, #24]
    2a54:	07a4      	lsls	r4, r4, #30
    2a56:	d501      	bpl.n	2a5c <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2a58:	2402      	movs	r4, #2
    2a5a:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    2a5c:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    2a5e:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2a60:	2102      	movs	r1, #2
    2a62:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    2a64:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2a66:	05db      	lsls	r3, r3, #23
    2a68:	0ddb      	lsrs	r3, r3, #23
    2a6a:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    2a6c:	7944      	ldrb	r4, [r0, #5]
    2a6e:	2c01      	cmp	r4, #1
    2a70:	d108      	bne.n	2a84 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2a72:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2a74:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    2a76:	420c      	tst	r4, r1
    2a78:	d0fc      	beq.n	2a74 <spi_read_buffer_wait+0x44>
    2a7a:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2a7c:	420c      	tst	r4, r1
    2a7e:	d01a      	beq.n	2ab6 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2a80:	4644      	mov	r4, r8
    2a82:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2a84:	7944      	ldrb	r4, [r0, #5]
    2a86:	2c00      	cmp	r4, #0
    2a88:	d115      	bne.n	2ab6 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2a8a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2a8c:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    2a8e:	422c      	tst	r4, r5
    2a90:	d106      	bne.n	2aa0 <spi_read_buffer_wait+0x70>
    2a92:	4c24      	ldr	r4, [pc, #144]	; (2b24 <spi_read_buffer_wait+0xf4>)
    2a94:	7e1f      	ldrb	r7, [r3, #24]
    2a96:	422f      	tst	r7, r5
    2a98:	d102      	bne.n	2aa0 <spi_read_buffer_wait+0x70>
    2a9a:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2a9c:	2c00      	cmp	r4, #0
    2a9e:	d1f9      	bne.n	2a94 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2aa0:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2aa2:	4667      	mov	r7, ip
    2aa4:	423c      	tst	r4, r7
    2aa6:	d003      	beq.n	2ab0 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2aa8:	2202      	movs	r2, #2
    2aaa:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    2aac:	2404      	movs	r4, #4
    2aae:	e033      	b.n	2b18 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2ab0:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    2ab2:	422c      	tst	r4, r5
    2ab4:	d02d      	beq.n	2b12 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ab6:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2ab8:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    2aba:	422c      	tst	r4, r5
    2abc:	d0fc      	beq.n	2ab8 <spi_read_buffer_wait+0x88>
    2abe:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2ac0:	422c      	tst	r4, r5
    2ac2:	d028      	beq.n	2b16 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2ac4:	8b5c      	ldrh	r4, [r3, #26]
    2ac6:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    2ac8:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2aca:	465f      	mov	r7, fp
    2acc:	422f      	tst	r7, r5
    2ace:	d001      	beq.n	2ad4 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2ad0:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    2ad2:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2ad4:	7987      	ldrb	r7, [r0, #6]
    2ad6:	2f01      	cmp	r7, #1
    2ad8:	d103      	bne.n	2ae2 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2adc:	05db      	lsls	r3, r3, #23
    2ade:	0ddb      	lsrs	r3, r3, #23
    2ae0:	e001      	b.n	2ae6 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2ae4:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    2ae6:	2c00      	cmp	r4, #0
    2ae8:	d116      	bne.n	2b18 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    2aea:	1c74      	adds	r4, r6, #1
    2aec:	b2a4      	uxth	r4, r4
    2aee:	464f      	mov	r7, r9
    2af0:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2af2:	7987      	ldrb	r7, [r0, #6]
    2af4:	2f01      	cmp	r7, #1
    2af6:	d105      	bne.n	2b04 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    2af8:	3602      	adds	r6, #2
    2afa:	b2b6      	uxth	r6, r6
    2afc:	0a1b      	lsrs	r3, r3, #8
    2afe:	464f      	mov	r7, r9
    2b00:	553b      	strb	r3, [r7, r4]
    2b02:	e000      	b.n	2b06 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    2b04:	0026      	movs	r6, r4
    2b06:	3a01      	subs	r2, #1
    2b08:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    2b0a:	2a00      	cmp	r2, #0
    2b0c:	d1ae      	bne.n	2a6c <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    2b0e:	2400      	movs	r4, #0
    2b10:	e002      	b.n	2b18 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2b12:	2412      	movs	r4, #18
    2b14:	e000      	b.n	2b18 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    2b16:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    2b18:	0020      	movs	r0, r4
    2b1a:	bc1c      	pop	{r2, r3, r4}
    2b1c:	4690      	mov	r8, r2
    2b1e:	4699      	mov	r9, r3
    2b20:	46a3      	mov	fp, r4
    2b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b24:	00002710 	.word	0x00002710

00002b28 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2b28:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2b2a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2b2c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2b2e:	2c01      	cmp	r4, #1
    2b30:	d172      	bne.n	2c18 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2b32:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2b34:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2b36:	2c00      	cmp	r4, #0
    2b38:	d16e      	bne.n	2c18 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    2b3a:	2a00      	cmp	r2, #0
    2b3c:	d05b      	beq.n	2bf6 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    2b3e:	784b      	ldrb	r3, [r1, #1]
    2b40:	2b00      	cmp	r3, #0
    2b42:	d046      	beq.n	2bd2 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2b44:	6803      	ldr	r3, [r0, #0]
    2b46:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2b48:	07db      	lsls	r3, r3, #31
    2b4a:	d411      	bmi.n	2b70 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2b4c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b4e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2b50:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b52:	2900      	cmp	r1, #0
    2b54:	d105      	bne.n	2b62 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    2b56:	095a      	lsrs	r2, r3, #5
    2b58:	01d2      	lsls	r2, r2, #7
    2b5a:	2182      	movs	r1, #130	; 0x82
    2b5c:	05c9      	lsls	r1, r1, #23
    2b5e:	468c      	mov	ip, r1
    2b60:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2b62:	211f      	movs	r1, #31
    2b64:	400b      	ands	r3, r1
    2b66:	391e      	subs	r1, #30
    2b68:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2b6a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2b6c:	2305      	movs	r3, #5
    2b6e:	e053      	b.n	2c18 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2b70:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b72:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2b74:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b76:	2c00      	cmp	r4, #0
    2b78:	d105      	bne.n	2b86 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    2b7a:	095a      	lsrs	r2, r3, #5
    2b7c:	01d2      	lsls	r2, r2, #7
    2b7e:	2482      	movs	r4, #130	; 0x82
    2b80:	05e4      	lsls	r4, r4, #23
    2b82:	46a4      	mov	ip, r4
    2b84:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2b86:	241f      	movs	r4, #31
    2b88:	4023      	ands	r3, r4
    2b8a:	3c1e      	subs	r4, #30
    2b8c:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2b8e:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2b90:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2b92:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2b94:	07d2      	lsls	r2, r2, #31
    2b96:	d501      	bpl.n	2b9c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2b98:	788a      	ldrb	r2, [r1, #2]
    2b9a:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2b9c:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2b9e:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2ba0:	2a00      	cmp	r2, #0
    2ba2:	d139      	bne.n	2c18 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ba4:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    2ba6:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2ba8:	7e13      	ldrb	r3, [r2, #24]
    2baa:	420b      	tst	r3, r1
    2bac:	d0fc      	beq.n	2ba8 <spi_select_slave+0x80>
    2bae:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2bb0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2bb2:	0749      	lsls	r1, r1, #29
    2bb4:	d530      	bpl.n	2c18 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2bb6:	8b53      	ldrh	r3, [r2, #26]
    2bb8:	075b      	lsls	r3, r3, #29
    2bba:	d501      	bpl.n	2bc0 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2bbc:	2304      	movs	r3, #4
    2bbe:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2bc0:	7983      	ldrb	r3, [r0, #6]
    2bc2:	2b01      	cmp	r3, #1
    2bc4:	d102      	bne.n	2bcc <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2bc6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2bc8:	2300      	movs	r3, #0
    2bca:	e025      	b.n	2c18 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2bcc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2bce:	2300      	movs	r3, #0
    2bd0:	e022      	b.n	2c18 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2bd2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2bd4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2bd6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2bd8:	2900      	cmp	r1, #0
    2bda:	d105      	bne.n	2be8 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    2bdc:	095a      	lsrs	r2, r3, #5
    2bde:	01d2      	lsls	r2, r2, #7
    2be0:	2182      	movs	r1, #130	; 0x82
    2be2:	05c9      	lsls	r1, r1, #23
    2be4:	468c      	mov	ip, r1
    2be6:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2be8:	211f      	movs	r1, #31
    2bea:	400b      	ands	r3, r1
    2bec:	391e      	subs	r1, #30
    2bee:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bf0:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2bf2:	2300      	movs	r3, #0
    2bf4:	e010      	b.n	2c18 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    2bf6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2bf8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2bfa:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2bfc:	2900      	cmp	r1, #0
    2bfe:	d105      	bne.n	2c0c <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    2c00:	095a      	lsrs	r2, r3, #5
    2c02:	01d2      	lsls	r2, r2, #7
    2c04:	2182      	movs	r1, #130	; 0x82
    2c06:	05c9      	lsls	r1, r1, #23
    2c08:	468c      	mov	ip, r1
    2c0a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2c0c:	211f      	movs	r1, #31
    2c0e:	400b      	ands	r3, r1
    2c10:	391e      	subs	r1, #30
    2c12:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2c14:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2c16:	2300      	movs	r3, #0
}
    2c18:	0018      	movs	r0, r3
    2c1a:	bd10      	pop	{r4, pc}

00002c1c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c1e:	465f      	mov	r7, fp
    2c20:	4656      	mov	r6, sl
    2c22:	464d      	mov	r5, r9
    2c24:	4644      	mov	r4, r8
    2c26:	b4f0      	push	{r4, r5, r6, r7}
    2c28:	b083      	sub	sp, #12
    2c2a:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2c2c:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2c2e:	2a00      	cmp	r2, #0
    2c30:	d100      	bne.n	2c34 <spi_write_buffer_wait+0x18>
    2c32:	e0e5      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2c34:	7943      	ldrb	r3, [r0, #5]
    2c36:	2b00      	cmp	r3, #0
    2c38:	d105      	bne.n	2c46 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2c3a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2c3c:	7e1c      	ldrb	r4, [r3, #24]
    2c3e:	07a2      	lsls	r2, r4, #30
    2c40:	d501      	bpl.n	2c46 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2c42:	2402      	movs	r4, #2
    2c44:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2c46:	465d      	mov	r5, fp
    2c48:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    2c4a:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2c4c:	2202      	movs	r2, #2
    2c4e:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    2c50:	3202      	adds	r2, #2
    2c52:	4690      	mov	r8, r2
    2c54:	e08c      	b.n	2d70 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2c56:	7942      	ldrb	r2, [r0, #5]
    2c58:	2a00      	cmp	r2, #0
    2c5a:	d116      	bne.n	2c8a <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2c5c:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c5e:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    2c60:	421e      	tst	r6, r3
    2c62:	d106      	bne.n	2c72 <spi_write_buffer_wait+0x56>
    2c64:	4e6a      	ldr	r6, [pc, #424]	; (2e10 <spi_write_buffer_wait+0x1f4>)
    2c66:	7e17      	ldrb	r7, [r2, #24]
    2c68:	421f      	tst	r7, r3
    2c6a:	d102      	bne.n	2c72 <spi_write_buffer_wait+0x56>
    2c6c:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2c6e:	2e00      	cmp	r6, #0
    2c70:	d1f9      	bne.n	2c66 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2c72:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2c74:	4661      	mov	r1, ip
    2c76:	420e      	tst	r6, r1
    2c78:	d003      	beq.n	2c82 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2c7a:	2302      	movs	r3, #2
    2c7c:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    2c7e:	3302      	adds	r3, #2
    2c80:	e0be      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c82:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    2c84:	421a      	tst	r2, r3
    2c86:	d100      	bne.n	2c8a <spi_write_buffer_wait+0x6e>
    2c88:	e0b1      	b.n	2dee <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2c8a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c8c:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    2c8e:	421a      	tst	r2, r3
    2c90:	d0fc      	beq.n	2c8c <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2c92:	1c62      	adds	r2, r4, #1
    2c94:	b297      	uxth	r7, r2
    2c96:	4652      	mov	r2, sl
    2c98:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2c9a:	7981      	ldrb	r1, [r0, #6]
    2c9c:	2901      	cmp	r1, #1
    2c9e:	d002      	beq.n	2ca6 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2ca0:	b292      	uxth	r2, r2
    2ca2:	003c      	movs	r4, r7
    2ca4:	e005      	b.n	2cb2 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    2ca6:	3402      	adds	r4, #2
    2ca8:	b2a4      	uxth	r4, r4
    2caa:	4651      	mov	r1, sl
    2cac:	5dcf      	ldrb	r7, [r1, r7]
    2cae:	023f      	lsls	r7, r7, #8
    2cb0:	433a      	orrs	r2, r7
    2cb2:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2cb4:	421f      	tst	r7, r3
    2cb6:	d002      	beq.n	2cbe <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2cb8:	05d2      	lsls	r2, r2, #23
    2cba:	0dd2      	lsrs	r2, r2, #23
    2cbc:	62b2      	str	r2, [r6, #40]	; 0x28
    2cbe:	1e6a      	subs	r2, r5, #1
    2cc0:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    2cc2:	79c6      	ldrb	r6, [r0, #7]
    2cc4:	2e00      	cmp	r6, #0
    2cc6:	d057      	beq.n	2d78 <spi_write_buffer_wait+0x15c>
    2cc8:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    2cca:	7942      	ldrb	r2, [r0, #5]
    2ccc:	2a00      	cmp	r2, #0
    2cce:	d139      	bne.n	2d44 <spi_write_buffer_wait+0x128>
    2cd0:	4a50      	ldr	r2, [pc, #320]	; (2e14 <spi_write_buffer_wait+0x1f8>)
    2cd2:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    2cd4:	2d00      	cmp	r5, #0
    2cd6:	d020      	beq.n	2d1a <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2cd8:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2cda:	7e37      	ldrb	r7, [r6, #24]
    2cdc:	421f      	tst	r7, r3
    2cde:	d01c      	beq.n	2d1a <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    2ce0:	1c67      	adds	r7, r4, #1
    2ce2:	b2b9      	uxth	r1, r7
    2ce4:	4689      	mov	r9, r1
    2ce6:	9901      	ldr	r1, [sp, #4]
    2ce8:	5d09      	ldrb	r1, [r1, r4]
    2cea:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2cec:	7981      	ldrb	r1, [r0, #6]
    2cee:	2901      	cmp	r1, #1
    2cf0:	d003      	beq.n	2cfa <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2cf2:	4669      	mov	r1, sp
    2cf4:	880f      	ldrh	r7, [r1, #0]
    2cf6:	464c      	mov	r4, r9
    2cf8:	e007      	b.n	2d0a <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    2cfa:	3402      	adds	r4, #2
    2cfc:	b2a4      	uxth	r4, r4
    2cfe:	4649      	mov	r1, r9
    2d00:	9f01      	ldr	r7, [sp, #4]
    2d02:	5c79      	ldrb	r1, [r7, r1]
    2d04:	0209      	lsls	r1, r1, #8
    2d06:	9f00      	ldr	r7, [sp, #0]
    2d08:	430f      	orrs	r7, r1
    2d0a:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2d0c:	4219      	tst	r1, r3
    2d0e:	d002      	beq.n	2d16 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2d10:	05ff      	lsls	r7, r7, #23
    2d12:	0dff      	lsrs	r7, r7, #23
    2d14:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    2d16:	3d01      	subs	r5, #1
    2d18:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d1a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d1c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    2d1e:	4641      	mov	r1, r8
    2d20:	420f      	tst	r7, r1
    2d22:	d102      	bne.n	2d2a <spi_write_buffer_wait+0x10e>
    2d24:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2d26:	2a00      	cmp	r2, #0
    2d28:	d1d4      	bne.n	2cd4 <spi_write_buffer_wait+0xb8>
    2d2a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2d2c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    2d2e:	4667      	mov	r7, ip
    2d30:	423a      	tst	r2, r7
    2d32:	d003      	beq.n	2d3c <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2d34:	2302      	movs	r3, #2
    2d36:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2d38:	3302      	adds	r3, #2
    2d3a:	e061      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d3c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    2d3e:	4646      	mov	r6, r8
    2d40:	4232      	tst	r2, r6
    2d42:	d056      	beq.n	2df2 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d44:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d46:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    2d48:	4647      	mov	r7, r8
    2d4a:	423a      	tst	r2, r7
    2d4c:	d0fb      	beq.n	2d46 <spi_write_buffer_wait+0x12a>
    2d4e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2d50:	423a      	tst	r2, r7
    2d52:	d009      	beq.n	2d68 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2d54:	8b72      	ldrh	r2, [r6, #26]
    2d56:	423a      	tst	r2, r7
    2d58:	d000      	beq.n	2d5c <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2d5a:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2d5c:	7982      	ldrb	r2, [r0, #6]
    2d5e:	2a01      	cmp	r2, #1
    2d60:	d101      	bne.n	2d66 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2d62:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    2d64:	e000      	b.n	2d68 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2d66:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    2d68:	465a      	mov	r2, fp
    2d6a:	3a01      	subs	r2, #1
    2d6c:	b292      	uxth	r2, r2
    2d6e:	4693      	mov	fp, r2
    2d70:	3d01      	subs	r5, #1
    2d72:	b2ad      	uxth	r5, r5
    2d74:	468a      	mov	sl, r1
    2d76:	e000      	b.n	2d7a <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    2d78:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    2d7a:	4a27      	ldr	r2, [pc, #156]	; (2e18 <spi_write_buffer_wait+0x1fc>)
    2d7c:	4295      	cmp	r5, r2
    2d7e:	d000      	beq.n	2d82 <spi_write_buffer_wait+0x166>
    2d80:	e769      	b.n	2c56 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2d82:	7943      	ldrb	r3, [r0, #5]
    2d84:	2b01      	cmp	r3, #1
    2d86:	d106      	bne.n	2d96 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d88:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    2d8a:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2d8c:	7e0b      	ldrb	r3, [r1, #24]
    2d8e:	4213      	tst	r3, r2
    2d90:	d0fc      	beq.n	2d8c <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2d92:	2300      	movs	r3, #0
    2d94:	e034      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2d96:	2b00      	cmp	r3, #0
    2d98:	d12d      	bne.n	2df6 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    2d9a:	79c1      	ldrb	r1, [r0, #7]
    2d9c:	2900      	cmp	r1, #0
    2d9e:	d02f      	beq.n	2e00 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2da0:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2da2:	465b      	mov	r3, fp
    2da4:	465c      	mov	r4, fp
    2da6:	2b00      	cmp	r3, #0
    2da8:	d11b      	bne.n	2de2 <spi_write_buffer_wait+0x1c6>
    2daa:	e029      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2dac:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2dae:	422a      	tst	r2, r5
    2db0:	d102      	bne.n	2db8 <spi_write_buffer_wait+0x19c>
    2db2:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2db4:	2b00      	cmp	r3, #0
    2db6:	d1f9      	bne.n	2dac <spi_write_buffer_wait+0x190>
    2db8:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    2dba:	422b      	tst	r3, r5
    2dbc:	d01d      	beq.n	2dfa <spi_write_buffer_wait+0x1de>
    2dbe:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2dc0:	422b      	tst	r3, r5
    2dc2:	d009      	beq.n	2dd8 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2dc4:	8b4b      	ldrh	r3, [r1, #26]
    2dc6:	422b      	tst	r3, r5
    2dc8:	d000      	beq.n	2dcc <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2dca:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2dcc:	7983      	ldrb	r3, [r0, #6]
    2dce:	2b01      	cmp	r3, #1
    2dd0:	d101      	bne.n	2dd6 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2dd2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2dd4:	e000      	b.n	2dd8 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2dd6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    2dd8:	3c01      	subs	r4, #1
    2dda:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2ddc:	2c00      	cmp	r4, #0
    2dde:	d00e      	beq.n	2dfe <spi_write_buffer_wait+0x1e2>
    2de0:	e7ff      	b.n	2de2 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2de2:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2de4:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2de6:	422b      	tst	r3, r5
    2de8:	d1e6      	bne.n	2db8 <spi_write_buffer_wait+0x19c>
    2dea:	4b09      	ldr	r3, [pc, #36]	; (2e10 <spi_write_buffer_wait+0x1f4>)
    2dec:	e7de      	b.n	2dac <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2dee:	2312      	movs	r3, #18
    2df0:	e006      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2df2:	2312      	movs	r3, #18
    2df4:	e004      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2df6:	2300      	movs	r3, #0
    2df8:	e002      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2dfa:	2312      	movs	r3, #18
    2dfc:	e000      	b.n	2e00 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2dfe:	2300      	movs	r3, #0
}
    2e00:	0018      	movs	r0, r3
    2e02:	b003      	add	sp, #12
    2e04:	bc3c      	pop	{r2, r3, r4, r5}
    2e06:	4690      	mov	r8, r2
    2e08:	4699      	mov	r9, r3
    2e0a:	46a2      	mov	sl, r4
    2e0c:	46ab      	mov	fp, r5
    2e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e10:	00002710 	.word	0x00002710
    2e14:	00002711 	.word	0x00002711
    2e18:	0000ffff 	.word	0x0000ffff

00002e1c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e1e:	465f      	mov	r7, fp
    2e20:	4656      	mov	r6, sl
    2e22:	464d      	mov	r5, r9
    2e24:	4644      	mov	r4, r8
    2e26:	b4f0      	push	{r4, r5, r6, r7}
    2e28:	b091      	sub	sp, #68	; 0x44
    2e2a:	0005      	movs	r5, r0
    2e2c:	000c      	movs	r4, r1
    2e2e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2e30:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2e32:	0008      	movs	r0, r1
    2e34:	4bcf      	ldr	r3, [pc, #828]	; (3174 <usart_init+0x358>)
    2e36:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    2e38:	2805      	cmp	r0, #5
    2e3a:	d002      	beq.n	2e42 <usart_init+0x26>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    2e3c:	0007      	movs	r7, r0
    2e3e:	3713      	adds	r7, #19
    2e40:	e000      	b.n	2e44 <usart_init+0x28>
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    2e42:	2719      	movs	r7, #25
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2e44:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2e46:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2e48:	07d2      	lsls	r2, r2, #31
    2e4a:	d500      	bpl.n	2e4e <usart_init+0x32>
    2e4c:	e18a      	b.n	3164 <usart_init+0x348>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2e4e:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2e50:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2e52:	0792      	lsls	r2, r2, #30
    2e54:	d500      	bpl.n	2e58 <usart_init+0x3c>
    2e56:	e185      	b.n	3164 <usart_init+0x348>
    2e58:	49c7      	ldr	r1, [pc, #796]	; (3178 <usart_init+0x35c>)
    2e5a:	69ca      	ldr	r2, [r1, #28]
    2e5c:	3001      	adds	r0, #1
    2e5e:	3b1b      	subs	r3, #27
    2e60:	4083      	lsls	r3, r0
    2e62:	4313      	orrs	r3, r2
    2e64:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2e66:	a90f      	add	r1, sp, #60	; 0x3c
    2e68:	2335      	movs	r3, #53	; 0x35
    2e6a:	4698      	mov	r8, r3
    2e6c:	5cf3      	ldrb	r3, [r6, r3]
    2e6e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2e70:	b2ff      	uxtb	r7, r7
    2e72:	0038      	movs	r0, r7
    2e74:	4bc1      	ldr	r3, [pc, #772]	; (317c <usart_init+0x360>)
    2e76:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2e78:	0038      	movs	r0, r7
    2e7a:	4bc1      	ldr	r3, [pc, #772]	; (3180 <usart_init+0x364>)
    2e7c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2e7e:	4643      	mov	r3, r8
    2e80:	5cf0      	ldrb	r0, [r6, r3]
    2e82:	2100      	movs	r1, #0
    2e84:	4bbf      	ldr	r3, [pc, #764]	; (3184 <usart_init+0x368>)
    2e86:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    2e88:	7af3      	ldrb	r3, [r6, #11]
    2e8a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2e8c:	232c      	movs	r3, #44	; 0x2c
    2e8e:	5cf3      	ldrb	r3, [r6, r3]
    2e90:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2e92:	232d      	movs	r3, #45	; 0x2d
    2e94:	5cf3      	ldrb	r3, [r6, r3]
    2e96:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    2e98:	7ef3      	ldrb	r3, [r6, #27]
    2e9a:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2e9c:	2324      	movs	r3, #36	; 0x24
    2e9e:	5cf3      	ldrb	r3, [r6, r3]
    2ea0:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2ea2:	682b      	ldr	r3, [r5, #0]
    2ea4:	9302      	str	r3, [sp, #8]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2ea6:	0018      	movs	r0, r3
    2ea8:	4bb2      	ldr	r3, [pc, #712]	; (3174 <usart_init+0x358>)
    2eaa:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2eac:	3013      	adds	r0, #19
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    2eae:	2200      	movs	r2, #0
    2eb0:	230e      	movs	r3, #14
    2eb2:	a906      	add	r1, sp, #24
    2eb4:	468c      	mov	ip, r1
    2eb6:	4463      	add	r3, ip
    2eb8:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    2eba:	8a33      	ldrh	r3, [r6, #16]
    2ebc:	4699      	mov	r9, r3
    2ebe:	2380      	movs	r3, #128	; 0x80
    2ec0:	01db      	lsls	r3, r3, #7
    2ec2:	4599      	cmp	r9, r3
    2ec4:	d019      	beq.n	2efa <usart_init+0xde>
    2ec6:	d804      	bhi.n	2ed2 <usart_init+0xb6>
    2ec8:	2380      	movs	r3, #128	; 0x80
    2eca:	019b      	lsls	r3, r3, #6
    2ecc:	4599      	cmp	r9, r3
    2ece:	d00a      	beq.n	2ee6 <usart_init+0xca>
    2ed0:	e129      	b.n	3126 <usart_init+0x30a>
    2ed2:	23c0      	movs	r3, #192	; 0xc0
    2ed4:	01db      	lsls	r3, r3, #7
    2ed6:	4599      	cmp	r9, r3
    2ed8:	d00a      	beq.n	2ef0 <usart_init+0xd4>
    2eda:	2380      	movs	r3, #128	; 0x80
    2edc:	021b      	lsls	r3, r3, #8
    2ede:	4599      	cmp	r9, r3
    2ee0:	d100      	bne.n	2ee4 <usart_init+0xc8>
    2ee2:	e125      	b.n	3130 <usart_init+0x314>
    2ee4:	e11f      	b.n	3126 <usart_init+0x30a>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2ee6:	2310      	movs	r3, #16
    2ee8:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2eea:	3b0f      	subs	r3, #15
    2eec:	9307      	str	r3, [sp, #28]
    2eee:	e123      	b.n	3138 <usart_init+0x31c>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2ef0:	2308      	movs	r3, #8
    2ef2:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2ef4:	3b07      	subs	r3, #7
    2ef6:	9307      	str	r3, [sp, #28]
    2ef8:	e11e      	b.n	3138 <usart_init+0x31c>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2efa:	6833      	ldr	r3, [r6, #0]
    2efc:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    2efe:	68f3      	ldr	r3, [r6, #12]
    2f00:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2f02:	6973      	ldr	r3, [r6, #20]
    2f04:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2f06:	7e33      	ldrb	r3, [r6, #24]
    2f08:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2f0a:	232e      	movs	r3, #46	; 0x2e
    2f0c:	5cf3      	ldrb	r3, [r6, r3]
    2f0e:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2f10:	6873      	ldr	r3, [r6, #4]
    2f12:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2f14:	2b00      	cmp	r3, #0
    2f16:	d015      	beq.n	2f44 <usart_init+0x128>
    2f18:	2380      	movs	r3, #128	; 0x80
    2f1a:	055b      	lsls	r3, r3, #21
    2f1c:	459a      	cmp	sl, r3
    2f1e:	d136      	bne.n	2f8e <usart_init+0x172>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    2f20:	232f      	movs	r3, #47	; 0x2f
    2f22:	5cf3      	ldrb	r3, [r6, r3]
    2f24:	2b00      	cmp	r3, #0
    2f26:	d136      	bne.n	2f96 <usart_init+0x17a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    2f28:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2f2a:	001f      	movs	r7, r3
    2f2c:	b2c0      	uxtb	r0, r0
    2f2e:	4b96      	ldr	r3, [pc, #600]	; (3188 <usart_init+0x36c>)
    2f30:	4798      	blx	r3
    2f32:	0001      	movs	r1, r0
    2f34:	220e      	movs	r2, #14
    2f36:	ab06      	add	r3, sp, #24
    2f38:	469c      	mov	ip, r3
    2f3a:	4462      	add	r2, ip
    2f3c:	0038      	movs	r0, r7
    2f3e:	4b93      	ldr	r3, [pc, #588]	; (318c <usart_init+0x370>)
    2f40:	4798      	blx	r3
    2f42:	e025      	b.n	2f90 <usart_init+0x174>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2f44:	2308      	movs	r3, #8
    2f46:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2f48:	2300      	movs	r3, #0
    2f4a:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    2f4c:	232f      	movs	r3, #47	; 0x2f
    2f4e:	5cf3      	ldrb	r3, [r6, r3]
    2f50:	2b00      	cmp	r3, #0
    2f52:	d00b      	beq.n	2f6c <usart_init+0x150>
				status_code =
    2f54:	9b06      	ldr	r3, [sp, #24]
    2f56:	9300      	str	r3, [sp, #0]
    2f58:	9b07      	ldr	r3, [sp, #28]
    2f5a:	220e      	movs	r2, #14
    2f5c:	a906      	add	r1, sp, #24
    2f5e:	468c      	mov	ip, r1
    2f60:	4462      	add	r2, ip
    2f62:	6b31      	ldr	r1, [r6, #48]	; 0x30
    2f64:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    2f66:	4f8a      	ldr	r7, [pc, #552]	; (3190 <usart_init+0x374>)
    2f68:	47b8      	blx	r7
    2f6a:	e011      	b.n	2f90 <usart_init+0x174>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    2f6c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2f6e:	001f      	movs	r7, r3
    2f70:	b2c0      	uxtb	r0, r0
    2f72:	4b85      	ldr	r3, [pc, #532]	; (3188 <usart_init+0x36c>)
    2f74:	4798      	blx	r3
    2f76:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    2f78:	9b06      	ldr	r3, [sp, #24]
    2f7a:	9300      	str	r3, [sp, #0]
    2f7c:	9b07      	ldr	r3, [sp, #28]
    2f7e:	220e      	movs	r2, #14
    2f80:	a806      	add	r0, sp, #24
    2f82:	4684      	mov	ip, r0
    2f84:	4462      	add	r2, ip
    2f86:	0038      	movs	r0, r7
    2f88:	4f81      	ldr	r7, [pc, #516]	; (3190 <usart_init+0x374>)
    2f8a:	47b8      	blx	r7
    2f8c:	e000      	b.n	2f90 <usart_init+0x174>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2f8e:	2000      	movs	r0, #0
    2f90:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    2f92:	d000      	beq.n	2f96 <usart_init+0x17a>
    2f94:	e0e6      	b.n	3164 <usart_init+0x348>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    2f96:	7e73      	ldrb	r3, [r6, #25]
    2f98:	2b00      	cmp	r3, #0
    2f9a:	d002      	beq.n	2fa2 <usart_init+0x186>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    2f9c:	7eb3      	ldrb	r3, [r6, #26]
    2f9e:	9a02      	ldr	r2, [sp, #8]
    2fa0:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2fa2:	682a      	ldr	r2, [r5, #0]
    2fa4:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2fa6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2fa8:	2b00      	cmp	r3, #0
    2faa:	d1fc      	bne.n	2fa6 <usart_init+0x18a>
    2fac:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    2fae:	330e      	adds	r3, #14
    2fb0:	a906      	add	r1, sp, #24
    2fb2:	468c      	mov	ip, r1
    2fb4:	4463      	add	r3, ip
    2fb6:	881b      	ldrh	r3, [r3, #0]
    2fb8:	81bb      	strh	r3, [r7, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    2fba:	9b05      	ldr	r3, [sp, #20]
    2fbc:	465a      	mov	r2, fp
    2fbe:	4313      	orrs	r3, r2
    2fc0:	9a03      	ldr	r2, [sp, #12]
    2fc2:	4313      	orrs	r3, r2
    2fc4:	4652      	mov	r2, sl
    2fc6:	4313      	orrs	r3, r2
    2fc8:	464a      	mov	r2, r9
    2fca:	4313      	orrs	r3, r2
    2fcc:	9a04      	ldr	r2, [sp, #16]
    2fce:	0210      	lsls	r0, r2, #8
    2fd0:	4303      	orrs	r3, r0
    2fd2:	4642      	mov	r2, r8
    2fd4:	0750      	lsls	r0, r2, #29
    2fd6:	4318      	orrs	r0, r3

	if (config->use_external_clock == false) {
    2fd8:	232f      	movs	r3, #47	; 0x2f
    2fda:	5cf3      	ldrb	r3, [r6, r3]
    2fdc:	2b00      	cmp	r3, #0
    2fde:	d101      	bne.n	2fe4 <usart_init+0x1c8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2fe0:	3304      	adds	r3, #4
    2fe2:	4318      	orrs	r0, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2fe4:	7e71      	ldrb	r1, [r6, #25]
    2fe6:	0289      	lsls	r1, r1, #10
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2fe8:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2fea:	5cf3      	ldrb	r3, [r6, r3]
    2fec:	025b      	lsls	r3, r3, #9
    2fee:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2ff0:	2326      	movs	r3, #38	; 0x26
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2ff2:	5cf3      	ldrb	r3, [r6, r3]
    2ff4:	021b      	lsls	r3, r3, #8
    2ff6:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2ff8:	232c      	movs	r3, #44	; 0x2c
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2ffa:	5cf3      	ldrb	r3, [r6, r3]
    2ffc:	045b      	lsls	r3, r3, #17
    2ffe:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3000:	232d      	movs	r3, #45	; 0x2d
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    3002:	5cf2      	ldrb	r2, [r6, r3]
    3004:	0412      	lsls	r2, r2, #16
    3006:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    3008:	7af3      	ldrb	r3, [r6, #11]
    300a:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    300c:	8933      	ldrh	r3, [r6, #8]
    300e:	2bff      	cmp	r3, #255	; 0xff
    3010:	d004      	beq.n	301c <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3012:	2280      	movs	r2, #128	; 0x80
    3014:	0452      	lsls	r2, r2, #17
    3016:	4310      	orrs	r0, r2
		ctrlb |= config->parity;
    3018:	4319      	orrs	r1, r3
    301a:	e005      	b.n	3028 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    301c:	7ef3      	ldrb	r3, [r6, #27]
    301e:	2b00      	cmp	r3, #0
    3020:	d002      	beq.n	3028 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3022:	2380      	movs	r3, #128	; 0x80
    3024:	04db      	lsls	r3, r3, #19
    3026:	4318      	orrs	r0, r3
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    3028:	9f02      	ldr	r7, [sp, #8]
    302a:	68bb      	ldr	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;
    302c:	2207      	movs	r2, #7
    302e:	4013      	ands	r3, r2
    3030:	8c32      	ldrh	r2, [r6, #32]
    3032:	4313      	orrs	r3, r2
    3034:	8c72      	ldrh	r2, [r6, #34]	; 0x22
    3036:	4313      	orrs	r3, r2
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    3038:	60bb      	str	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;

	if (config->lin_node != LIN_INVALID_MODE) {
    303a:	69f2      	ldr	r2, [r6, #28]
    303c:	2a00      	cmp	r2, #0
    303e:	d002      	beq.n	3046 <usart_init+0x22a>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    3040:	4b54      	ldr	r3, [pc, #336]	; (3194 <usart_init+0x378>)
    3042:	4018      	ands	r0, r3
		ctrla |= config->lin_node;
    3044:	4310      	orrs	r0, r2
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3046:	2334      	movs	r3, #52	; 0x34
    3048:	5cf3      	ldrb	r3, [r6, r3]
    304a:	2b00      	cmp	r3, #0
    304c:	d103      	bne.n	3056 <usart_init+0x23a>
    304e:	4b52      	ldr	r3, [pc, #328]	; (3198 <usart_init+0x37c>)
    3050:	789b      	ldrb	r3, [r3, #2]
    3052:	079b      	lsls	r3, r3, #30
    3054:	d501      	bpl.n	305a <usart_init+0x23e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3056:	2380      	movs	r3, #128	; 0x80
    3058:	4318      	orrs	r0, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    305a:	682a      	ldr	r2, [r5, #0]
    305c:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    305e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3060:	2b00      	cmp	r3, #0
    3062:	d1fc      	bne.n	305e <usart_init+0x242>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    3064:	6079      	str	r1, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3066:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3068:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    306a:	2b00      	cmp	r3, #0
    306c:	d1fc      	bne.n	3068 <usart_init+0x24c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    306e:	6038      	str	r0, [r7, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    3070:	683a      	ldr	r2, [r7, #0]
    3072:	23f0      	movs	r3, #240	; 0xf0
    3074:	051b      	lsls	r3, r3, #20
    3076:	4013      	ands	r3, r2
    3078:	22e0      	movs	r2, #224	; 0xe0
    307a:	04d2      	lsls	r2, r2, #19
    307c:	4293      	cmp	r3, r2
    307e:	d03f      	beq.n	3100 <usart_init+0x2e4>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    3080:	68bb      	ldr	r3, [r7, #8]
    3082:	2207      	movs	r2, #7
    3084:	4393      	bics	r3, r2
    3086:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    3088:	68ba      	ldr	r2, [r7, #8]
    308a:	2325      	movs	r3, #37	; 0x25
    308c:	5cf3      	ldrb	r3, [r6, r3]
    308e:	2107      	movs	r1, #7
    3090:	400b      	ands	r3, r1
    3092:	4313      	orrs	r3, r2
    3094:	60bb      	str	r3, [r7, #8]
    3096:	e033      	b.n	3100 <usart_init+0x2e4>
    3098:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    309a:	00bb      	lsls	r3, r7, #2
    309c:	aa0a      	add	r2, sp, #40	; 0x28
    309e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    30a0:	2800      	cmp	r0, #0
    30a2:	d102      	bne.n	30aa <usart_init+0x28e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    30a4:	0020      	movs	r0, r4
    30a6:	4b3d      	ldr	r3, [pc, #244]	; (319c <usart_init+0x380>)
    30a8:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    30aa:	1c43      	adds	r3, r0, #1
    30ac:	d005      	beq.n	30ba <usart_init+0x29e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    30ae:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    30b0:	0c00      	lsrs	r0, r0, #16
    30b2:	b2c0      	uxtb	r0, r0
    30b4:	0031      	movs	r1, r6
    30b6:	4b3a      	ldr	r3, [pc, #232]	; (31a0 <usart_init+0x384>)
    30b8:	4798      	blx	r3
    30ba:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    30bc:	2f04      	cmp	r7, #4
    30be:	d1eb      	bne.n	3098 <usart_init+0x27c>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    30c0:	2300      	movs	r3, #0
    30c2:	60eb      	str	r3, [r5, #12]
    30c4:	612b      	str	r3, [r5, #16]
    30c6:	616b      	str	r3, [r5, #20]
    30c8:	61ab      	str	r3, [r5, #24]
    30ca:	61eb      	str	r3, [r5, #28]
    30cc:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    30ce:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    30d0:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    30d2:	2200      	movs	r2, #0
    30d4:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    30d6:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    30d8:	3330      	adds	r3, #48	; 0x30
    30da:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    30dc:	3301      	adds	r3, #1
    30de:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    30e0:	3301      	adds	r3, #1
    30e2:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    30e4:	3301      	adds	r3, #1
    30e6:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    30e8:	6828      	ldr	r0, [r5, #0]
    30ea:	4b22      	ldr	r3, [pc, #136]	; (3174 <usart_init+0x358>)
    30ec:	4798      	blx	r3
    30ee:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    30f0:	492c      	ldr	r1, [pc, #176]	; (31a4 <usart_init+0x388>)
    30f2:	4b2d      	ldr	r3, [pc, #180]	; (31a8 <usart_init+0x38c>)
    30f4:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    30f6:	00a4      	lsls	r4, r4, #2
    30f8:	4b2c      	ldr	r3, [pc, #176]	; (31ac <usart_init+0x390>)
    30fa:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    30fc:	2300      	movs	r3, #0
    30fe:	e031      	b.n	3164 <usart_init+0x348>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3100:	ab0e      	add	r3, sp, #56	; 0x38
    3102:	2280      	movs	r2, #128	; 0x80
    3104:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3106:	2200      	movs	r2, #0
    3108:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    310a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    310c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    310e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    3110:	930a      	str	r3, [sp, #40]	; 0x28
    3112:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    3114:	930b      	str	r3, [sp, #44]	; 0x2c
    3116:	6c33      	ldr	r3, [r6, #64]	; 0x40
    3118:	930c      	str	r3, [sp, #48]	; 0x30
    311a:	6c73      	ldr	r3, [r6, #68]	; 0x44
    311c:	9302      	str	r3, [sp, #8]
    311e:	930d      	str	r3, [sp, #52]	; 0x34
    3120:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3122:	ae0e      	add	r6, sp, #56	; 0x38
    3124:	e7b8      	b.n	3098 <usart_init+0x27c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3126:	2310      	movs	r3, #16
    3128:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    312a:	2300      	movs	r3, #0
    312c:	9307      	str	r3, [sp, #28]
    312e:	e003      	b.n	3138 <usart_init+0x31c>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3130:	2303      	movs	r3, #3
    3132:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3134:	2300      	movs	r3, #0
    3136:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3138:	6833      	ldr	r3, [r6, #0]
    313a:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    313c:	68f3      	ldr	r3, [r6, #12]
    313e:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3140:	6973      	ldr	r3, [r6, #20]
    3142:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3144:	7e33      	ldrb	r3, [r6, #24]
    3146:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3148:	232e      	movs	r3, #46	; 0x2e
    314a:	5cf3      	ldrb	r3, [r6, r3]
    314c:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    314e:	6873      	ldr	r3, [r6, #4]
    3150:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    3152:	2b00      	cmp	r3, #0
    3154:	d100      	bne.n	3158 <usart_init+0x33c>
    3156:	e6f9      	b.n	2f4c <usart_init+0x130>
    3158:	2380      	movs	r3, #128	; 0x80
    315a:	055b      	lsls	r3, r3, #21
    315c:	459a      	cmp	sl, r3
    315e:	d100      	bne.n	3162 <usart_init+0x346>
    3160:	e6de      	b.n	2f20 <usart_init+0x104>
    3162:	e718      	b.n	2f96 <usart_init+0x17a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3164:	0018      	movs	r0, r3
    3166:	b011      	add	sp, #68	; 0x44
    3168:	bc3c      	pop	{r2, r3, r4, r5}
    316a:	4690      	mov	r8, r2
    316c:	4699      	mov	r9, r3
    316e:	46a2      	mov	sl, r4
    3170:	46ab      	mov	fp, r5
    3172:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3174:	00002601 	.word	0x00002601
    3178:	40000800 	.word	0x40000800
    317c:	0000391d 	.word	0x0000391d
    3180:	000038ad 	.word	0x000038ad
    3184:	00002429 	.word	0x00002429
    3188:	00003941 	.word	0x00003941
    318c:	00002239 	.word	0x00002239
    3190:	00002261 	.word	0x00002261
    3194:	f0ffffff 	.word	0xf0ffffff
    3198:	41002000 	.word	0x41002000
    319c:	00002475 	.word	0x00002475
    31a0:	00003a19 	.word	0x00003a19
    31a4:	0000324d 	.word	0x0000324d
    31a8:	00002641 	.word	0x00002641
    31ac:	200001ec 	.word	0x200001ec

000031b0 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    31b0:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    31b2:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    31b4:	2a00      	cmp	r2, #0
    31b6:	d00e      	beq.n	31d6 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    31b8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    31ba:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    31bc:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    31be:	2a00      	cmp	r2, #0
    31c0:	d109      	bne.n	31d6 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    31c2:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    31c4:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    31c6:	2a00      	cmp	r2, #0
    31c8:	d1fc      	bne.n	31c4 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    31ca:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    31cc:	2102      	movs	r1, #2
    31ce:	7e1a      	ldrb	r2, [r3, #24]
    31d0:	420a      	tst	r2, r1
    31d2:	d0fc      	beq.n	31ce <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    31d4:	2300      	movs	r3, #0
}
    31d6:	0018      	movs	r0, r3
    31d8:	4770      	bx	lr
    31da:	46c0      	nop			; (mov r8, r8)

000031dc <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    31dc:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    31de:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    31e0:	2a00      	cmp	r2, #0
    31e2:	d030      	beq.n	3246 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    31e4:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    31e6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    31e8:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    31ea:	2a00      	cmp	r2, #0
    31ec:	d12b      	bne.n	3246 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    31ee:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    31f0:	7e10      	ldrb	r0, [r2, #24]
    31f2:	0740      	lsls	r0, r0, #29
    31f4:	d527      	bpl.n	3246 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    31f6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    31f8:	2b00      	cmp	r3, #0
    31fa:	d1fc      	bne.n	31f6 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    31fc:	8b53      	ldrh	r3, [r2, #26]
    31fe:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    3200:	0658      	lsls	r0, r3, #25
    3202:	d01d      	beq.n	3240 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    3204:	0798      	lsls	r0, r3, #30
    3206:	d503      	bpl.n	3210 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3208:	2302      	movs	r3, #2
    320a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    320c:	3318      	adds	r3, #24
    320e:	e01a      	b.n	3246 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3210:	0758      	lsls	r0, r3, #29
    3212:	d503      	bpl.n	321c <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3214:	2304      	movs	r3, #4
    3216:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    3218:	331a      	adds	r3, #26
    321a:	e014      	b.n	3246 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    321c:	07d8      	lsls	r0, r3, #31
    321e:	d503      	bpl.n	3228 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3220:	2301      	movs	r3, #1
    3222:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    3224:	3312      	adds	r3, #18
    3226:	e00e      	b.n	3246 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    3228:	06d8      	lsls	r0, r3, #27
    322a:	d503      	bpl.n	3234 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    322c:	2310      	movs	r3, #16
    322e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    3230:	3332      	adds	r3, #50	; 0x32
    3232:	e008      	b.n	3246 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    3234:	069b      	lsls	r3, r3, #26
    3236:	d503      	bpl.n	3240 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3238:	2320      	movs	r3, #32
    323a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    323c:	3321      	adds	r3, #33	; 0x21
    323e:	e002      	b.n	3246 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    3240:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    3242:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    3244:	2300      	movs	r3, #0
}
    3246:	0018      	movs	r0, r3
    3248:	4770      	bx	lr
    324a:	46c0      	nop			; (mov r8, r8)

0000324c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    324c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    324e:	0080      	lsls	r0, r0, #2
    3250:	4b61      	ldr	r3, [pc, #388]	; (33d8 <_usart_interrupt_handler+0x18c>)
    3252:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3254:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3256:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3258:	2b00      	cmp	r3, #0
    325a:	d1fc      	bne.n	3256 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    325c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    325e:	7da6      	ldrb	r6, [r4, #22]
    3260:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    3262:	2330      	movs	r3, #48	; 0x30
    3264:	5ceb      	ldrb	r3, [r5, r3]
    3266:	2231      	movs	r2, #49	; 0x31
    3268:	5caf      	ldrb	r7, [r5, r2]
    326a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    326c:	07f3      	lsls	r3, r6, #31
    326e:	d522      	bpl.n	32b6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    3270:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3272:	b29b      	uxth	r3, r3
    3274:	2b00      	cmp	r3, #0
    3276:	d01c      	beq.n	32b2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3278:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    327a:	7813      	ldrb	r3, [r2, #0]
    327c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    327e:	1c51      	adds	r1, r2, #1
    3280:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3282:	7969      	ldrb	r1, [r5, #5]
    3284:	2901      	cmp	r1, #1
    3286:	d001      	beq.n	328c <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3288:	b29b      	uxth	r3, r3
    328a:	e004      	b.n	3296 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    328c:	7851      	ldrb	r1, [r2, #1]
    328e:	0209      	lsls	r1, r1, #8
    3290:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    3292:	3202      	adds	r2, #2
    3294:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3296:	05db      	lsls	r3, r3, #23
    3298:	0ddb      	lsrs	r3, r3, #23
    329a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    329c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    329e:	3b01      	subs	r3, #1
    32a0:	b29b      	uxth	r3, r3
    32a2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    32a4:	2b00      	cmp	r3, #0
    32a6:	d106      	bne.n	32b6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    32a8:	3301      	adds	r3, #1
    32aa:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    32ac:	3301      	adds	r3, #1
    32ae:	75a3      	strb	r3, [r4, #22]
    32b0:	e001      	b.n	32b6 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    32b2:	2301      	movs	r3, #1
    32b4:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    32b6:	07b3      	lsls	r3, r6, #30
    32b8:	d509      	bpl.n	32ce <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    32ba:	2302      	movs	r3, #2
    32bc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    32be:	2200      	movs	r2, #0
    32c0:	3331      	adds	r3, #49	; 0x31
    32c2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    32c4:	07fb      	lsls	r3, r7, #31
    32c6:	d502      	bpl.n	32ce <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    32c8:	0028      	movs	r0, r5
    32ca:	68eb      	ldr	r3, [r5, #12]
    32cc:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    32ce:	0773      	lsls	r3, r6, #29
    32d0:	d563      	bpl.n	339a <_usart_interrupt_handler+0x14e>

		if (module->remaining_rx_buffer_length) {
    32d2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    32d4:	b29b      	uxth	r3, r3
    32d6:	2b00      	cmp	r3, #0
    32d8:	d05d      	beq.n	3396 <_usart_interrupt_handler+0x14a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    32da:	8b63      	ldrh	r3, [r4, #26]
    32dc:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    32de:	071a      	lsls	r2, r3, #28
    32e0:	d402      	bmi.n	32e8 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    32e2:	227f      	movs	r2, #127	; 0x7f
    32e4:	4013      	ands	r3, r2
    32e6:	e001      	b.n	32ec <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    32e8:	2277      	movs	r2, #119	; 0x77
    32ea:	4013      	ands	r3, r2
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    32ec:	065a      	lsls	r2, r3, #25
    32ee:	d501      	bpl.n	32f4 <_usart_interrupt_handler+0xa8>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    32f0:	2240      	movs	r2, #64	; 0x40
    32f2:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    32f4:	2b00      	cmp	r3, #0
    32f6:	d02c      	beq.n	3352 <_usart_interrupt_handler+0x106>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    32f8:	079a      	lsls	r2, r3, #30
    32fa:	d505      	bpl.n	3308 <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    32fc:	221a      	movs	r2, #26
    32fe:	2332      	movs	r3, #50	; 0x32
    3300:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3302:	3b30      	subs	r3, #48	; 0x30
    3304:	8363      	strh	r3, [r4, #26]
    3306:	e01e      	b.n	3346 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3308:	075a      	lsls	r2, r3, #29
    330a:	d505      	bpl.n	3318 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    330c:	221e      	movs	r2, #30
    330e:	2332      	movs	r3, #50	; 0x32
    3310:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3312:	3b2e      	subs	r3, #46	; 0x2e
    3314:	8363      	strh	r3, [r4, #26]
    3316:	e016      	b.n	3346 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3318:	07da      	lsls	r2, r3, #31
    331a:	d505      	bpl.n	3328 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    331c:	2213      	movs	r2, #19
    331e:	2332      	movs	r3, #50	; 0x32
    3320:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3322:	3b31      	subs	r3, #49	; 0x31
    3324:	8363      	strh	r3, [r4, #26]
    3326:	e00e      	b.n	3346 <_usart_interrupt_handler+0xfa>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    3328:	06da      	lsls	r2, r3, #27
    332a:	d505      	bpl.n	3338 <_usart_interrupt_handler+0xec>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    332c:	2242      	movs	r2, #66	; 0x42
    332e:	2332      	movs	r3, #50	; 0x32
    3330:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3332:	3b22      	subs	r3, #34	; 0x22
    3334:	8363      	strh	r3, [r4, #26]
    3336:	e006      	b.n	3346 <_usart_interrupt_handler+0xfa>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    3338:	069b      	lsls	r3, r3, #26
    333a:	d504      	bpl.n	3346 <_usart_interrupt_handler+0xfa>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    333c:	2241      	movs	r2, #65	; 0x41
    333e:	2332      	movs	r3, #50	; 0x32
    3340:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3342:	3b12      	subs	r3, #18
    3344:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    3346:	077b      	lsls	r3, r7, #29
    3348:	d527      	bpl.n	339a <_usart_interrupt_handler+0x14e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    334a:	0028      	movs	r0, r5
    334c:	696b      	ldr	r3, [r5, #20]
    334e:	4798      	blx	r3
    3350:	e023      	b.n	339a <_usart_interrupt_handler+0x14e>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3352:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3354:	05db      	lsls	r3, r3, #23
    3356:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3358:	b2da      	uxtb	r2, r3
    335a:	6a69      	ldr	r1, [r5, #36]	; 0x24
    335c:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    335e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3360:	1c51      	adds	r1, r2, #1
    3362:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3364:	7969      	ldrb	r1, [r5, #5]
    3366:	2901      	cmp	r1, #1
    3368:	d104      	bne.n	3374 <_usart_interrupt_handler+0x128>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    336a:	0a1b      	lsrs	r3, r3, #8
    336c:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    336e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3370:	3301      	adds	r3, #1
    3372:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    3374:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3376:	3b01      	subs	r3, #1
    3378:	b29b      	uxth	r3, r3
    337a:	85ab      	strh	r3, [r5, #44]	; 0x2c
    337c:	2b00      	cmp	r3, #0
    337e:	d10c      	bne.n	339a <_usart_interrupt_handler+0x14e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3380:	3304      	adds	r3, #4
    3382:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    3384:	2200      	movs	r2, #0
    3386:	332e      	adds	r3, #46	; 0x2e
    3388:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    338a:	07bb      	lsls	r3, r7, #30
    338c:	d505      	bpl.n	339a <_usart_interrupt_handler+0x14e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    338e:	0028      	movs	r0, r5
    3390:	692b      	ldr	r3, [r5, #16]
    3392:	4798      	blx	r3
    3394:	e001      	b.n	339a <_usart_interrupt_handler+0x14e>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3396:	2304      	movs	r3, #4
    3398:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    339a:	06f3      	lsls	r3, r6, #27
    339c:	d507      	bpl.n	33ae <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    339e:	2310      	movs	r3, #16
    33a0:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    33a2:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    33a4:	06fb      	lsls	r3, r7, #27
    33a6:	d502      	bpl.n	33ae <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    33a8:	0028      	movs	r0, r5
    33aa:	69eb      	ldr	r3, [r5, #28]
    33ac:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    33ae:	06b3      	lsls	r3, r6, #26
    33b0:	d507      	bpl.n	33c2 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    33b2:	2320      	movs	r3, #32
    33b4:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    33b6:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    33b8:	073b      	lsls	r3, r7, #28
    33ba:	d502      	bpl.n	33c2 <_usart_interrupt_handler+0x176>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    33bc:	0028      	movs	r0, r5
    33be:	69ab      	ldr	r3, [r5, #24]
    33c0:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    33c2:	0733      	lsls	r3, r6, #28
    33c4:	d507      	bpl.n	33d6 <_usart_interrupt_handler+0x18a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    33c6:	2308      	movs	r3, #8
    33c8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    33ca:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    33cc:	06bb      	lsls	r3, r7, #26
    33ce:	d502      	bpl.n	33d6 <_usart_interrupt_handler+0x18a>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    33d0:	6a2b      	ldr	r3, [r5, #32]
    33d2:	0028      	movs	r0, r5
    33d4:	4798      	blx	r3
		}
	}
#endif
}
    33d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    33d8:	200001ec 	.word	0x200001ec

000033dc <wdt_reset_count>:
void wdt_reset_count(void)
{
	Wdt *const WDT_module = WDT;

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    33dc:	22a5      	movs	r2, #165	; 0xa5
    33de:	4b03      	ldr	r3, [pc, #12]	; (33ec <wdt_reset_count+0x10>)
    33e0:	731a      	strb	r2, [r3, #12]
static inline bool wdt_is_syncing(void)
{
	Wdt *const WDT_module = WDT;

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	if (WDT_module->SYNCBUSY.reg) {
    33e2:	001a      	movs	r2, r3
    33e4:	6893      	ldr	r3, [r2, #8]

	while (wdt_is_syncing()) {
    33e6:	2b00      	cmp	r3, #0
    33e8:	d1fc      	bne.n	33e4 <wdt_reset_count+0x8>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    33ea:	4770      	bx	lr
    33ec:	40002000 	.word	0x40002000

000033f0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    33f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    33f2:	4647      	mov	r7, r8
    33f4:	b480      	push	{r7}
    33f6:	000c      	movs	r4, r1
    33f8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    33fa:	2800      	cmp	r0, #0
    33fc:	d10d      	bne.n	341a <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    33fe:	2a00      	cmp	r2, #0
    3400:	dd0e      	ble.n	3420 <_read+0x30>
    3402:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3404:	4e08      	ldr	r6, [pc, #32]	; (3428 <_read+0x38>)
    3406:	4d09      	ldr	r5, [pc, #36]	; (342c <_read+0x3c>)
    3408:	6830      	ldr	r0, [r6, #0]
    340a:	0021      	movs	r1, r4
    340c:	682b      	ldr	r3, [r5, #0]
    340e:	4798      	blx	r3
		ptr++;
    3410:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3412:	42a7      	cmp	r7, r4
    3414:	d1f8      	bne.n	3408 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    3416:	4640      	mov	r0, r8
    3418:	e003      	b.n	3422 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    341a:	2001      	movs	r0, #1
    341c:	4240      	negs	r0, r0
    341e:	e000      	b.n	3422 <_read+0x32>
	}

	for (; len > 0; --len) {
    3420:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    3422:	bc04      	pop	{r2}
    3424:	4690      	mov	r8, r2
    3426:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3428:	2000020c 	.word	0x2000020c
    342c:	20000204 	.word	0x20000204

00003430 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3430:	b5f0      	push	{r4, r5, r6, r7, lr}
    3432:	4647      	mov	r7, r8
    3434:	b480      	push	{r7}
    3436:	000e      	movs	r6, r1
    3438:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    343a:	3801      	subs	r0, #1
    343c:	2802      	cmp	r0, #2
    343e:	d811      	bhi.n	3464 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    3440:	2a00      	cmp	r2, #0
    3442:	d012      	beq.n	346a <_write+0x3a>
    3444:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3446:	4b0c      	ldr	r3, [pc, #48]	; (3478 <_write+0x48>)
    3448:	4698      	mov	r8, r3
    344a:	4f0c      	ldr	r7, [pc, #48]	; (347c <_write+0x4c>)
    344c:	4643      	mov	r3, r8
    344e:	6818      	ldr	r0, [r3, #0]
    3450:	5d31      	ldrb	r1, [r6, r4]
    3452:	683b      	ldr	r3, [r7, #0]
    3454:	4798      	blx	r3
    3456:	2800      	cmp	r0, #0
    3458:	db09      	blt.n	346e <_write+0x3e>
			return -1;
		}
		++nChars;
    345a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    345c:	42a5      	cmp	r5, r4
    345e:	d1f5      	bne.n	344c <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    3460:	0020      	movs	r0, r4
    3462:	e006      	b.n	3472 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    3464:	2001      	movs	r0, #1
    3466:	4240      	negs	r0, r0
    3468:	e003      	b.n	3472 <_write+0x42>
	}

	for (; len != 0; --len) {
    346a:	2000      	movs	r0, #0
    346c:	e001      	b.n	3472 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    346e:	2001      	movs	r0, #1
    3470:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    3472:	bc04      	pop	{r2}
    3474:	4690      	mov	r8, r2
    3476:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3478:	2000020c 	.word	0x2000020c
    347c:	20000208 	.word	0x20000208

00003480 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    3480:	b5f0      	push	{r4, r5, r6, r7, lr}
    3482:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3484:	ac01      	add	r4, sp, #4
    3486:	2501      	movs	r5, #1
    3488:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    348a:	2300      	movs	r3, #0
    348c:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    348e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    3490:	0021      	movs	r1, r4
    3492:	201b      	movs	r0, #27
    3494:	4f07      	ldr	r7, [pc, #28]	; (34b4 <Configure_Led+0x34>)
    3496:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3498:	2682      	movs	r6, #130	; 0x82
    349a:	05f6      	lsls	r6, r6, #23
    349c:	2380      	movs	r3, #128	; 0x80
    349e:	051b      	lsls	r3, r3, #20
    34a0:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    34a2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    34a4:	0021      	movs	r1, r4
    34a6:	201c      	movs	r0, #28
    34a8:	47b8      	blx	r7
    34aa:	2380      	movs	r3, #128	; 0x80
    34ac:	055b      	lsls	r3, r3, #21
    34ae:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    34b0:	b003      	add	sp, #12
    34b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34b4:	00002215 	.word	0x00002215

000034b8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    34b8:	b570      	push	{r4, r5, r6, lr}
    34ba:	b082      	sub	sp, #8
    34bc:	0005      	movs	r5, r0
    34be:	000e      	movs	r6, r1
	uint16_t temp = 0;
    34c0:	2200      	movs	r2, #0
    34c2:	466b      	mov	r3, sp
    34c4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    34c6:	4c06      	ldr	r4, [pc, #24]	; (34e0 <usart_serial_getchar+0x28>)
    34c8:	466b      	mov	r3, sp
    34ca:	1d99      	adds	r1, r3, #6
    34cc:	0028      	movs	r0, r5
    34ce:	47a0      	blx	r4
    34d0:	2800      	cmp	r0, #0
    34d2:	d1f9      	bne.n	34c8 <usart_serial_getchar+0x10>

	*c = temp;
    34d4:	466b      	mov	r3, sp
    34d6:	3306      	adds	r3, #6
    34d8:	881b      	ldrh	r3, [r3, #0]
    34da:	7033      	strb	r3, [r6, #0]
}
    34dc:	b002      	add	sp, #8
    34de:	bd70      	pop	{r4, r5, r6, pc}
    34e0:	000031dd 	.word	0x000031dd

000034e4 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    34e4:	b570      	push	{r4, r5, r6, lr}
    34e6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    34e8:	b28c      	uxth	r4, r1
    34ea:	4e03      	ldr	r6, [pc, #12]	; (34f8 <usart_serial_putchar+0x14>)
    34ec:	0021      	movs	r1, r4
    34ee:	0028      	movs	r0, r5
    34f0:	47b0      	blx	r6
    34f2:	2800      	cmp	r0, #0
    34f4:	d1fa      	bne.n	34ec <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    34f6:	bd70      	pop	{r4, r5, r6, pc}
    34f8:	000031b1 	.word	0x000031b1

000034fc <Configure_Usart>:
  * @param  None
  * @retval None
  */

void Configure_Usart(void)
{
    34fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fe:	b093      	sub	sp, #76	; 0x4c
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3500:	2380      	movs	r3, #128	; 0x80
    3502:	05db      	lsls	r3, r3, #23
    3504:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3506:	2300      	movs	r3, #0
    3508:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    350a:	22ff      	movs	r2, #255	; 0xff
    350c:	4669      	mov	r1, sp
    350e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3510:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3512:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3514:	2401      	movs	r4, #1
    3516:	222c      	movs	r2, #44	; 0x2c
    3518:	548c      	strb	r4, [r1, r2]
	config->transmitter_enable = true;
    351a:	3201      	adds	r2, #1
    351c:	548c      	strb	r4, [r1, r2]
	config->clock_polarity_inverted = false;
    351e:	3201      	adds	r2, #1
    3520:	548b      	strb	r3, [r1, r2]
	config->use_external_clock = false;
    3522:	3201      	adds	r2, #1
    3524:	548b      	strb	r3, [r1, r2]
	config->ext_clock_freq   = 0;
    3526:	930c      	str	r3, [sp, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    3528:	3205      	adds	r2, #5
    352a:	548b      	strb	r3, [r1, r2]
	config->generator_source = GCLK_GENERATOR_0;
    352c:	3201      	adds	r2, #1
    352e:	548b      	strb	r3, [r1, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3530:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3532:	2200      	movs	r2, #0
    3534:	820b      	strh	r3, [r1, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3536:	76ca      	strb	r2, [r1, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    3538:	9307      	str	r3, [sp, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    353a:	840b      	strh	r3, [r1, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    353c:	844b      	strh	r3, [r1, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    353e:	760a      	strb	r2, [r1, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3540:	2324      	movs	r3, #36	; 0x24
    3542:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3544:	764a      	strb	r2, [r1, #25]
	config->receive_pulse_length                    = 19;
    3546:	2313      	movs	r3, #19
    3548:	768b      	strb	r3, [r1, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    354a:	3313      	adds	r3, #19
    354c:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    354e:	3b01      	subs	r3, #1
    3550:	54ca      	strb	r2, [r1, r3]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate    = USART1_BAUD;
    3552:	23e1      	movs	r3, #225	; 0xe1
    3554:	025b      	lsls	r3, r3, #9
    3556:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.mux_setting = USART1_SERCOM_MUX_SETTING;
    3558:	2380      	movs	r3, #128	; 0x80
    355a:	035b      	lsls	r3, r3, #13
    355c:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = USART1_SERCOM_PINMUX_PAD0;
    355e:	4b19      	ldr	r3, [pc, #100]	; (35c4 <Configure_Usart+0xc8>)
    3560:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad1 = USART1_SERCOM_PINMUX_PAD1;
    3562:	4b19      	ldr	r3, [pc, #100]	; (35c8 <Configure_Usart+0xcc>)
    3564:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.pinmux_pad2 = USART1_SERCOM_PINMUX_PAD2;
    3566:	2301      	movs	r3, #1
    3568:	425b      	negs	r3, r3
    356a:	9310      	str	r3, [sp, #64]	; 0x40
	config_usart.pinmux_pad3 = USART1_SERCOM_PINMUX_PAD3;
    356c:	9311      	str	r3, [sp, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    356e:	4d17      	ldr	r5, [pc, #92]	; (35cc <Configure_Usart+0xd0>)
    3570:	4b17      	ldr	r3, [pc, #92]	; (35d0 <Configure_Usart+0xd4>)
    3572:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3574:	4a17      	ldr	r2, [pc, #92]	; (35d4 <Configure_Usart+0xd8>)
    3576:	4b18      	ldr	r3, [pc, #96]	; (35d8 <Configure_Usart+0xdc>)
    3578:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    357a:	4a18      	ldr	r2, [pc, #96]	; (35dc <Configure_Usart+0xe0>)
    357c:	4b18      	ldr	r3, [pc, #96]	; (35e0 <Configure_Usart+0xe4>)
    357e:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    3580:	466a      	mov	r2, sp
    3582:	4918      	ldr	r1, [pc, #96]	; (35e4 <Configure_Usart+0xe8>)
    3584:	0028      	movs	r0, r5
    3586:	4b18      	ldr	r3, [pc, #96]	; (35e8 <Configure_Usart+0xec>)
    3588:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    358a:	4f18      	ldr	r7, [pc, #96]	; (35ec <Configure_Usart+0xf0>)
    358c:	683b      	ldr	r3, [r7, #0]
    358e:	6898      	ldr	r0, [r3, #8]
    3590:	2100      	movs	r1, #0
    3592:	4e17      	ldr	r6, [pc, #92]	; (35f0 <Configure_Usart+0xf4>)
    3594:	47b0      	blx	r6
	setbuf(stdin, NULL);
    3596:	683b      	ldr	r3, [r7, #0]
    3598:	6858      	ldr	r0, [r3, #4]
    359a:	2100      	movs	r1, #0
    359c:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    359e:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    35a0:	0030      	movs	r0, r6
    35a2:	4b14      	ldr	r3, [pc, #80]	; (35f4 <Configure_Usart+0xf8>)
    35a4:	4798      	blx	r3
    35a6:	231f      	movs	r3, #31
    35a8:	4018      	ands	r0, r3
    35aa:	4084      	lsls	r4, r0
    35ac:	4b12      	ldr	r3, [pc, #72]	; (35f8 <Configure_Usart+0xfc>)
    35ae:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    35b0:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    35b2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    35b4:	2b00      	cmp	r3, #0
    35b6:	d1fc      	bne.n	35b2 <Configure_Usart+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    35b8:	6832      	ldr	r2, [r6, #0]
    35ba:	3302      	adds	r3, #2
    35bc:	4313      	orrs	r3, r2
    35be:	6033      	str	r3, [r6, #0]
	
	stdio_serial_init(&usart_instance, USART1_MODULE, &config_usart);
	
	usart_enable(&usart_instance);
    35c0:	b013      	add	sp, #76	; 0x4c
    35c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35c4:	00160002 	.word	0x00160002
    35c8:	00170002 	.word	0x00170002
    35cc:	20000210 	.word	0x20000210
    35d0:	2000020c 	.word	0x2000020c
    35d4:	000034e5 	.word	0x000034e5
    35d8:	20000208 	.word	0x20000208
    35dc:	000034b9 	.word	0x000034b9
    35e0:	20000204 	.word	0x20000204
    35e4:	42001000 	.word	0x42001000
    35e8:	00002e1d 	.word	0x00002e1d
    35ec:	2000006c 	.word	0x2000006c
    35f0:	00003dbb 	.word	0x00003dbb
    35f4:	0000267d 	.word	0x0000267d
    35f8:	e000e100 	.word	0xe000e100

000035fc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    35fc:	4770      	bx	lr
    35fe:	46c0      	nop			; (mov r8, r8)

00003600 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3600:	4b0c      	ldr	r3, [pc, #48]	; (3634 <cpu_irq_enter_critical+0x34>)
    3602:	681b      	ldr	r3, [r3, #0]
    3604:	2b00      	cmp	r3, #0
    3606:	d110      	bne.n	362a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3608:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    360c:	2b00      	cmp	r3, #0
    360e:	d109      	bne.n	3624 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3610:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3612:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3616:	2200      	movs	r2, #0
    3618:	4b07      	ldr	r3, [pc, #28]	; (3638 <cpu_irq_enter_critical+0x38>)
    361a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    361c:	3201      	adds	r2, #1
    361e:	4b07      	ldr	r3, [pc, #28]	; (363c <cpu_irq_enter_critical+0x3c>)
    3620:	701a      	strb	r2, [r3, #0]
    3622:	e002      	b.n	362a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3624:	2200      	movs	r2, #0
    3626:	4b05      	ldr	r3, [pc, #20]	; (363c <cpu_irq_enter_critical+0x3c>)
    3628:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    362a:	4a02      	ldr	r2, [pc, #8]	; (3634 <cpu_irq_enter_critical+0x34>)
    362c:	6813      	ldr	r3, [r2, #0]
    362e:	3301      	adds	r3, #1
    3630:	6013      	str	r3, [r2, #0]
}
    3632:	4770      	bx	lr
    3634:	200000f4 	.word	0x200000f4
    3638:	20000008 	.word	0x20000008
    363c:	200000f8 	.word	0x200000f8

00003640 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3640:	4b08      	ldr	r3, [pc, #32]	; (3664 <cpu_irq_leave_critical+0x24>)
    3642:	681a      	ldr	r2, [r3, #0]
    3644:	3a01      	subs	r2, #1
    3646:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3648:	681b      	ldr	r3, [r3, #0]
    364a:	2b00      	cmp	r3, #0
    364c:	d109      	bne.n	3662 <cpu_irq_leave_critical+0x22>
    364e:	4b06      	ldr	r3, [pc, #24]	; (3668 <cpu_irq_leave_critical+0x28>)
    3650:	781b      	ldrb	r3, [r3, #0]
    3652:	2b00      	cmp	r3, #0
    3654:	d005      	beq.n	3662 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    3656:	2201      	movs	r2, #1
    3658:	4b04      	ldr	r3, [pc, #16]	; (366c <cpu_irq_leave_critical+0x2c>)
    365a:	701a      	strb	r2, [r3, #0]
    365c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3660:	b662      	cpsie	i
	}
}
    3662:	4770      	bx	lr
    3664:	200000f4 	.word	0x200000f4
    3668:	200000f8 	.word	0x200000f8
    366c:	20000008 	.word	0x20000008

00003670 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    3670:	b510      	push	{r4, lr}
	switch (clock_source) {
    3672:	2807      	cmp	r0, #7
    3674:	d803      	bhi.n	367e <system_clock_source_get_hz+0xe>
    3676:	0080      	lsls	r0, r0, #2
    3678:	4b0f      	ldr	r3, [pc, #60]	; (36b8 <system_clock_source_get_hz+0x48>)
    367a:	581b      	ldr	r3, [r3, r0]
    367c:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    367e:	2000      	movs	r0, #0
    3680:	e018      	b.n	36b4 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    3682:	4b0e      	ldr	r3, [pc, #56]	; (36bc <system_clock_source_get_hz+0x4c>)
    3684:	6858      	ldr	r0, [r3, #4]
    3686:	e015      	b.n	36b4 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    3688:	4b0d      	ldr	r3, [pc, #52]	; (36c0 <system_clock_source_get_hz+0x50>)
    368a:	7d59      	ldrb	r1, [r3, #21]
    368c:	0709      	lsls	r1, r1, #28
    368e:	0f09      	lsrs	r1, r1, #28
    3690:	3101      	adds	r1, #1
    3692:	480c      	ldr	r0, [pc, #48]	; (36c4 <system_clock_source_get_hz+0x54>)
    3694:	4b0c      	ldr	r3, [pc, #48]	; (36c8 <system_clock_source_get_hz+0x58>)
    3696:	4798      	blx	r3
    3698:	e00c      	b.n	36b4 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    369a:	4b08      	ldr	r3, [pc, #32]	; (36bc <system_clock_source_get_hz+0x4c>)
    369c:	6898      	ldr	r0, [r3, #8]
    369e:	e009      	b.n	36b4 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    36a0:	4b07      	ldr	r3, [pc, #28]	; (36c0 <system_clock_source_get_hz+0x50>)
    36a2:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    36a4:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    36a6:	079b      	lsls	r3, r3, #30
    36a8:	d504      	bpl.n	36b4 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    36aa:	4b04      	ldr	r3, [pc, #16]	; (36bc <system_clock_source_get_hz+0x4c>)
    36ac:	6818      	ldr	r0, [r3, #0]
    36ae:	e001      	b.n	36b4 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    36b0:	2080      	movs	r0, #128	; 0x80
    36b2:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    36b4:	bd10      	pop	{r4, pc}
    36b6:	46c0      	nop			; (mov r8, r8)
    36b8:	00004934 	.word	0x00004934
    36bc:	200000fc 	.word	0x200000fc
    36c0:	40001000 	.word	0x40001000
    36c4:	02dc6c00 	.word	0x02dc6c00
    36c8:	00003bdd 	.word	0x00003bdd

000036cc <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    36cc:	b500      	push	{lr}
    36ce:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    36d0:	2203      	movs	r2, #3
    36d2:	4b10      	ldr	r3, [pc, #64]	; (3714 <system_clock_init+0x48>)
    36d4:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    36d6:	4a10      	ldr	r2, [pc, #64]	; (3718 <system_clock_init+0x4c>)
    36d8:	6853      	ldr	r3, [r2, #4]
    36da:	211e      	movs	r1, #30
    36dc:	438b      	bics	r3, r1
    36de:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    36e0:	4a0e      	ldr	r2, [pc, #56]	; (371c <system_clock_init+0x50>)
    36e2:	7d11      	ldrb	r1, [r2, #20]
    36e4:	2380      	movs	r3, #128	; 0x80
    36e6:	430b      	orrs	r3, r1
    36e8:	7513      	strb	r3, [r2, #20]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    36ea:	4b0d      	ldr	r3, [pc, #52]	; (3720 <system_clock_init+0x54>)
    36ec:	4798      	blx	r3
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    36ee:	2301      	movs	r3, #1
    36f0:	4a0c      	ldr	r2, [pc, #48]	; (3724 <system_clock_init+0x58>)
    36f2:	7113      	strb	r3, [r2, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    36f4:	a901      	add	r1, sp, #4
    36f6:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    36f8:	2300      	movs	r3, #0
    36fa:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    36fc:	2206      	movs	r2, #6
    36fe:	700a      	strb	r2, [r1, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    3700:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    3702:	724b      	strb	r3, [r1, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    3704:	2000      	movs	r0, #0
    3706:	4b08      	ldr	r3, [pc, #32]	; (3728 <system_clock_init+0x5c>)
    3708:	4798      	blx	r3
    370a:	2000      	movs	r0, #0
    370c:	4b07      	ldr	r3, [pc, #28]	; (372c <system_clock_init+0x60>)
    370e:	4798      	blx	r3
#endif

}
    3710:	b005      	add	sp, #20
    3712:	bd00      	pop	{pc}
    3714:	40001800 	.word	0x40001800
    3718:	41004000 	.word	0x41004000
    371c:	40001000 	.word	0x40001000
    3720:	00003731 	.word	0x00003731
    3724:	40000800 	.word	0x40000800
    3728:	00003755 	.word	0x00003755
    372c:	00003801 	.word	0x00003801

00003730 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    3730:	4a06      	ldr	r2, [pc, #24]	; (374c <system_gclk_init+0x1c>)
    3732:	6951      	ldr	r1, [r2, #20]
    3734:	2380      	movs	r3, #128	; 0x80
    3736:	430b      	orrs	r3, r1
    3738:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    373a:	2201      	movs	r2, #1
    373c:	4b04      	ldr	r3, [pc, #16]	; (3750 <system_gclk_init+0x20>)
    373e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    3740:	0019      	movs	r1, r3
    3742:	780b      	ldrb	r3, [r1, #0]
    3744:	4213      	tst	r3, r2
    3746:	d1fc      	bne.n	3742 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    3748:	4770      	bx	lr
    374a:	46c0      	nop			; (mov r8, r8)
    374c:	40000800 	.word	0x40000800
    3750:	40001c00 	.word	0x40001c00

00003754 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    3754:	b570      	push	{r4, r5, r6, lr}
    3756:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    3758:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    375a:	784b      	ldrb	r3, [r1, #1]
    375c:	2b00      	cmp	r3, #0
    375e:	d002      	beq.n	3766 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    3760:	2380      	movs	r3, #128	; 0x80
    3762:	00db      	lsls	r3, r3, #3
    3764:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    3766:	7a4b      	ldrb	r3, [r1, #9]
    3768:	2b00      	cmp	r3, #0
    376a:	d002      	beq.n	3772 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    376c:	2380      	movs	r3, #128	; 0x80
    376e:	011b      	lsls	r3, r3, #4
    3770:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    3772:	684a      	ldr	r2, [r1, #4]
    3774:	2a01      	cmp	r2, #1
    3776:	d917      	bls.n	37a8 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3778:	1e53      	subs	r3, r2, #1
    377a:	421a      	tst	r2, r3
    377c:	d10f      	bne.n	379e <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    377e:	2a02      	cmp	r2, #2
    3780:	d906      	bls.n	3790 <system_gclk_gen_set_config+0x3c>
    3782:	2302      	movs	r3, #2
    3784:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    3786:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    3788:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    378a:	429a      	cmp	r2, r3
    378c:	d8fb      	bhi.n	3786 <system_gclk_gen_set_config+0x32>
    378e:	e000      	b.n	3792 <system_gclk_gen_set_config+0x3e>
    3790:	2000      	movs	r0, #0
    3792:	2380      	movs	r3, #128	; 0x80
    3794:	015b      	lsls	r3, r3, #5
    3796:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3798:	0400      	lsls	r0, r0, #16
    379a:	4304      	orrs	r4, r0
    379c:	e004      	b.n	37a8 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    379e:	0412      	lsls	r2, r2, #16
    37a0:	2380      	movs	r3, #128	; 0x80
    37a2:	009b      	lsls	r3, r3, #2
    37a4:	431a      	orrs	r2, r3
    37a6:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    37a8:	7a0b      	ldrb	r3, [r1, #8]
    37aa:	2b00      	cmp	r3, #0
    37ac:	d002      	beq.n	37b4 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    37ae:	2380      	movs	r3, #128	; 0x80
    37b0:	019b      	lsls	r3, r3, #6
    37b2:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    37b4:	2604      	movs	r6, #4
    37b6:	40ae      	lsls	r6, r5
    37b8:	490d      	ldr	r1, [pc, #52]	; (37f0 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    37ba:	4a0e      	ldr	r2, [pc, #56]	; (37f4 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    37bc:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    37be:	4013      	ands	r3, r2
    37c0:	421e      	tst	r6, r3
    37c2:	d1fb      	bne.n	37bc <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    37c4:	4b0c      	ldr	r3, [pc, #48]	; (37f8 <system_gclk_gen_set_config+0xa4>)
    37c6:	4798      	blx	r3
    37c8:	00ad      	lsls	r5, r5, #2
    37ca:	4b09      	ldr	r3, [pc, #36]	; (37f0 <system_gclk_gen_set_config+0x9c>)
    37cc:	469c      	mov	ip, r3
    37ce:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    37d0:	6a28      	ldr	r0, [r5, #32]
    37d2:	2380      	movs	r3, #128	; 0x80
    37d4:	005b      	lsls	r3, r3, #1
    37d6:	4018      	ands	r0, r3
    37d8:	4320      	orrs	r0, r4
    37da:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    37dc:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    37de:	4a05      	ldr	r2, [pc, #20]	; (37f4 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    37e0:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    37e2:	4013      	ands	r3, r2
    37e4:	421e      	tst	r6, r3
    37e6:	d1fb      	bne.n	37e0 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    37e8:	4b04      	ldr	r3, [pc, #16]	; (37fc <system_gclk_gen_set_config+0xa8>)
    37ea:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    37ec:	bd70      	pop	{r4, r5, r6, pc}
    37ee:	46c0      	nop			; (mov r8, r8)
    37f0:	40001c00 	.word	0x40001c00
    37f4:	000007fc 	.word	0x000007fc
    37f8:	00003601 	.word	0x00003601
    37fc:	00003641 	.word	0x00003641

00003800 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3800:	b510      	push	{r4, lr}
    3802:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    3804:	2204      	movs	r2, #4
    3806:	4082      	lsls	r2, r0
    3808:	4809      	ldr	r0, [pc, #36]	; (3830 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    380a:	490a      	ldr	r1, [pc, #40]	; (3834 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    380c:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    380e:	400b      	ands	r3, r1
    3810:	421a      	tst	r2, r3
    3812:	d1fb      	bne.n	380c <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3814:	4b08      	ldr	r3, [pc, #32]	; (3838 <system_gclk_gen_enable+0x38>)
    3816:	4798      	blx	r3
    3818:	00a4      	lsls	r4, r4, #2
    381a:	4b05      	ldr	r3, [pc, #20]	; (3830 <system_gclk_gen_enable+0x30>)
    381c:	469c      	mov	ip, r3
    381e:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    3820:	6a23      	ldr	r3, [r4, #32]
    3822:	2280      	movs	r2, #128	; 0x80
    3824:	0052      	lsls	r2, r2, #1
    3826:	4313      	orrs	r3, r2
    3828:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    382a:	4b04      	ldr	r3, [pc, #16]	; (383c <system_gclk_gen_enable+0x3c>)
    382c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    382e:	bd10      	pop	{r4, pc}
    3830:	40001c00 	.word	0x40001c00
    3834:	000007fc 	.word	0x000007fc
    3838:	00003601 	.word	0x00003601
    383c:	00003641 	.word	0x00003641

00003840 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3842:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    3844:	2204      	movs	r2, #4
    3846:	4082      	lsls	r2, r0
    3848:	4812      	ldr	r0, [pc, #72]	; (3894 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    384a:	4913      	ldr	r1, [pc, #76]	; (3898 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    384c:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    384e:	400b      	ands	r3, r1
    3850:	421a      	tst	r2, r3
    3852:	d1fb      	bne.n	384c <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3854:	4b11      	ldr	r3, [pc, #68]	; (389c <system_gclk_gen_get_hz+0x5c>)
    3856:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    3858:	4f0e      	ldr	r7, [pc, #56]	; (3894 <system_gclk_gen_get_hz+0x54>)
    385a:	3408      	adds	r4, #8
    385c:	00a4      	lsls	r4, r4, #2
    385e:	59e0      	ldr	r0, [r4, r7]
    3860:	0740      	lsls	r0, r0, #29
    3862:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3864:	4b0e      	ldr	r3, [pc, #56]	; (38a0 <system_gclk_gen_get_hz+0x60>)
    3866:	4798      	blx	r3
    3868:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    386a:	59e5      	ldr	r5, [r4, r7]
    386c:	04ed      	lsls	r5, r5, #19
    386e:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    3870:	59e4      	ldr	r4, [r4, r7]
    3872:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3874:	4b0b      	ldr	r3, [pc, #44]	; (38a4 <system_gclk_gen_get_hz+0x64>)
    3876:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3878:	2d00      	cmp	r5, #0
    387a:	d107      	bne.n	388c <system_gclk_gen_get_hz+0x4c>
    387c:	2c01      	cmp	r4, #1
    387e:	d907      	bls.n	3890 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    3880:	0021      	movs	r1, r4
    3882:	0030      	movs	r0, r6
    3884:	4b08      	ldr	r3, [pc, #32]	; (38a8 <system_gclk_gen_get_hz+0x68>)
    3886:	4798      	blx	r3
    3888:	0006      	movs	r6, r0
    388a:	e001      	b.n	3890 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    388c:	3401      	adds	r4, #1
    388e:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    3890:	0030      	movs	r0, r6
    3892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3894:	40001c00 	.word	0x40001c00
    3898:	000007fc 	.word	0x000007fc
    389c:	00003601 	.word	0x00003601
    38a0:	00003671 	.word	0x00003671
    38a4:	00003641 	.word	0x00003641
    38a8:	00003bdd 	.word	0x00003bdd

000038ac <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    38ac:	b510      	push	{r4, lr}
    38ae:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    38b0:	4b09      	ldr	r3, [pc, #36]	; (38d8 <system_gclk_chan_enable+0x2c>)
    38b2:	4798      	blx	r3
    38b4:	00a0      	lsls	r0, r4, #2
    38b6:	4b09      	ldr	r3, [pc, #36]	; (38dc <system_gclk_chan_enable+0x30>)
    38b8:	469c      	mov	ip, r3
    38ba:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    38bc:	2280      	movs	r2, #128	; 0x80
    38be:	5881      	ldr	r1, [r0, r2]
    38c0:	2340      	movs	r3, #64	; 0x40
    38c2:	430b      	orrs	r3, r1
    38c4:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    38c6:	2180      	movs	r1, #128	; 0x80
    38c8:	3a40      	subs	r2, #64	; 0x40
    38ca:	5843      	ldr	r3, [r0, r1]
    38cc:	421a      	tst	r2, r3
    38ce:	d0fc      	beq.n	38ca <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    38d0:	4b03      	ldr	r3, [pc, #12]	; (38e0 <system_gclk_chan_enable+0x34>)
    38d2:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    38d4:	bd10      	pop	{r4, pc}
    38d6:	46c0      	nop			; (mov r8, r8)
    38d8:	00003601 	.word	0x00003601
    38dc:	40001c00 	.word	0x40001c00
    38e0:	00003641 	.word	0x00003641

000038e4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    38e4:	b510      	push	{r4, lr}
    38e6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    38e8:	4b09      	ldr	r3, [pc, #36]	; (3910 <system_gclk_chan_disable+0x2c>)
    38ea:	4798      	blx	r3
    38ec:	00a0      	lsls	r0, r4, #2
    38ee:	4b09      	ldr	r3, [pc, #36]	; (3914 <system_gclk_chan_disable+0x30>)
    38f0:	469c      	mov	ip, r3
    38f2:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    38f4:	2280      	movs	r2, #128	; 0x80
    38f6:	5883      	ldr	r3, [r0, r2]
    38f8:	2140      	movs	r1, #64	; 0x40
    38fa:	438b      	bics	r3, r1
    38fc:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    38fe:	3140      	adds	r1, #64	; 0x40
    3900:	3a40      	subs	r2, #64	; 0x40
    3902:	5843      	ldr	r3, [r0, r1]
    3904:	421a      	tst	r2, r3
    3906:	d1fc      	bne.n	3902 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3908:	4b03      	ldr	r3, [pc, #12]	; (3918 <system_gclk_chan_disable+0x34>)
    390a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    390c:	bd10      	pop	{r4, pc}
    390e:	46c0      	nop			; (mov r8, r8)
    3910:	00003601 	.word	0x00003601
    3914:	40001c00 	.word	0x40001c00
    3918:	00003641 	.word	0x00003641

0000391c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    391c:	b570      	push	{r4, r5, r6, lr}
    391e:	0004      	movs	r4, r0
    3920:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3922:	4b05      	ldr	r3, [pc, #20]	; (3938 <system_gclk_chan_set_config+0x1c>)
    3924:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    3926:	782b      	ldrb	r3, [r5, #0]
    3928:	220f      	movs	r2, #15
    392a:	4013      	ands	r3, r2
    392c:	3420      	adds	r4, #32
    392e:	00a4      	lsls	r4, r4, #2
    3930:	4a02      	ldr	r2, [pc, #8]	; (393c <system_gclk_chan_set_config+0x20>)
    3932:	50a3      	str	r3, [r4, r2]


}
    3934:	bd70      	pop	{r4, r5, r6, pc}
    3936:	46c0      	nop			; (mov r8, r8)
    3938:	000038e5 	.word	0x000038e5
    393c:	40001c00 	.word	0x40001c00

00003940 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3940:	b510      	push	{r4, lr}
    3942:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3944:	4b06      	ldr	r3, [pc, #24]	; (3960 <system_gclk_chan_get_hz+0x20>)
    3946:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    3948:	3420      	adds	r4, #32
    394a:	00a4      	lsls	r4, r4, #2
    394c:	4b05      	ldr	r3, [pc, #20]	; (3964 <system_gclk_chan_get_hz+0x24>)
    394e:	58e4      	ldr	r4, [r4, r3]
    3950:	0724      	lsls	r4, r4, #28
    3952:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3954:	4b04      	ldr	r3, [pc, #16]	; (3968 <system_gclk_chan_get_hz+0x28>)
    3956:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3958:	0020      	movs	r0, r4
    395a:	4b04      	ldr	r3, [pc, #16]	; (396c <system_gclk_chan_get_hz+0x2c>)
    395c:	4798      	blx	r3
}
    395e:	bd10      	pop	{r4, pc}
    3960:	00003601 	.word	0x00003601
    3964:	40001c00 	.word	0x40001c00
    3968:	00003641 	.word	0x00003641
    396c:	00003841 	.word	0x00003841

00003970 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3970:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3972:	78d3      	ldrb	r3, [r2, #3]
    3974:	2b00      	cmp	r3, #0
    3976:	d11e      	bne.n	39b6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3978:	7813      	ldrb	r3, [r2, #0]
    397a:	2b80      	cmp	r3, #128	; 0x80
    397c:	d004      	beq.n	3988 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    397e:	061b      	lsls	r3, r3, #24
    3980:	2480      	movs	r4, #128	; 0x80
    3982:	0264      	lsls	r4, r4, #9
    3984:	4323      	orrs	r3, r4
    3986:	e000      	b.n	398a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3988:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    398a:	7854      	ldrb	r4, [r2, #1]
    398c:	2502      	movs	r5, #2
    398e:	43ac      	bics	r4, r5
    3990:	d10a      	bne.n	39a8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3992:	7894      	ldrb	r4, [r2, #2]
    3994:	2c00      	cmp	r4, #0
    3996:	d103      	bne.n	39a0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3998:	2480      	movs	r4, #128	; 0x80
    399a:	02a4      	lsls	r4, r4, #10
    399c:	4323      	orrs	r3, r4
    399e:	e002      	b.n	39a6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    39a0:	24c0      	movs	r4, #192	; 0xc0
    39a2:	02e4      	lsls	r4, r4, #11
    39a4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    39a6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    39a8:	7854      	ldrb	r4, [r2, #1]
    39aa:	3c01      	subs	r4, #1
    39ac:	2c01      	cmp	r4, #1
    39ae:	d812      	bhi.n	39d6 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    39b0:	4c18      	ldr	r4, [pc, #96]	; (3a14 <_system_pinmux_config+0xa4>)
    39b2:	4023      	ands	r3, r4
    39b4:	e00f      	b.n	39d6 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    39b6:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    39b8:	040b      	lsls	r3, r1, #16
    39ba:	0c1b      	lsrs	r3, r3, #16
    39bc:	24a0      	movs	r4, #160	; 0xa0
    39be:	05e4      	lsls	r4, r4, #23
    39c0:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    39c2:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    39c4:	0c0b      	lsrs	r3, r1, #16
    39c6:	24d0      	movs	r4, #208	; 0xd0
    39c8:	0624      	lsls	r4, r4, #24
    39ca:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    39cc:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    39ce:	78d3      	ldrb	r3, [r2, #3]
    39d0:	2b00      	cmp	r3, #0
    39d2:	d018      	beq.n	3a06 <_system_pinmux_config+0x96>
    39d4:	e01c      	b.n	3a10 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    39d6:	040c      	lsls	r4, r1, #16
    39d8:	0c24      	lsrs	r4, r4, #16
    39da:	25a0      	movs	r5, #160	; 0xa0
    39dc:	05ed      	lsls	r5, r5, #23
    39de:	432c      	orrs	r4, r5
    39e0:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    39e2:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    39e4:	0c0c      	lsrs	r4, r1, #16
    39e6:	25d0      	movs	r5, #208	; 0xd0
    39e8:	062d      	lsls	r5, r5, #24
    39ea:	432c      	orrs	r4, r5
    39ec:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    39ee:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    39f0:	78d4      	ldrb	r4, [r2, #3]
    39f2:	2c00      	cmp	r4, #0
    39f4:	d10c      	bne.n	3a10 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    39f6:	035b      	lsls	r3, r3, #13
    39f8:	d505      	bpl.n	3a06 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    39fa:	7893      	ldrb	r3, [r2, #2]
    39fc:	2b01      	cmp	r3, #1
    39fe:	d101      	bne.n	3a04 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    3a00:	6181      	str	r1, [r0, #24]
    3a02:	e000      	b.n	3a06 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    3a04:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3a06:	7853      	ldrb	r3, [r2, #1]
    3a08:	3b01      	subs	r3, #1
    3a0a:	2b01      	cmp	r3, #1
    3a0c:	d800      	bhi.n	3a10 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3a0e:	6081      	str	r1, [r0, #8]
		}
	}
}
    3a10:	bd30      	pop	{r4, r5, pc}
    3a12:	46c0      	nop			; (mov r8, r8)
    3a14:	fffbffff 	.word	0xfffbffff

00003a18 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3a18:	b510      	push	{r4, lr}
    3a1a:	0003      	movs	r3, r0
    3a1c:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3a1e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3a20:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3a22:	2900      	cmp	r1, #0
    3a24:	d105      	bne.n	3a32 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    3a26:	0958      	lsrs	r0, r3, #5
    3a28:	01c0      	lsls	r0, r0, #7
    3a2a:	2182      	movs	r1, #130	; 0x82
    3a2c:	05c9      	lsls	r1, r1, #23
    3a2e:	468c      	mov	ip, r1
    3a30:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    3a32:	211f      	movs	r1, #31
    3a34:	400b      	ands	r3, r1
    3a36:	391e      	subs	r1, #30
    3a38:	4099      	lsls	r1, r3
    3a3a:	4b01      	ldr	r3, [pc, #4]	; (3a40 <system_pinmux_pin_set_config+0x28>)
    3a3c:	4798      	blx	r3
}
    3a3e:	bd10      	pop	{r4, pc}
    3a40:	00003971 	.word	0x00003971

00003a44 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3a44:	4770      	bx	lr
    3a46:	46c0      	nop			; (mov r8, r8)

00003a48 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3a48:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3a4a:	4b05      	ldr	r3, [pc, #20]	; (3a60 <system_init+0x18>)
    3a4c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3a4e:	4b05      	ldr	r3, [pc, #20]	; (3a64 <system_init+0x1c>)
    3a50:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3a52:	4b05      	ldr	r3, [pc, #20]	; (3a68 <system_init+0x20>)
    3a54:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3a56:	4b05      	ldr	r3, [pc, #20]	; (3a6c <system_init+0x24>)
    3a58:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3a5a:	4b05      	ldr	r3, [pc, #20]	; (3a70 <system_init+0x28>)
    3a5c:	4798      	blx	r3
}
    3a5e:	bd10      	pop	{r4, pc}
    3a60:	000036cd 	.word	0x000036cd
    3a64:	000035fd 	.word	0x000035fd
    3a68:	00003a45 	.word	0x00003a45
    3a6c:	00001e7d 	.word	0x00001e7d
    3a70:	00003a45 	.word	0x00003a45

00003a74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3a74:	e7fe      	b.n	3a74 <Dummy_Handler>
    3a76:	46c0      	nop			; (mov r8, r8)

00003a78 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3a78:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3a7a:	4b1b      	ldr	r3, [pc, #108]	; (3ae8 <Reset_Handler+0x70>)
    3a7c:	4a1b      	ldr	r2, [pc, #108]	; (3aec <Reset_Handler+0x74>)
    3a7e:	429a      	cmp	r2, r3
    3a80:	d003      	beq.n	3a8a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3a82:	4b1b      	ldr	r3, [pc, #108]	; (3af0 <Reset_Handler+0x78>)
    3a84:	4a18      	ldr	r2, [pc, #96]	; (3ae8 <Reset_Handler+0x70>)
    3a86:	429a      	cmp	r2, r3
    3a88:	d304      	bcc.n	3a94 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3a8a:	4b1a      	ldr	r3, [pc, #104]	; (3af4 <Reset_Handler+0x7c>)
    3a8c:	4a1a      	ldr	r2, [pc, #104]	; (3af8 <Reset_Handler+0x80>)
    3a8e:	429a      	cmp	r2, r3
    3a90:	d310      	bcc.n	3ab4 <Reset_Handler+0x3c>
    3a92:	e01e      	b.n	3ad2 <Reset_Handler+0x5a>
    3a94:	4a19      	ldr	r2, [pc, #100]	; (3afc <Reset_Handler+0x84>)
    3a96:	4b16      	ldr	r3, [pc, #88]	; (3af0 <Reset_Handler+0x78>)
    3a98:	3303      	adds	r3, #3
    3a9a:	1a9b      	subs	r3, r3, r2
    3a9c:	089b      	lsrs	r3, r3, #2
    3a9e:	3301      	adds	r3, #1
    3aa0:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3aa2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3aa4:	4810      	ldr	r0, [pc, #64]	; (3ae8 <Reset_Handler+0x70>)
    3aa6:	4911      	ldr	r1, [pc, #68]	; (3aec <Reset_Handler+0x74>)
    3aa8:	588c      	ldr	r4, [r1, r2]
    3aaa:	5084      	str	r4, [r0, r2]
    3aac:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3aae:	429a      	cmp	r2, r3
    3ab0:	d1fa      	bne.n	3aa8 <Reset_Handler+0x30>
    3ab2:	e7ea      	b.n	3a8a <Reset_Handler+0x12>
    3ab4:	4a12      	ldr	r2, [pc, #72]	; (3b00 <Reset_Handler+0x88>)
    3ab6:	4b0f      	ldr	r3, [pc, #60]	; (3af4 <Reset_Handler+0x7c>)
    3ab8:	3303      	adds	r3, #3
    3aba:	1a9b      	subs	r3, r3, r2
    3abc:	089b      	lsrs	r3, r3, #2
    3abe:	3301      	adds	r3, #1
    3ac0:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3ac2:	2200      	movs	r2, #0
                *pDest++ = 0;
    3ac4:	480c      	ldr	r0, [pc, #48]	; (3af8 <Reset_Handler+0x80>)
    3ac6:	2100      	movs	r1, #0
    3ac8:	1814      	adds	r4, r2, r0
    3aca:	6021      	str	r1, [r4, #0]
    3acc:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3ace:	429a      	cmp	r2, r3
    3ad0:	d1fa      	bne.n	3ac8 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3ad2:	4a0c      	ldr	r2, [pc, #48]	; (3b04 <Reset_Handler+0x8c>)
    3ad4:	21ff      	movs	r1, #255	; 0xff
    3ad6:	4b0c      	ldr	r3, [pc, #48]	; (3b08 <Reset_Handler+0x90>)
    3ad8:	438b      	bics	r3, r1
    3ada:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    3adc:	4b0b      	ldr	r3, [pc, #44]	; (3b0c <Reset_Handler+0x94>)
    3ade:	4798      	blx	r3

        /* Branch to main function */
        main();
    3ae0:	4b0b      	ldr	r3, [pc, #44]	; (3b10 <Reset_Handler+0x98>)
    3ae2:	4798      	blx	r3
    3ae4:	e7fe      	b.n	3ae4 <Reset_Handler+0x6c>
    3ae6:	46c0      	nop			; (mov r8, r8)
    3ae8:	20000000 	.word	0x20000000
    3aec:	000049dc 	.word	0x000049dc
    3af0:	20000070 	.word	0x20000070
    3af4:	200003b0 	.word	0x200003b0
    3af8:	20000070 	.word	0x20000070
    3afc:	20000004 	.word	0x20000004
    3b00:	20000074 	.word	0x20000074
    3b04:	e000ed00 	.word	0xe000ed00
    3b08:	00000000 	.word	0x00000000
    3b0c:	00003d4d 	.word	0x00003d4d
    3b10:	00003b51 	.word	0x00003b51

00003b14 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    3b14:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3b16:	4a06      	ldr	r2, [pc, #24]	; (3b30 <_sbrk+0x1c>)
    3b18:	6812      	ldr	r2, [r2, #0]
    3b1a:	2a00      	cmp	r2, #0
    3b1c:	d102      	bne.n	3b24 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    3b1e:	4905      	ldr	r1, [pc, #20]	; (3b34 <_sbrk+0x20>)
    3b20:	4a03      	ldr	r2, [pc, #12]	; (3b30 <_sbrk+0x1c>)
    3b22:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    3b24:	4a02      	ldr	r2, [pc, #8]	; (3b30 <_sbrk+0x1c>)
    3b26:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    3b28:	18c3      	adds	r3, r0, r3
    3b2a:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    3b2c:	4770      	bx	lr
    3b2e:	46c0      	nop			; (mov r8, r8)
    3b30:	20000108 	.word	0x20000108
    3b34:	200023b0 	.word	0x200023b0

00003b38 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    3b38:	2001      	movs	r0, #1
    3b3a:	4240      	negs	r0, r0
    3b3c:	4770      	bx	lr
    3b3e:	46c0      	nop			; (mov r8, r8)

00003b40 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3b40:	2380      	movs	r3, #128	; 0x80
    3b42:	019b      	lsls	r3, r3, #6
    3b44:	604b      	str	r3, [r1, #4]

	return 0;
}
    3b46:	2000      	movs	r0, #0
    3b48:	4770      	bx	lr
    3b4a:	46c0      	nop			; (mov r8, r8)

00003b4c <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3b4c:	2000      	movs	r0, #0
    3b4e:	4770      	bx	lr

00003b50 <main>:
#include "Source/power.h"
#include "Source/afe_wr.h"


int main (void)
{
    3b50:	b510      	push	{r4, lr}
	system_init();
    3b52:	4b13      	ldr	r3, [pc, #76]	; (3ba0 <main+0x50>)
    3b54:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    3b56:	4b13      	ldr	r3, [pc, #76]	; (3ba4 <main+0x54>)
    3b58:	4798      	blx	r3
	
	/* Initialize the USART */
	#ifdef OS_DEBUG
	/*  Init Usart */
	Configure_Usart();
    3b5a:	4b13      	ldr	r3, [pc, #76]	; (3ba8 <main+0x58>)
    3b5c:	4798      	blx	r3
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    3b5e:	4b13      	ldr	r3, [pc, #76]	; (3bac <main+0x5c>)
    3b60:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    3b62:	4b13      	ldr	r3, [pc, #76]	; (3bb0 <main+0x60>)
    3b64:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    3b66:	4b13      	ldr	r3, [pc, #76]	; (3bb4 <main+0x64>)
    3b68:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    3b6a:	4b13      	ldr	r3, [pc, #76]	; (3bb8 <main+0x68>)
    3b6c:	4798      	blx	r3
	
	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    3b6e:	4b13      	ldr	r3, [pc, #76]	; (3bbc <main+0x6c>)
    3b70:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    3b72:	4b13      	ldr	r3, [pc, #76]	; (3bc0 <main+0x70>)
    3b74:	881b      	ldrh	r3, [r3, #0]
    3b76:	b29b      	uxth	r3, r3
    3b78:	4a12      	ldr	r2, [pc, #72]	; (3bc4 <main+0x74>)
    3b7a:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    3b7c:	4b12      	ldr	r3, [pc, #72]	; (3bc8 <main+0x78>)
    3b7e:	4798      	blx	r3
	delay_ms(300);
    3b80:	2096      	movs	r0, #150	; 0x96
    3b82:	0040      	lsls	r0, r0, #1
    3b84:	4b11      	ldr	r3, [pc, #68]	; (3bcc <main+0x7c>)
    3b86:	4798      	blx	r3
	
    sleep_delay_cycle = 0;
    3b88:	2200      	movs	r2, #0
    3b8a:	4b11      	ldr	r3, [pc, #68]	; (3bd0 <main+0x80>)
    3b8c:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    3b8e:	4a11      	ldr	r2, [pc, #68]	; (3bd4 <main+0x84>)
    3b90:	7853      	ldrb	r3, [r2, #1]
    3b92:	2110      	movs	r1, #16
    3b94:	438b      	bics	r3, r1
    3b96:	7053      	strb	r3, [r2, #1]
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		AFE_Reg_Read();
    3b98:	4c0f      	ldr	r4, [pc, #60]	; (3bd8 <main+0x88>)
    3b9a:	47a0      	blx	r4
    3b9c:	e7fd      	b.n	3b9a <main+0x4a>
    3b9e:	46c0      	nop			; (mov r8, r8)
    3ba0:	00003a49 	.word	0x00003a49
    3ba4:	00001d5d 	.word	0x00001d5d
    3ba8:	000034fd 	.word	0x000034fd
    3bac:	00003481 	.word	0x00003481
    3bb0:	000018d9 	.word	0x000018d9
    3bb4:	00000c9d 	.word	0x00000c9d
    3bb8:	00001261 	.word	0x00001261
    3bbc:	00000f35 	.word	0x00000f35
    3bc0:	2000032a 	.word	0x2000032a
    3bc4:	200002fc 	.word	0x200002fc
    3bc8:	000006d1 	.word	0x000006d1
    3bcc:	00001dc9 	.word	0x00001dc9
    3bd0:	20000338 	.word	0x20000338
    3bd4:	20000388 	.word	0x20000388
    3bd8:	00000955 	.word	0x00000955

00003bdc <__aeabi_uidiv>:
    3bdc:	2200      	movs	r2, #0
    3bde:	0843      	lsrs	r3, r0, #1
    3be0:	428b      	cmp	r3, r1
    3be2:	d374      	bcc.n	3cce <__aeabi_uidiv+0xf2>
    3be4:	0903      	lsrs	r3, r0, #4
    3be6:	428b      	cmp	r3, r1
    3be8:	d35f      	bcc.n	3caa <__aeabi_uidiv+0xce>
    3bea:	0a03      	lsrs	r3, r0, #8
    3bec:	428b      	cmp	r3, r1
    3bee:	d344      	bcc.n	3c7a <__aeabi_uidiv+0x9e>
    3bf0:	0b03      	lsrs	r3, r0, #12
    3bf2:	428b      	cmp	r3, r1
    3bf4:	d328      	bcc.n	3c48 <__aeabi_uidiv+0x6c>
    3bf6:	0c03      	lsrs	r3, r0, #16
    3bf8:	428b      	cmp	r3, r1
    3bfa:	d30d      	bcc.n	3c18 <__aeabi_uidiv+0x3c>
    3bfc:	22ff      	movs	r2, #255	; 0xff
    3bfe:	0209      	lsls	r1, r1, #8
    3c00:	ba12      	rev	r2, r2
    3c02:	0c03      	lsrs	r3, r0, #16
    3c04:	428b      	cmp	r3, r1
    3c06:	d302      	bcc.n	3c0e <__aeabi_uidiv+0x32>
    3c08:	1212      	asrs	r2, r2, #8
    3c0a:	0209      	lsls	r1, r1, #8
    3c0c:	d065      	beq.n	3cda <__aeabi_uidiv+0xfe>
    3c0e:	0b03      	lsrs	r3, r0, #12
    3c10:	428b      	cmp	r3, r1
    3c12:	d319      	bcc.n	3c48 <__aeabi_uidiv+0x6c>
    3c14:	e000      	b.n	3c18 <__aeabi_uidiv+0x3c>
    3c16:	0a09      	lsrs	r1, r1, #8
    3c18:	0bc3      	lsrs	r3, r0, #15
    3c1a:	428b      	cmp	r3, r1
    3c1c:	d301      	bcc.n	3c22 <__aeabi_uidiv+0x46>
    3c1e:	03cb      	lsls	r3, r1, #15
    3c20:	1ac0      	subs	r0, r0, r3
    3c22:	4152      	adcs	r2, r2
    3c24:	0b83      	lsrs	r3, r0, #14
    3c26:	428b      	cmp	r3, r1
    3c28:	d301      	bcc.n	3c2e <__aeabi_uidiv+0x52>
    3c2a:	038b      	lsls	r3, r1, #14
    3c2c:	1ac0      	subs	r0, r0, r3
    3c2e:	4152      	adcs	r2, r2
    3c30:	0b43      	lsrs	r3, r0, #13
    3c32:	428b      	cmp	r3, r1
    3c34:	d301      	bcc.n	3c3a <__aeabi_uidiv+0x5e>
    3c36:	034b      	lsls	r3, r1, #13
    3c38:	1ac0      	subs	r0, r0, r3
    3c3a:	4152      	adcs	r2, r2
    3c3c:	0b03      	lsrs	r3, r0, #12
    3c3e:	428b      	cmp	r3, r1
    3c40:	d301      	bcc.n	3c46 <__aeabi_uidiv+0x6a>
    3c42:	030b      	lsls	r3, r1, #12
    3c44:	1ac0      	subs	r0, r0, r3
    3c46:	4152      	adcs	r2, r2
    3c48:	0ac3      	lsrs	r3, r0, #11
    3c4a:	428b      	cmp	r3, r1
    3c4c:	d301      	bcc.n	3c52 <__aeabi_uidiv+0x76>
    3c4e:	02cb      	lsls	r3, r1, #11
    3c50:	1ac0      	subs	r0, r0, r3
    3c52:	4152      	adcs	r2, r2
    3c54:	0a83      	lsrs	r3, r0, #10
    3c56:	428b      	cmp	r3, r1
    3c58:	d301      	bcc.n	3c5e <__aeabi_uidiv+0x82>
    3c5a:	028b      	lsls	r3, r1, #10
    3c5c:	1ac0      	subs	r0, r0, r3
    3c5e:	4152      	adcs	r2, r2
    3c60:	0a43      	lsrs	r3, r0, #9
    3c62:	428b      	cmp	r3, r1
    3c64:	d301      	bcc.n	3c6a <__aeabi_uidiv+0x8e>
    3c66:	024b      	lsls	r3, r1, #9
    3c68:	1ac0      	subs	r0, r0, r3
    3c6a:	4152      	adcs	r2, r2
    3c6c:	0a03      	lsrs	r3, r0, #8
    3c6e:	428b      	cmp	r3, r1
    3c70:	d301      	bcc.n	3c76 <__aeabi_uidiv+0x9a>
    3c72:	020b      	lsls	r3, r1, #8
    3c74:	1ac0      	subs	r0, r0, r3
    3c76:	4152      	adcs	r2, r2
    3c78:	d2cd      	bcs.n	3c16 <__aeabi_uidiv+0x3a>
    3c7a:	09c3      	lsrs	r3, r0, #7
    3c7c:	428b      	cmp	r3, r1
    3c7e:	d301      	bcc.n	3c84 <__aeabi_uidiv+0xa8>
    3c80:	01cb      	lsls	r3, r1, #7
    3c82:	1ac0      	subs	r0, r0, r3
    3c84:	4152      	adcs	r2, r2
    3c86:	0983      	lsrs	r3, r0, #6
    3c88:	428b      	cmp	r3, r1
    3c8a:	d301      	bcc.n	3c90 <__aeabi_uidiv+0xb4>
    3c8c:	018b      	lsls	r3, r1, #6
    3c8e:	1ac0      	subs	r0, r0, r3
    3c90:	4152      	adcs	r2, r2
    3c92:	0943      	lsrs	r3, r0, #5
    3c94:	428b      	cmp	r3, r1
    3c96:	d301      	bcc.n	3c9c <__aeabi_uidiv+0xc0>
    3c98:	014b      	lsls	r3, r1, #5
    3c9a:	1ac0      	subs	r0, r0, r3
    3c9c:	4152      	adcs	r2, r2
    3c9e:	0903      	lsrs	r3, r0, #4
    3ca0:	428b      	cmp	r3, r1
    3ca2:	d301      	bcc.n	3ca8 <__aeabi_uidiv+0xcc>
    3ca4:	010b      	lsls	r3, r1, #4
    3ca6:	1ac0      	subs	r0, r0, r3
    3ca8:	4152      	adcs	r2, r2
    3caa:	08c3      	lsrs	r3, r0, #3
    3cac:	428b      	cmp	r3, r1
    3cae:	d301      	bcc.n	3cb4 <__aeabi_uidiv+0xd8>
    3cb0:	00cb      	lsls	r3, r1, #3
    3cb2:	1ac0      	subs	r0, r0, r3
    3cb4:	4152      	adcs	r2, r2
    3cb6:	0883      	lsrs	r3, r0, #2
    3cb8:	428b      	cmp	r3, r1
    3cba:	d301      	bcc.n	3cc0 <__aeabi_uidiv+0xe4>
    3cbc:	008b      	lsls	r3, r1, #2
    3cbe:	1ac0      	subs	r0, r0, r3
    3cc0:	4152      	adcs	r2, r2
    3cc2:	0843      	lsrs	r3, r0, #1
    3cc4:	428b      	cmp	r3, r1
    3cc6:	d301      	bcc.n	3ccc <__aeabi_uidiv+0xf0>
    3cc8:	004b      	lsls	r3, r1, #1
    3cca:	1ac0      	subs	r0, r0, r3
    3ccc:	4152      	adcs	r2, r2
    3cce:	1a41      	subs	r1, r0, r1
    3cd0:	d200      	bcs.n	3cd4 <__aeabi_uidiv+0xf8>
    3cd2:	4601      	mov	r1, r0
    3cd4:	4152      	adcs	r2, r2
    3cd6:	4610      	mov	r0, r2
    3cd8:	4770      	bx	lr
    3cda:	e7ff      	b.n	3cdc <__aeabi_uidiv+0x100>
    3cdc:	b501      	push	{r0, lr}
    3cde:	2000      	movs	r0, #0
    3ce0:	f000 f806 	bl	3cf0 <__aeabi_idiv0>
    3ce4:	bd02      	pop	{r1, pc}
    3ce6:	46c0      	nop			; (mov r8, r8)

00003ce8 <__aeabi_uidivmod>:
    3ce8:	2900      	cmp	r1, #0
    3cea:	d0f7      	beq.n	3cdc <__aeabi_uidiv+0x100>
    3cec:	e776      	b.n	3bdc <__aeabi_uidiv>
    3cee:	4770      	bx	lr

00003cf0 <__aeabi_idiv0>:
    3cf0:	4770      	bx	lr
    3cf2:	46c0      	nop			; (mov r8, r8)

00003cf4 <__aeabi_lmul>:
    3cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cf6:	464f      	mov	r7, r9
    3cf8:	4646      	mov	r6, r8
    3cfa:	b4c0      	push	{r6, r7}
    3cfc:	0416      	lsls	r6, r2, #16
    3cfe:	0c36      	lsrs	r6, r6, #16
    3d00:	4699      	mov	r9, r3
    3d02:	0033      	movs	r3, r6
    3d04:	0405      	lsls	r5, r0, #16
    3d06:	0c2c      	lsrs	r4, r5, #16
    3d08:	0c07      	lsrs	r7, r0, #16
    3d0a:	0c15      	lsrs	r5, r2, #16
    3d0c:	4363      	muls	r3, r4
    3d0e:	437e      	muls	r6, r7
    3d10:	436f      	muls	r7, r5
    3d12:	4365      	muls	r5, r4
    3d14:	0c1c      	lsrs	r4, r3, #16
    3d16:	19ad      	adds	r5, r5, r6
    3d18:	1964      	adds	r4, r4, r5
    3d1a:	469c      	mov	ip, r3
    3d1c:	42a6      	cmp	r6, r4
    3d1e:	d903      	bls.n	3d28 <__aeabi_lmul+0x34>
    3d20:	2380      	movs	r3, #128	; 0x80
    3d22:	025b      	lsls	r3, r3, #9
    3d24:	4698      	mov	r8, r3
    3d26:	4447      	add	r7, r8
    3d28:	4663      	mov	r3, ip
    3d2a:	0c25      	lsrs	r5, r4, #16
    3d2c:	19ef      	adds	r7, r5, r7
    3d2e:	041d      	lsls	r5, r3, #16
    3d30:	464b      	mov	r3, r9
    3d32:	434a      	muls	r2, r1
    3d34:	4343      	muls	r3, r0
    3d36:	0c2d      	lsrs	r5, r5, #16
    3d38:	0424      	lsls	r4, r4, #16
    3d3a:	1964      	adds	r4, r4, r5
    3d3c:	1899      	adds	r1, r3, r2
    3d3e:	19c9      	adds	r1, r1, r7
    3d40:	0020      	movs	r0, r4
    3d42:	bc0c      	pop	{r2, r3}
    3d44:	4690      	mov	r8, r2
    3d46:	4699      	mov	r9, r3
    3d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d4a:	46c0      	nop			; (mov r8, r8)

00003d4c <__libc_init_array>:
    3d4c:	4b0e      	ldr	r3, [pc, #56]	; (3d88 <__libc_init_array+0x3c>)
    3d4e:	b570      	push	{r4, r5, r6, lr}
    3d50:	2500      	movs	r5, #0
    3d52:	001e      	movs	r6, r3
    3d54:	4c0d      	ldr	r4, [pc, #52]	; (3d8c <__libc_init_array+0x40>)
    3d56:	1ae4      	subs	r4, r4, r3
    3d58:	10a4      	asrs	r4, r4, #2
    3d5a:	42a5      	cmp	r5, r4
    3d5c:	d004      	beq.n	3d68 <__libc_init_array+0x1c>
    3d5e:	00ab      	lsls	r3, r5, #2
    3d60:	58f3      	ldr	r3, [r6, r3]
    3d62:	4798      	blx	r3
    3d64:	3501      	adds	r5, #1
    3d66:	e7f8      	b.n	3d5a <__libc_init_array+0xe>
    3d68:	f000 fe28 	bl	49bc <_init>
    3d6c:	4b08      	ldr	r3, [pc, #32]	; (3d90 <__libc_init_array+0x44>)
    3d6e:	2500      	movs	r5, #0
    3d70:	001e      	movs	r6, r3
    3d72:	4c08      	ldr	r4, [pc, #32]	; (3d94 <__libc_init_array+0x48>)
    3d74:	1ae4      	subs	r4, r4, r3
    3d76:	10a4      	asrs	r4, r4, #2
    3d78:	42a5      	cmp	r5, r4
    3d7a:	d004      	beq.n	3d86 <__libc_init_array+0x3a>
    3d7c:	00ab      	lsls	r3, r5, #2
    3d7e:	58f3      	ldr	r3, [r6, r3]
    3d80:	4798      	blx	r3
    3d82:	3501      	adds	r5, #1
    3d84:	e7f8      	b.n	3d78 <__libc_init_array+0x2c>
    3d86:	bd70      	pop	{r4, r5, r6, pc}
    3d88:	000049c8 	.word	0x000049c8
    3d8c:	000049c8 	.word	0x000049c8
    3d90:	000049c8 	.word	0x000049c8
    3d94:	000049cc 	.word	0x000049cc

00003d98 <memcpy>:
    3d98:	2300      	movs	r3, #0
    3d9a:	b510      	push	{r4, lr}
    3d9c:	429a      	cmp	r2, r3
    3d9e:	d003      	beq.n	3da8 <memcpy+0x10>
    3da0:	5ccc      	ldrb	r4, [r1, r3]
    3da2:	54c4      	strb	r4, [r0, r3]
    3da4:	3301      	adds	r3, #1
    3da6:	e7f9      	b.n	3d9c <memcpy+0x4>
    3da8:	bd10      	pop	{r4, pc}

00003daa <memset>:
    3daa:	0003      	movs	r3, r0
    3dac:	1882      	adds	r2, r0, r2
    3dae:	4293      	cmp	r3, r2
    3db0:	d002      	beq.n	3db8 <memset+0xe>
    3db2:	7019      	strb	r1, [r3, #0]
    3db4:	3301      	adds	r3, #1
    3db6:	e7fa      	b.n	3dae <memset+0x4>
    3db8:	4770      	bx	lr

00003dba <setbuf>:
    3dba:	424a      	negs	r2, r1
    3dbc:	414a      	adcs	r2, r1
    3dbe:	2380      	movs	r3, #128	; 0x80
    3dc0:	b510      	push	{r4, lr}
    3dc2:	0052      	lsls	r2, r2, #1
    3dc4:	00db      	lsls	r3, r3, #3
    3dc6:	f000 f801 	bl	3dcc <setvbuf>
    3dca:	bd10      	pop	{r4, pc}

00003dcc <setvbuf>:
    3dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dce:	001d      	movs	r5, r3
    3dd0:	4b51      	ldr	r3, [pc, #324]	; (3f18 <setvbuf+0x14c>)
    3dd2:	b085      	sub	sp, #20
    3dd4:	681e      	ldr	r6, [r3, #0]
    3dd6:	0004      	movs	r4, r0
    3dd8:	000f      	movs	r7, r1
    3dda:	9200      	str	r2, [sp, #0]
    3ddc:	2e00      	cmp	r6, #0
    3dde:	d005      	beq.n	3dec <setvbuf+0x20>
    3de0:	69b3      	ldr	r3, [r6, #24]
    3de2:	2b00      	cmp	r3, #0
    3de4:	d102      	bne.n	3dec <setvbuf+0x20>
    3de6:	0030      	movs	r0, r6
    3de8:	f000 f994 	bl	4114 <__sinit>
    3dec:	4b4b      	ldr	r3, [pc, #300]	; (3f1c <setvbuf+0x150>)
    3dee:	429c      	cmp	r4, r3
    3df0:	d101      	bne.n	3df6 <setvbuf+0x2a>
    3df2:	6874      	ldr	r4, [r6, #4]
    3df4:	e008      	b.n	3e08 <setvbuf+0x3c>
    3df6:	4b4a      	ldr	r3, [pc, #296]	; (3f20 <setvbuf+0x154>)
    3df8:	429c      	cmp	r4, r3
    3dfa:	d101      	bne.n	3e00 <setvbuf+0x34>
    3dfc:	68b4      	ldr	r4, [r6, #8]
    3dfe:	e003      	b.n	3e08 <setvbuf+0x3c>
    3e00:	4b48      	ldr	r3, [pc, #288]	; (3f24 <setvbuf+0x158>)
    3e02:	429c      	cmp	r4, r3
    3e04:	d100      	bne.n	3e08 <setvbuf+0x3c>
    3e06:	68f4      	ldr	r4, [r6, #12]
    3e08:	9b00      	ldr	r3, [sp, #0]
    3e0a:	2b02      	cmp	r3, #2
    3e0c:	d005      	beq.n	3e1a <setvbuf+0x4e>
    3e0e:	2b01      	cmp	r3, #1
    3e10:	d900      	bls.n	3e14 <setvbuf+0x48>
    3e12:	e07c      	b.n	3f0e <setvbuf+0x142>
    3e14:	2d00      	cmp	r5, #0
    3e16:	da00      	bge.n	3e1a <setvbuf+0x4e>
    3e18:	e079      	b.n	3f0e <setvbuf+0x142>
    3e1a:	0021      	movs	r1, r4
    3e1c:	0030      	movs	r0, r6
    3e1e:	f000 f90b 	bl	4038 <_fflush_r>
    3e22:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3e24:	2900      	cmp	r1, #0
    3e26:	d008      	beq.n	3e3a <setvbuf+0x6e>
    3e28:	0023      	movs	r3, r4
    3e2a:	3344      	adds	r3, #68	; 0x44
    3e2c:	4299      	cmp	r1, r3
    3e2e:	d002      	beq.n	3e36 <setvbuf+0x6a>
    3e30:	0030      	movs	r0, r6
    3e32:	f000 fa33 	bl	429c <_free_r>
    3e36:	2300      	movs	r3, #0
    3e38:	6363      	str	r3, [r4, #52]	; 0x34
    3e3a:	2300      	movs	r3, #0
    3e3c:	61a3      	str	r3, [r4, #24]
    3e3e:	6063      	str	r3, [r4, #4]
    3e40:	89a3      	ldrh	r3, [r4, #12]
    3e42:	061b      	lsls	r3, r3, #24
    3e44:	d503      	bpl.n	3e4e <setvbuf+0x82>
    3e46:	6921      	ldr	r1, [r4, #16]
    3e48:	0030      	movs	r0, r6
    3e4a:	f000 fa27 	bl	429c <_free_r>
    3e4e:	89a2      	ldrh	r2, [r4, #12]
    3e50:	4b35      	ldr	r3, [pc, #212]	; (3f28 <setvbuf+0x15c>)
    3e52:	4013      	ands	r3, r2
    3e54:	81a3      	strh	r3, [r4, #12]
    3e56:	9b00      	ldr	r3, [sp, #0]
    3e58:	2b02      	cmp	r3, #2
    3e5a:	d021      	beq.n	3ea0 <setvbuf+0xd4>
    3e5c:	ab03      	add	r3, sp, #12
    3e5e:	aa02      	add	r2, sp, #8
    3e60:	0021      	movs	r1, r4
    3e62:	0030      	movs	r0, r6
    3e64:	f000 f9ea 	bl	423c <__swhatbuf_r>
    3e68:	89a3      	ldrh	r3, [r4, #12]
    3e6a:	4318      	orrs	r0, r3
    3e6c:	81a0      	strh	r0, [r4, #12]
    3e6e:	2d00      	cmp	r5, #0
    3e70:	d101      	bne.n	3e76 <setvbuf+0xaa>
    3e72:	9d02      	ldr	r5, [sp, #8]
    3e74:	e001      	b.n	3e7a <setvbuf+0xae>
    3e76:	2f00      	cmp	r7, #0
    3e78:	d125      	bne.n	3ec6 <setvbuf+0xfa>
    3e7a:	0028      	movs	r0, r5
    3e7c:	f000 fa04 	bl	4288 <malloc>
    3e80:	9501      	str	r5, [sp, #4]
    3e82:	1e07      	subs	r7, r0, #0
    3e84:	d11a      	bne.n	3ebc <setvbuf+0xf0>
    3e86:	9b02      	ldr	r3, [sp, #8]
    3e88:	9301      	str	r3, [sp, #4]
    3e8a:	42ab      	cmp	r3, r5
    3e8c:	d102      	bne.n	3e94 <setvbuf+0xc8>
    3e8e:	2001      	movs	r0, #1
    3e90:	4240      	negs	r0, r0
    3e92:	e006      	b.n	3ea2 <setvbuf+0xd6>
    3e94:	9801      	ldr	r0, [sp, #4]
    3e96:	f000 f9f7 	bl	4288 <malloc>
    3e9a:	1e07      	subs	r7, r0, #0
    3e9c:	d10e      	bne.n	3ebc <setvbuf+0xf0>
    3e9e:	e7f6      	b.n	3e8e <setvbuf+0xc2>
    3ea0:	2000      	movs	r0, #0
    3ea2:	2202      	movs	r2, #2
    3ea4:	89a3      	ldrh	r3, [r4, #12]
    3ea6:	4313      	orrs	r3, r2
    3ea8:	81a3      	strh	r3, [r4, #12]
    3eaa:	2300      	movs	r3, #0
    3eac:	60a3      	str	r3, [r4, #8]
    3eae:	0023      	movs	r3, r4
    3eb0:	3347      	adds	r3, #71	; 0x47
    3eb2:	6023      	str	r3, [r4, #0]
    3eb4:	6123      	str	r3, [r4, #16]
    3eb6:	2301      	movs	r3, #1
    3eb8:	6163      	str	r3, [r4, #20]
    3eba:	e02a      	b.n	3f12 <setvbuf+0x146>
    3ebc:	2280      	movs	r2, #128	; 0x80
    3ebe:	89a3      	ldrh	r3, [r4, #12]
    3ec0:	9d01      	ldr	r5, [sp, #4]
    3ec2:	4313      	orrs	r3, r2
    3ec4:	81a3      	strh	r3, [r4, #12]
    3ec6:	69b3      	ldr	r3, [r6, #24]
    3ec8:	2b00      	cmp	r3, #0
    3eca:	d102      	bne.n	3ed2 <setvbuf+0x106>
    3ecc:	0030      	movs	r0, r6
    3ece:	f000 f921 	bl	4114 <__sinit>
    3ed2:	9b00      	ldr	r3, [sp, #0]
    3ed4:	2b01      	cmp	r3, #1
    3ed6:	d103      	bne.n	3ee0 <setvbuf+0x114>
    3ed8:	89a3      	ldrh	r3, [r4, #12]
    3eda:	9a00      	ldr	r2, [sp, #0]
    3edc:	431a      	orrs	r2, r3
    3ede:	81a2      	strh	r2, [r4, #12]
    3ee0:	2308      	movs	r3, #8
    3ee2:	89a2      	ldrh	r2, [r4, #12]
    3ee4:	6027      	str	r7, [r4, #0]
    3ee6:	4013      	ands	r3, r2
    3ee8:	6127      	str	r7, [r4, #16]
    3eea:	6165      	str	r5, [r4, #20]
    3eec:	1e18      	subs	r0, r3, #0
    3eee:	d00c      	beq.n	3f0a <setvbuf+0x13e>
    3ef0:	2301      	movs	r3, #1
    3ef2:	401a      	ands	r2, r3
    3ef4:	2300      	movs	r3, #0
    3ef6:	1e10      	subs	r0, r2, #0
    3ef8:	4298      	cmp	r0, r3
    3efa:	d004      	beq.n	3f06 <setvbuf+0x13a>
    3efc:	426d      	negs	r5, r5
    3efe:	60a3      	str	r3, [r4, #8]
    3f00:	61a5      	str	r5, [r4, #24]
    3f02:	0018      	movs	r0, r3
    3f04:	e005      	b.n	3f12 <setvbuf+0x146>
    3f06:	60a5      	str	r5, [r4, #8]
    3f08:	e003      	b.n	3f12 <setvbuf+0x146>
    3f0a:	60a3      	str	r3, [r4, #8]
    3f0c:	e001      	b.n	3f12 <setvbuf+0x146>
    3f0e:	2001      	movs	r0, #1
    3f10:	4240      	negs	r0, r0
    3f12:	b005      	add	sp, #20
    3f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f16:	46c0      	nop			; (mov r8, r8)
    3f18:	2000006c 	.word	0x2000006c
    3f1c:	0000495c 	.word	0x0000495c
    3f20:	0000497c 	.word	0x0000497c
    3f24:	0000499c 	.word	0x0000499c
    3f28:	fffff35c 	.word	0xfffff35c

00003f2c <__sflush_r>:
    3f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3f2e:	898a      	ldrh	r2, [r1, #12]
    3f30:	0005      	movs	r5, r0
    3f32:	000c      	movs	r4, r1
    3f34:	0713      	lsls	r3, r2, #28
    3f36:	d45a      	bmi.n	3fee <__sflush_r+0xc2>
    3f38:	684b      	ldr	r3, [r1, #4]
    3f3a:	2b00      	cmp	r3, #0
    3f3c:	dc02      	bgt.n	3f44 <__sflush_r+0x18>
    3f3e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3f40:	2b00      	cmp	r3, #0
    3f42:	dd19      	ble.n	3f78 <__sflush_r+0x4c>
    3f44:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3f46:	2f00      	cmp	r7, #0
    3f48:	d016      	beq.n	3f78 <__sflush_r+0x4c>
    3f4a:	2300      	movs	r3, #0
    3f4c:	682e      	ldr	r6, [r5, #0]
    3f4e:	602b      	str	r3, [r5, #0]
    3f50:	2380      	movs	r3, #128	; 0x80
    3f52:	015b      	lsls	r3, r3, #5
    3f54:	401a      	ands	r2, r3
    3f56:	d001      	beq.n	3f5c <__sflush_r+0x30>
    3f58:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3f5a:	e014      	b.n	3f86 <__sflush_r+0x5a>
    3f5c:	2301      	movs	r3, #1
    3f5e:	6a21      	ldr	r1, [r4, #32]
    3f60:	0028      	movs	r0, r5
    3f62:	47b8      	blx	r7
    3f64:	1c43      	adds	r3, r0, #1
    3f66:	d10e      	bne.n	3f86 <__sflush_r+0x5a>
    3f68:	682b      	ldr	r3, [r5, #0]
    3f6a:	2b00      	cmp	r3, #0
    3f6c:	d00b      	beq.n	3f86 <__sflush_r+0x5a>
    3f6e:	2b1d      	cmp	r3, #29
    3f70:	d001      	beq.n	3f76 <__sflush_r+0x4a>
    3f72:	2b16      	cmp	r3, #22
    3f74:	d102      	bne.n	3f7c <__sflush_r+0x50>
    3f76:	602e      	str	r6, [r5, #0]
    3f78:	2000      	movs	r0, #0
    3f7a:	e05a      	b.n	4032 <__sflush_r+0x106>
    3f7c:	2240      	movs	r2, #64	; 0x40
    3f7e:	89a3      	ldrh	r3, [r4, #12]
    3f80:	4313      	orrs	r3, r2
    3f82:	81a3      	strh	r3, [r4, #12]
    3f84:	e055      	b.n	4032 <__sflush_r+0x106>
    3f86:	89a3      	ldrh	r3, [r4, #12]
    3f88:	075b      	lsls	r3, r3, #29
    3f8a:	d506      	bpl.n	3f9a <__sflush_r+0x6e>
    3f8c:	6863      	ldr	r3, [r4, #4]
    3f8e:	1ac0      	subs	r0, r0, r3
    3f90:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3f92:	2b00      	cmp	r3, #0
    3f94:	d001      	beq.n	3f9a <__sflush_r+0x6e>
    3f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3f98:	1ac0      	subs	r0, r0, r3
    3f9a:	2300      	movs	r3, #0
    3f9c:	0002      	movs	r2, r0
    3f9e:	6a21      	ldr	r1, [r4, #32]
    3fa0:	0028      	movs	r0, r5
    3fa2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3fa4:	47b8      	blx	r7
    3fa6:	89a3      	ldrh	r3, [r4, #12]
    3fa8:	1c42      	adds	r2, r0, #1
    3faa:	d106      	bne.n	3fba <__sflush_r+0x8e>
    3fac:	6829      	ldr	r1, [r5, #0]
    3fae:	291d      	cmp	r1, #29
    3fb0:	d83a      	bhi.n	4028 <__sflush_r+0xfc>
    3fb2:	4a20      	ldr	r2, [pc, #128]	; (4034 <__sflush_r+0x108>)
    3fb4:	40ca      	lsrs	r2, r1
    3fb6:	07d2      	lsls	r2, r2, #31
    3fb8:	d536      	bpl.n	4028 <__sflush_r+0xfc>
    3fba:	2200      	movs	r2, #0
    3fbc:	6062      	str	r2, [r4, #4]
    3fbe:	6922      	ldr	r2, [r4, #16]
    3fc0:	6022      	str	r2, [r4, #0]
    3fc2:	04db      	lsls	r3, r3, #19
    3fc4:	d505      	bpl.n	3fd2 <__sflush_r+0xa6>
    3fc6:	1c43      	adds	r3, r0, #1
    3fc8:	d102      	bne.n	3fd0 <__sflush_r+0xa4>
    3fca:	682b      	ldr	r3, [r5, #0]
    3fcc:	2b00      	cmp	r3, #0
    3fce:	d100      	bne.n	3fd2 <__sflush_r+0xa6>
    3fd0:	6560      	str	r0, [r4, #84]	; 0x54
    3fd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3fd4:	602e      	str	r6, [r5, #0]
    3fd6:	2900      	cmp	r1, #0
    3fd8:	d0ce      	beq.n	3f78 <__sflush_r+0x4c>
    3fda:	0023      	movs	r3, r4
    3fdc:	3344      	adds	r3, #68	; 0x44
    3fde:	4299      	cmp	r1, r3
    3fe0:	d002      	beq.n	3fe8 <__sflush_r+0xbc>
    3fe2:	0028      	movs	r0, r5
    3fe4:	f000 f95a 	bl	429c <_free_r>
    3fe8:	2000      	movs	r0, #0
    3fea:	6360      	str	r0, [r4, #52]	; 0x34
    3fec:	e021      	b.n	4032 <__sflush_r+0x106>
    3fee:	690f      	ldr	r7, [r1, #16]
    3ff0:	2f00      	cmp	r7, #0
    3ff2:	d0c1      	beq.n	3f78 <__sflush_r+0x4c>
    3ff4:	680b      	ldr	r3, [r1, #0]
    3ff6:	600f      	str	r7, [r1, #0]
    3ff8:	1bdb      	subs	r3, r3, r7
    3ffa:	9301      	str	r3, [sp, #4]
    3ffc:	2300      	movs	r3, #0
    3ffe:	0792      	lsls	r2, r2, #30
    4000:	d100      	bne.n	4004 <__sflush_r+0xd8>
    4002:	694b      	ldr	r3, [r1, #20]
    4004:	60a3      	str	r3, [r4, #8]
    4006:	e003      	b.n	4010 <__sflush_r+0xe4>
    4008:	9b01      	ldr	r3, [sp, #4]
    400a:	183f      	adds	r7, r7, r0
    400c:	1a1b      	subs	r3, r3, r0
    400e:	9301      	str	r3, [sp, #4]
    4010:	9b01      	ldr	r3, [sp, #4]
    4012:	2b00      	cmp	r3, #0
    4014:	ddb0      	ble.n	3f78 <__sflush_r+0x4c>
    4016:	9b01      	ldr	r3, [sp, #4]
    4018:	003a      	movs	r2, r7
    401a:	6a21      	ldr	r1, [r4, #32]
    401c:	0028      	movs	r0, r5
    401e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4020:	47b0      	blx	r6
    4022:	2800      	cmp	r0, #0
    4024:	dcf0      	bgt.n	4008 <__sflush_r+0xdc>
    4026:	89a3      	ldrh	r3, [r4, #12]
    4028:	2240      	movs	r2, #64	; 0x40
    402a:	2001      	movs	r0, #1
    402c:	4313      	orrs	r3, r2
    402e:	81a3      	strh	r3, [r4, #12]
    4030:	4240      	negs	r0, r0
    4032:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4034:	20400001 	.word	0x20400001

00004038 <_fflush_r>:
    4038:	690b      	ldr	r3, [r1, #16]
    403a:	b570      	push	{r4, r5, r6, lr}
    403c:	0005      	movs	r5, r0
    403e:	000c      	movs	r4, r1
    4040:	2b00      	cmp	r3, #0
    4042:	d101      	bne.n	4048 <_fflush_r+0x10>
    4044:	2000      	movs	r0, #0
    4046:	e01c      	b.n	4082 <_fflush_r+0x4a>
    4048:	2800      	cmp	r0, #0
    404a:	d004      	beq.n	4056 <_fflush_r+0x1e>
    404c:	6983      	ldr	r3, [r0, #24]
    404e:	2b00      	cmp	r3, #0
    4050:	d101      	bne.n	4056 <_fflush_r+0x1e>
    4052:	f000 f85f 	bl	4114 <__sinit>
    4056:	4b0b      	ldr	r3, [pc, #44]	; (4084 <_fflush_r+0x4c>)
    4058:	429c      	cmp	r4, r3
    405a:	d101      	bne.n	4060 <_fflush_r+0x28>
    405c:	686c      	ldr	r4, [r5, #4]
    405e:	e008      	b.n	4072 <_fflush_r+0x3a>
    4060:	4b09      	ldr	r3, [pc, #36]	; (4088 <_fflush_r+0x50>)
    4062:	429c      	cmp	r4, r3
    4064:	d101      	bne.n	406a <_fflush_r+0x32>
    4066:	68ac      	ldr	r4, [r5, #8]
    4068:	e003      	b.n	4072 <_fflush_r+0x3a>
    406a:	4b08      	ldr	r3, [pc, #32]	; (408c <_fflush_r+0x54>)
    406c:	429c      	cmp	r4, r3
    406e:	d100      	bne.n	4072 <_fflush_r+0x3a>
    4070:	68ec      	ldr	r4, [r5, #12]
    4072:	220c      	movs	r2, #12
    4074:	5ea3      	ldrsh	r3, [r4, r2]
    4076:	2b00      	cmp	r3, #0
    4078:	d0e4      	beq.n	4044 <_fflush_r+0xc>
    407a:	0021      	movs	r1, r4
    407c:	0028      	movs	r0, r5
    407e:	f7ff ff55 	bl	3f2c <__sflush_r>
    4082:	bd70      	pop	{r4, r5, r6, pc}
    4084:	0000495c 	.word	0x0000495c
    4088:	0000497c 	.word	0x0000497c
    408c:	0000499c 	.word	0x0000499c

00004090 <_cleanup_r>:
    4090:	b510      	push	{r4, lr}
    4092:	4902      	ldr	r1, [pc, #8]	; (409c <_cleanup_r+0xc>)
    4094:	f000 f8b0 	bl	41f8 <_fwalk_reent>
    4098:	bd10      	pop	{r4, pc}
    409a:	46c0      	nop			; (mov r8, r8)
    409c:	00004039 	.word	0x00004039

000040a0 <std.isra.0>:
    40a0:	2300      	movs	r3, #0
    40a2:	b510      	push	{r4, lr}
    40a4:	0004      	movs	r4, r0
    40a6:	6003      	str	r3, [r0, #0]
    40a8:	6043      	str	r3, [r0, #4]
    40aa:	6083      	str	r3, [r0, #8]
    40ac:	8181      	strh	r1, [r0, #12]
    40ae:	6643      	str	r3, [r0, #100]	; 0x64
    40b0:	81c2      	strh	r2, [r0, #14]
    40b2:	6103      	str	r3, [r0, #16]
    40b4:	6143      	str	r3, [r0, #20]
    40b6:	6183      	str	r3, [r0, #24]
    40b8:	0019      	movs	r1, r3
    40ba:	2208      	movs	r2, #8
    40bc:	305c      	adds	r0, #92	; 0x5c
    40be:	f7ff fe74 	bl	3daa <memset>
    40c2:	4b05      	ldr	r3, [pc, #20]	; (40d8 <std.isra.0+0x38>)
    40c4:	6224      	str	r4, [r4, #32]
    40c6:	6263      	str	r3, [r4, #36]	; 0x24
    40c8:	4b04      	ldr	r3, [pc, #16]	; (40dc <std.isra.0+0x3c>)
    40ca:	62a3      	str	r3, [r4, #40]	; 0x28
    40cc:	4b04      	ldr	r3, [pc, #16]	; (40e0 <std.isra.0+0x40>)
    40ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    40d0:	4b04      	ldr	r3, [pc, #16]	; (40e4 <std.isra.0+0x44>)
    40d2:	6323      	str	r3, [r4, #48]	; 0x30
    40d4:	bd10      	pop	{r4, pc}
    40d6:	46c0      	nop			; (mov r8, r8)
    40d8:	000043f9 	.word	0x000043f9
    40dc:	00004421 	.word	0x00004421
    40e0:	00004459 	.word	0x00004459
    40e4:	00004485 	.word	0x00004485

000040e8 <__sfmoreglue>:
    40e8:	b570      	push	{r4, r5, r6, lr}
    40ea:	2568      	movs	r5, #104	; 0x68
    40ec:	1e4b      	subs	r3, r1, #1
    40ee:	435d      	muls	r5, r3
    40f0:	000e      	movs	r6, r1
    40f2:	0029      	movs	r1, r5
    40f4:	3174      	adds	r1, #116	; 0x74
    40f6:	f000 f917 	bl	4328 <_malloc_r>
    40fa:	1e04      	subs	r4, r0, #0
    40fc:	d008      	beq.n	4110 <__sfmoreglue+0x28>
    40fe:	2100      	movs	r1, #0
    4100:	002a      	movs	r2, r5
    4102:	6001      	str	r1, [r0, #0]
    4104:	6046      	str	r6, [r0, #4]
    4106:	300c      	adds	r0, #12
    4108:	60a0      	str	r0, [r4, #8]
    410a:	3268      	adds	r2, #104	; 0x68
    410c:	f7ff fe4d 	bl	3daa <memset>
    4110:	0020      	movs	r0, r4
    4112:	bd70      	pop	{r4, r5, r6, pc}

00004114 <__sinit>:
    4114:	6983      	ldr	r3, [r0, #24]
    4116:	b513      	push	{r0, r1, r4, lr}
    4118:	0004      	movs	r4, r0
    411a:	2b00      	cmp	r3, #0
    411c:	d128      	bne.n	4170 <__sinit+0x5c>
    411e:	6483      	str	r3, [r0, #72]	; 0x48
    4120:	64c3      	str	r3, [r0, #76]	; 0x4c
    4122:	6503      	str	r3, [r0, #80]	; 0x50
    4124:	4b13      	ldr	r3, [pc, #76]	; (4174 <__sinit+0x60>)
    4126:	4a14      	ldr	r2, [pc, #80]	; (4178 <__sinit+0x64>)
    4128:	681b      	ldr	r3, [r3, #0]
    412a:	6282      	str	r2, [r0, #40]	; 0x28
    412c:	9301      	str	r3, [sp, #4]
    412e:	4298      	cmp	r0, r3
    4130:	d101      	bne.n	4136 <__sinit+0x22>
    4132:	2301      	movs	r3, #1
    4134:	6183      	str	r3, [r0, #24]
    4136:	0020      	movs	r0, r4
    4138:	f000 f820 	bl	417c <__sfp>
    413c:	6060      	str	r0, [r4, #4]
    413e:	0020      	movs	r0, r4
    4140:	f000 f81c 	bl	417c <__sfp>
    4144:	60a0      	str	r0, [r4, #8]
    4146:	0020      	movs	r0, r4
    4148:	f000 f818 	bl	417c <__sfp>
    414c:	2200      	movs	r2, #0
    414e:	60e0      	str	r0, [r4, #12]
    4150:	2104      	movs	r1, #4
    4152:	6860      	ldr	r0, [r4, #4]
    4154:	f7ff ffa4 	bl	40a0 <std.isra.0>
    4158:	2201      	movs	r2, #1
    415a:	2109      	movs	r1, #9
    415c:	68a0      	ldr	r0, [r4, #8]
    415e:	f7ff ff9f 	bl	40a0 <std.isra.0>
    4162:	2202      	movs	r2, #2
    4164:	2112      	movs	r1, #18
    4166:	68e0      	ldr	r0, [r4, #12]
    4168:	f7ff ff9a 	bl	40a0 <std.isra.0>
    416c:	2301      	movs	r3, #1
    416e:	61a3      	str	r3, [r4, #24]
    4170:	bd13      	pop	{r0, r1, r4, pc}
    4172:	46c0      	nop			; (mov r8, r8)
    4174:	00004958 	.word	0x00004958
    4178:	00004091 	.word	0x00004091

0000417c <__sfp>:
    417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    417e:	4b1d      	ldr	r3, [pc, #116]	; (41f4 <__sfp+0x78>)
    4180:	0006      	movs	r6, r0
    4182:	681d      	ldr	r5, [r3, #0]
    4184:	69ab      	ldr	r3, [r5, #24]
    4186:	2b00      	cmp	r3, #0
    4188:	d102      	bne.n	4190 <__sfp+0x14>
    418a:	0028      	movs	r0, r5
    418c:	f7ff ffc2 	bl	4114 <__sinit>
    4190:	3548      	adds	r5, #72	; 0x48
    4192:	68ac      	ldr	r4, [r5, #8]
    4194:	686b      	ldr	r3, [r5, #4]
    4196:	3b01      	subs	r3, #1
    4198:	d405      	bmi.n	41a6 <__sfp+0x2a>
    419a:	220c      	movs	r2, #12
    419c:	5ea7      	ldrsh	r7, [r4, r2]
    419e:	2f00      	cmp	r7, #0
    41a0:	d010      	beq.n	41c4 <__sfp+0x48>
    41a2:	3468      	adds	r4, #104	; 0x68
    41a4:	e7f7      	b.n	4196 <__sfp+0x1a>
    41a6:	682b      	ldr	r3, [r5, #0]
    41a8:	2b00      	cmp	r3, #0
    41aa:	d001      	beq.n	41b0 <__sfp+0x34>
    41ac:	682d      	ldr	r5, [r5, #0]
    41ae:	e7f0      	b.n	4192 <__sfp+0x16>
    41b0:	2104      	movs	r1, #4
    41b2:	0030      	movs	r0, r6
    41b4:	f7ff ff98 	bl	40e8 <__sfmoreglue>
    41b8:	6028      	str	r0, [r5, #0]
    41ba:	2800      	cmp	r0, #0
    41bc:	d1f6      	bne.n	41ac <__sfp+0x30>
    41be:	230c      	movs	r3, #12
    41c0:	6033      	str	r3, [r6, #0]
    41c2:	e016      	b.n	41f2 <__sfp+0x76>
    41c4:	2301      	movs	r3, #1
    41c6:	0020      	movs	r0, r4
    41c8:	425b      	negs	r3, r3
    41ca:	81e3      	strh	r3, [r4, #14]
    41cc:	3302      	adds	r3, #2
    41ce:	81a3      	strh	r3, [r4, #12]
    41d0:	6667      	str	r7, [r4, #100]	; 0x64
    41d2:	6027      	str	r7, [r4, #0]
    41d4:	60a7      	str	r7, [r4, #8]
    41d6:	6067      	str	r7, [r4, #4]
    41d8:	6127      	str	r7, [r4, #16]
    41da:	6167      	str	r7, [r4, #20]
    41dc:	61a7      	str	r7, [r4, #24]
    41de:	305c      	adds	r0, #92	; 0x5c
    41e0:	2208      	movs	r2, #8
    41e2:	0039      	movs	r1, r7
    41e4:	f7ff fde1 	bl	3daa <memset>
    41e8:	0020      	movs	r0, r4
    41ea:	6367      	str	r7, [r4, #52]	; 0x34
    41ec:	63a7      	str	r7, [r4, #56]	; 0x38
    41ee:	64a7      	str	r7, [r4, #72]	; 0x48
    41f0:	64e7      	str	r7, [r4, #76]	; 0x4c
    41f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    41f4:	00004958 	.word	0x00004958

000041f8 <_fwalk_reent>:
    41f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    41fa:	0004      	movs	r4, r0
    41fc:	0007      	movs	r7, r0
    41fe:	2600      	movs	r6, #0
    4200:	9101      	str	r1, [sp, #4]
    4202:	3448      	adds	r4, #72	; 0x48
    4204:	2c00      	cmp	r4, #0
    4206:	d016      	beq.n	4236 <_fwalk_reent+0x3e>
    4208:	6863      	ldr	r3, [r4, #4]
    420a:	68a5      	ldr	r5, [r4, #8]
    420c:	9300      	str	r3, [sp, #0]
    420e:	9b00      	ldr	r3, [sp, #0]
    4210:	3b01      	subs	r3, #1
    4212:	9300      	str	r3, [sp, #0]
    4214:	d40d      	bmi.n	4232 <_fwalk_reent+0x3a>
    4216:	89ab      	ldrh	r3, [r5, #12]
    4218:	2b01      	cmp	r3, #1
    421a:	d908      	bls.n	422e <_fwalk_reent+0x36>
    421c:	220e      	movs	r2, #14
    421e:	5eab      	ldrsh	r3, [r5, r2]
    4220:	3301      	adds	r3, #1
    4222:	d004      	beq.n	422e <_fwalk_reent+0x36>
    4224:	0029      	movs	r1, r5
    4226:	0038      	movs	r0, r7
    4228:	9b01      	ldr	r3, [sp, #4]
    422a:	4798      	blx	r3
    422c:	4306      	orrs	r6, r0
    422e:	3568      	adds	r5, #104	; 0x68
    4230:	e7ed      	b.n	420e <_fwalk_reent+0x16>
    4232:	6824      	ldr	r4, [r4, #0]
    4234:	e7e6      	b.n	4204 <_fwalk_reent+0xc>
    4236:	0030      	movs	r0, r6
    4238:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000423c <__swhatbuf_r>:
    423c:	b570      	push	{r4, r5, r6, lr}
    423e:	000e      	movs	r6, r1
    4240:	001d      	movs	r5, r3
    4242:	230e      	movs	r3, #14
    4244:	5ec9      	ldrsh	r1, [r1, r3]
    4246:	b090      	sub	sp, #64	; 0x40
    4248:	0014      	movs	r4, r2
    424a:	2900      	cmp	r1, #0
    424c:	da06      	bge.n	425c <__swhatbuf_r+0x20>
    424e:	2300      	movs	r3, #0
    4250:	602b      	str	r3, [r5, #0]
    4252:	89b3      	ldrh	r3, [r6, #12]
    4254:	061b      	lsls	r3, r3, #24
    4256:	d50f      	bpl.n	4278 <__swhatbuf_r+0x3c>
    4258:	2340      	movs	r3, #64	; 0x40
    425a:	e00f      	b.n	427c <__swhatbuf_r+0x40>
    425c:	aa01      	add	r2, sp, #4
    425e:	f000 f93d 	bl	44dc <_fstat_r>
    4262:	2800      	cmp	r0, #0
    4264:	dbf3      	blt.n	424e <__swhatbuf_r+0x12>
    4266:	23f0      	movs	r3, #240	; 0xf0
    4268:	9a02      	ldr	r2, [sp, #8]
    426a:	021b      	lsls	r3, r3, #8
    426c:	4013      	ands	r3, r2
    426e:	4a05      	ldr	r2, [pc, #20]	; (4284 <__swhatbuf_r+0x48>)
    4270:	189b      	adds	r3, r3, r2
    4272:	425a      	negs	r2, r3
    4274:	4153      	adcs	r3, r2
    4276:	602b      	str	r3, [r5, #0]
    4278:	2380      	movs	r3, #128	; 0x80
    427a:	00db      	lsls	r3, r3, #3
    427c:	2000      	movs	r0, #0
    427e:	6023      	str	r3, [r4, #0]
    4280:	b010      	add	sp, #64	; 0x40
    4282:	bd70      	pop	{r4, r5, r6, pc}
    4284:	ffffe000 	.word	0xffffe000

00004288 <malloc>:
    4288:	b510      	push	{r4, lr}
    428a:	4b03      	ldr	r3, [pc, #12]	; (4298 <malloc+0x10>)
    428c:	0001      	movs	r1, r0
    428e:	6818      	ldr	r0, [r3, #0]
    4290:	f000 f84a 	bl	4328 <_malloc_r>
    4294:	bd10      	pop	{r4, pc}
    4296:	46c0      	nop			; (mov r8, r8)
    4298:	2000006c 	.word	0x2000006c

0000429c <_free_r>:
    429c:	b530      	push	{r4, r5, lr}
    429e:	2900      	cmp	r1, #0
    42a0:	d03e      	beq.n	4320 <_free_r+0x84>
    42a2:	3904      	subs	r1, #4
    42a4:	680b      	ldr	r3, [r1, #0]
    42a6:	2b00      	cmp	r3, #0
    42a8:	da00      	bge.n	42ac <_free_r+0x10>
    42aa:	18c9      	adds	r1, r1, r3
    42ac:	4a1d      	ldr	r2, [pc, #116]	; (4324 <_free_r+0x88>)
    42ae:	6813      	ldr	r3, [r2, #0]
    42b0:	0014      	movs	r4, r2
    42b2:	2b00      	cmp	r3, #0
    42b4:	d102      	bne.n	42bc <_free_r+0x20>
    42b6:	604b      	str	r3, [r1, #4]
    42b8:	6011      	str	r1, [r2, #0]
    42ba:	e031      	b.n	4320 <_free_r+0x84>
    42bc:	428b      	cmp	r3, r1
    42be:	d90d      	bls.n	42dc <_free_r+0x40>
    42c0:	680a      	ldr	r2, [r1, #0]
    42c2:	1888      	adds	r0, r1, r2
    42c4:	4283      	cmp	r3, r0
    42c6:	d103      	bne.n	42d0 <_free_r+0x34>
    42c8:	6818      	ldr	r0, [r3, #0]
    42ca:	685b      	ldr	r3, [r3, #4]
    42cc:	1882      	adds	r2, r0, r2
    42ce:	600a      	str	r2, [r1, #0]
    42d0:	604b      	str	r3, [r1, #4]
    42d2:	6021      	str	r1, [r4, #0]
    42d4:	e024      	b.n	4320 <_free_r+0x84>
    42d6:	428a      	cmp	r2, r1
    42d8:	d803      	bhi.n	42e2 <_free_r+0x46>
    42da:	0013      	movs	r3, r2
    42dc:	685a      	ldr	r2, [r3, #4]
    42de:	2a00      	cmp	r2, #0
    42e0:	d1f9      	bne.n	42d6 <_free_r+0x3a>
    42e2:	681d      	ldr	r5, [r3, #0]
    42e4:	195c      	adds	r4, r3, r5
    42e6:	428c      	cmp	r4, r1
    42e8:	d10b      	bne.n	4302 <_free_r+0x66>
    42ea:	6809      	ldr	r1, [r1, #0]
    42ec:	1869      	adds	r1, r5, r1
    42ee:	1858      	adds	r0, r3, r1
    42f0:	6019      	str	r1, [r3, #0]
    42f2:	4282      	cmp	r2, r0
    42f4:	d114      	bne.n	4320 <_free_r+0x84>
    42f6:	6810      	ldr	r0, [r2, #0]
    42f8:	6852      	ldr	r2, [r2, #4]
    42fa:	1841      	adds	r1, r0, r1
    42fc:	6019      	str	r1, [r3, #0]
    42fe:	605a      	str	r2, [r3, #4]
    4300:	e00e      	b.n	4320 <_free_r+0x84>
    4302:	428c      	cmp	r4, r1
    4304:	d902      	bls.n	430c <_free_r+0x70>
    4306:	230c      	movs	r3, #12
    4308:	6003      	str	r3, [r0, #0]
    430a:	e009      	b.n	4320 <_free_r+0x84>
    430c:	6808      	ldr	r0, [r1, #0]
    430e:	180c      	adds	r4, r1, r0
    4310:	42a2      	cmp	r2, r4
    4312:	d103      	bne.n	431c <_free_r+0x80>
    4314:	6814      	ldr	r4, [r2, #0]
    4316:	6852      	ldr	r2, [r2, #4]
    4318:	1820      	adds	r0, r4, r0
    431a:	6008      	str	r0, [r1, #0]
    431c:	604a      	str	r2, [r1, #4]
    431e:	6059      	str	r1, [r3, #4]
    4320:	bd30      	pop	{r4, r5, pc}
    4322:	46c0      	nop			; (mov r8, r8)
    4324:	20000110 	.word	0x20000110

00004328 <_malloc_r>:
    4328:	2303      	movs	r3, #3
    432a:	b570      	push	{r4, r5, r6, lr}
    432c:	1ccd      	adds	r5, r1, #3
    432e:	439d      	bics	r5, r3
    4330:	3508      	adds	r5, #8
    4332:	0006      	movs	r6, r0
    4334:	2d0c      	cmp	r5, #12
    4336:	d201      	bcs.n	433c <_malloc_r+0x14>
    4338:	250c      	movs	r5, #12
    433a:	e005      	b.n	4348 <_malloc_r+0x20>
    433c:	2d00      	cmp	r5, #0
    433e:	da03      	bge.n	4348 <_malloc_r+0x20>
    4340:	230c      	movs	r3, #12
    4342:	2000      	movs	r0, #0
    4344:	6033      	str	r3, [r6, #0]
    4346:	e040      	b.n	43ca <_malloc_r+0xa2>
    4348:	42a9      	cmp	r1, r5
    434a:	d8f9      	bhi.n	4340 <_malloc_r+0x18>
    434c:	4b1f      	ldr	r3, [pc, #124]	; (43cc <_malloc_r+0xa4>)
    434e:	681c      	ldr	r4, [r3, #0]
    4350:	001a      	movs	r2, r3
    4352:	0021      	movs	r1, r4
    4354:	2900      	cmp	r1, #0
    4356:	d013      	beq.n	4380 <_malloc_r+0x58>
    4358:	680b      	ldr	r3, [r1, #0]
    435a:	1b5b      	subs	r3, r3, r5
    435c:	d40d      	bmi.n	437a <_malloc_r+0x52>
    435e:	2b0b      	cmp	r3, #11
    4360:	d902      	bls.n	4368 <_malloc_r+0x40>
    4362:	600b      	str	r3, [r1, #0]
    4364:	18cc      	adds	r4, r1, r3
    4366:	e01e      	b.n	43a6 <_malloc_r+0x7e>
    4368:	428c      	cmp	r4, r1
    436a:	d102      	bne.n	4372 <_malloc_r+0x4a>
    436c:	6863      	ldr	r3, [r4, #4]
    436e:	6013      	str	r3, [r2, #0]
    4370:	e01a      	b.n	43a8 <_malloc_r+0x80>
    4372:	684b      	ldr	r3, [r1, #4]
    4374:	6063      	str	r3, [r4, #4]
    4376:	000c      	movs	r4, r1
    4378:	e016      	b.n	43a8 <_malloc_r+0x80>
    437a:	000c      	movs	r4, r1
    437c:	6849      	ldr	r1, [r1, #4]
    437e:	e7e9      	b.n	4354 <_malloc_r+0x2c>
    4380:	4c13      	ldr	r4, [pc, #76]	; (43d0 <_malloc_r+0xa8>)
    4382:	6823      	ldr	r3, [r4, #0]
    4384:	2b00      	cmp	r3, #0
    4386:	d103      	bne.n	4390 <_malloc_r+0x68>
    4388:	0030      	movs	r0, r6
    438a:	f000 f823 	bl	43d4 <_sbrk_r>
    438e:	6020      	str	r0, [r4, #0]
    4390:	0029      	movs	r1, r5
    4392:	0030      	movs	r0, r6
    4394:	f000 f81e 	bl	43d4 <_sbrk_r>
    4398:	1c43      	adds	r3, r0, #1
    439a:	d0d1      	beq.n	4340 <_malloc_r+0x18>
    439c:	2303      	movs	r3, #3
    439e:	1cc4      	adds	r4, r0, #3
    43a0:	439c      	bics	r4, r3
    43a2:	42a0      	cmp	r0, r4
    43a4:	d10a      	bne.n	43bc <_malloc_r+0x94>
    43a6:	6025      	str	r5, [r4, #0]
    43a8:	0020      	movs	r0, r4
    43aa:	2207      	movs	r2, #7
    43ac:	300b      	adds	r0, #11
    43ae:	1d23      	adds	r3, r4, #4
    43b0:	4390      	bics	r0, r2
    43b2:	1ac3      	subs	r3, r0, r3
    43b4:	d009      	beq.n	43ca <_malloc_r+0xa2>
    43b6:	425a      	negs	r2, r3
    43b8:	50e2      	str	r2, [r4, r3]
    43ba:	e006      	b.n	43ca <_malloc_r+0xa2>
    43bc:	1a21      	subs	r1, r4, r0
    43be:	0030      	movs	r0, r6
    43c0:	f000 f808 	bl	43d4 <_sbrk_r>
    43c4:	1c43      	adds	r3, r0, #1
    43c6:	d1ee      	bne.n	43a6 <_malloc_r+0x7e>
    43c8:	e7ba      	b.n	4340 <_malloc_r+0x18>
    43ca:	bd70      	pop	{r4, r5, r6, pc}
    43cc:	20000110 	.word	0x20000110
    43d0:	2000010c 	.word	0x2000010c

000043d4 <_sbrk_r>:
    43d4:	2300      	movs	r3, #0
    43d6:	b570      	push	{r4, r5, r6, lr}
    43d8:	4c06      	ldr	r4, [pc, #24]	; (43f4 <_sbrk_r+0x20>)
    43da:	0005      	movs	r5, r0
    43dc:	0008      	movs	r0, r1
    43de:	6023      	str	r3, [r4, #0]
    43e0:	f7ff fb98 	bl	3b14 <_sbrk>
    43e4:	1c43      	adds	r3, r0, #1
    43e6:	d103      	bne.n	43f0 <_sbrk_r+0x1c>
    43e8:	6823      	ldr	r3, [r4, #0]
    43ea:	2b00      	cmp	r3, #0
    43ec:	d000      	beq.n	43f0 <_sbrk_r+0x1c>
    43ee:	602b      	str	r3, [r5, #0]
    43f0:	bd70      	pop	{r4, r5, r6, pc}
    43f2:	46c0      	nop			; (mov r8, r8)
    43f4:	200003ac 	.word	0x200003ac

000043f8 <__sread>:
    43f8:	b570      	push	{r4, r5, r6, lr}
    43fa:	000c      	movs	r4, r1
    43fc:	250e      	movs	r5, #14
    43fe:	5f49      	ldrsh	r1, [r1, r5]
    4400:	f000 f892 	bl	4528 <_read_r>
    4404:	2800      	cmp	r0, #0
    4406:	db03      	blt.n	4410 <__sread+0x18>
    4408:	6d63      	ldr	r3, [r4, #84]	; 0x54
    440a:	181b      	adds	r3, r3, r0
    440c:	6563      	str	r3, [r4, #84]	; 0x54
    440e:	e003      	b.n	4418 <__sread+0x20>
    4410:	89a2      	ldrh	r2, [r4, #12]
    4412:	4b02      	ldr	r3, [pc, #8]	; (441c <__sread+0x24>)
    4414:	4013      	ands	r3, r2
    4416:	81a3      	strh	r3, [r4, #12]
    4418:	bd70      	pop	{r4, r5, r6, pc}
    441a:	46c0      	nop			; (mov r8, r8)
    441c:	ffffefff 	.word	0xffffefff

00004420 <__swrite>:
    4420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4422:	001f      	movs	r7, r3
    4424:	898b      	ldrh	r3, [r1, #12]
    4426:	0005      	movs	r5, r0
    4428:	000c      	movs	r4, r1
    442a:	0016      	movs	r6, r2
    442c:	05db      	lsls	r3, r3, #23
    442e:	d505      	bpl.n	443c <__swrite+0x1c>
    4430:	230e      	movs	r3, #14
    4432:	5ec9      	ldrsh	r1, [r1, r3]
    4434:	2200      	movs	r2, #0
    4436:	2302      	movs	r3, #2
    4438:	f000 f862 	bl	4500 <_lseek_r>
    443c:	89a2      	ldrh	r2, [r4, #12]
    443e:	4b05      	ldr	r3, [pc, #20]	; (4454 <__swrite+0x34>)
    4440:	0028      	movs	r0, r5
    4442:	4013      	ands	r3, r2
    4444:	81a3      	strh	r3, [r4, #12]
    4446:	0032      	movs	r2, r6
    4448:	230e      	movs	r3, #14
    444a:	5ee1      	ldrsh	r1, [r4, r3]
    444c:	003b      	movs	r3, r7
    444e:	f000 f81f 	bl	4490 <_write_r>
    4452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4454:	ffffefff 	.word	0xffffefff

00004458 <__sseek>:
    4458:	b570      	push	{r4, r5, r6, lr}
    445a:	000c      	movs	r4, r1
    445c:	250e      	movs	r5, #14
    445e:	5f49      	ldrsh	r1, [r1, r5]
    4460:	f000 f84e 	bl	4500 <_lseek_r>
    4464:	89a3      	ldrh	r3, [r4, #12]
    4466:	1c42      	adds	r2, r0, #1
    4468:	d103      	bne.n	4472 <__sseek+0x1a>
    446a:	4a05      	ldr	r2, [pc, #20]	; (4480 <__sseek+0x28>)
    446c:	4013      	ands	r3, r2
    446e:	81a3      	strh	r3, [r4, #12]
    4470:	e004      	b.n	447c <__sseek+0x24>
    4472:	2280      	movs	r2, #128	; 0x80
    4474:	0152      	lsls	r2, r2, #5
    4476:	4313      	orrs	r3, r2
    4478:	81a3      	strh	r3, [r4, #12]
    447a:	6560      	str	r0, [r4, #84]	; 0x54
    447c:	bd70      	pop	{r4, r5, r6, pc}
    447e:	46c0      	nop			; (mov r8, r8)
    4480:	ffffefff 	.word	0xffffefff

00004484 <__sclose>:
    4484:	b510      	push	{r4, lr}
    4486:	230e      	movs	r3, #14
    4488:	5ec9      	ldrsh	r1, [r1, r3]
    448a:	f000 f815 	bl	44b8 <_close_r>
    448e:	bd10      	pop	{r4, pc}

00004490 <_write_r>:
    4490:	b570      	push	{r4, r5, r6, lr}
    4492:	0005      	movs	r5, r0
    4494:	0008      	movs	r0, r1
    4496:	0011      	movs	r1, r2
    4498:	2200      	movs	r2, #0
    449a:	4c06      	ldr	r4, [pc, #24]	; (44b4 <_write_r+0x24>)
    449c:	6022      	str	r2, [r4, #0]
    449e:	001a      	movs	r2, r3
    44a0:	f7fe ffc6 	bl	3430 <_write>
    44a4:	1c43      	adds	r3, r0, #1
    44a6:	d103      	bne.n	44b0 <_write_r+0x20>
    44a8:	6823      	ldr	r3, [r4, #0]
    44aa:	2b00      	cmp	r3, #0
    44ac:	d000      	beq.n	44b0 <_write_r+0x20>
    44ae:	602b      	str	r3, [r5, #0]
    44b0:	bd70      	pop	{r4, r5, r6, pc}
    44b2:	46c0      	nop			; (mov r8, r8)
    44b4:	200003ac 	.word	0x200003ac

000044b8 <_close_r>:
    44b8:	2300      	movs	r3, #0
    44ba:	b570      	push	{r4, r5, r6, lr}
    44bc:	4c06      	ldr	r4, [pc, #24]	; (44d8 <_close_r+0x20>)
    44be:	0005      	movs	r5, r0
    44c0:	0008      	movs	r0, r1
    44c2:	6023      	str	r3, [r4, #0]
    44c4:	f7ff fb38 	bl	3b38 <_close>
    44c8:	1c43      	adds	r3, r0, #1
    44ca:	d103      	bne.n	44d4 <_close_r+0x1c>
    44cc:	6823      	ldr	r3, [r4, #0]
    44ce:	2b00      	cmp	r3, #0
    44d0:	d000      	beq.n	44d4 <_close_r+0x1c>
    44d2:	602b      	str	r3, [r5, #0]
    44d4:	bd70      	pop	{r4, r5, r6, pc}
    44d6:	46c0      	nop			; (mov r8, r8)
    44d8:	200003ac 	.word	0x200003ac

000044dc <_fstat_r>:
    44dc:	2300      	movs	r3, #0
    44de:	b570      	push	{r4, r5, r6, lr}
    44e0:	4c06      	ldr	r4, [pc, #24]	; (44fc <_fstat_r+0x20>)
    44e2:	0005      	movs	r5, r0
    44e4:	0008      	movs	r0, r1
    44e6:	0011      	movs	r1, r2
    44e8:	6023      	str	r3, [r4, #0]
    44ea:	f7ff fb29 	bl	3b40 <_fstat>
    44ee:	1c43      	adds	r3, r0, #1
    44f0:	d103      	bne.n	44fa <_fstat_r+0x1e>
    44f2:	6823      	ldr	r3, [r4, #0]
    44f4:	2b00      	cmp	r3, #0
    44f6:	d000      	beq.n	44fa <_fstat_r+0x1e>
    44f8:	602b      	str	r3, [r5, #0]
    44fa:	bd70      	pop	{r4, r5, r6, pc}
    44fc:	200003ac 	.word	0x200003ac

00004500 <_lseek_r>:
    4500:	b570      	push	{r4, r5, r6, lr}
    4502:	0005      	movs	r5, r0
    4504:	0008      	movs	r0, r1
    4506:	0011      	movs	r1, r2
    4508:	2200      	movs	r2, #0
    450a:	4c06      	ldr	r4, [pc, #24]	; (4524 <_lseek_r+0x24>)
    450c:	6022      	str	r2, [r4, #0]
    450e:	001a      	movs	r2, r3
    4510:	f7ff fb1c 	bl	3b4c <_lseek>
    4514:	1c43      	adds	r3, r0, #1
    4516:	d103      	bne.n	4520 <_lseek_r+0x20>
    4518:	6823      	ldr	r3, [r4, #0]
    451a:	2b00      	cmp	r3, #0
    451c:	d000      	beq.n	4520 <_lseek_r+0x20>
    451e:	602b      	str	r3, [r5, #0]
    4520:	bd70      	pop	{r4, r5, r6, pc}
    4522:	46c0      	nop			; (mov r8, r8)
    4524:	200003ac 	.word	0x200003ac

00004528 <_read_r>:
    4528:	b570      	push	{r4, r5, r6, lr}
    452a:	0005      	movs	r5, r0
    452c:	0008      	movs	r0, r1
    452e:	0011      	movs	r1, r2
    4530:	2200      	movs	r2, #0
    4532:	4c06      	ldr	r4, [pc, #24]	; (454c <_read_r+0x24>)
    4534:	6022      	str	r2, [r4, #0]
    4536:	001a      	movs	r2, r3
    4538:	f7fe ff5a 	bl	33f0 <_read>
    453c:	1c43      	adds	r3, r0, #1
    453e:	d103      	bne.n	4548 <_read_r+0x20>
    4540:	6823      	ldr	r3, [r4, #0]
    4542:	2b00      	cmp	r3, #0
    4544:	d000      	beq.n	4548 <_read_r+0x20>
    4546:	602b      	str	r3, [r5, #0]
    4548:	bd70      	pop	{r4, r5, r6, pc}
    454a:	46c0      	nop			; (mov r8, r8)
    454c:	200003ac 	.word	0x200003ac

00004550 <TEMP_AD_TABLE>:
    4550:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    4560:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    4570:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    4580:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    4590:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    45a0:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    45b0:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    45c0:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    45d0:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    45e0:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    45f0:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    4600:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    4610:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    4620:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    4630:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    4640:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    4650:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    4660:	04d104f3 048d04af 0449046b              ........k.I.

0000466c <TEMP_TABLE>:
    466c:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    467c:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    468c:	05040302 09080706 0d0c0b0a 11100f0e     ................
    469c:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    46ac:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    46bc:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    46cc:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    46dc:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    46ec:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..

000046fc <ucCRC_tCalc>:
    46fc:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    470c:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    471c:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    472c:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    473c:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    474c:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    475c:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    476c:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    477c:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    478c:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    479c:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    47ac:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    47bc:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    47cc:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    47dc:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    47ec:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    47fc:	00002006 00002006 00001ffc 00002006     . ... ....... ..
    480c:	00001ffc 00001fe2 00001fe2 00002006     ............. ..
    481c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    482c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    483c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    484c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    485c:	00002006 00002006 00001ffc 00002006     . ... ....... ..
    486c:	00001ffc 00002006 00002006 00002006     ..... ... ... ..
    487c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    488c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    489c:	00002006 00002006 00002006 00002006     . ... ... ... ..
    48ac:	00002006 00002006 00002006 00002006     . ... ... ... ..
    48bc:	00002006 00002006 00002006 00002006     . ... ... ... ..
    48cc:	00002006 00002006 00002006 00002006     . ... ... ... ..
    48dc:	00002006 00002006 00002006 00002006     . ... ... ... ..
    48ec:	00002006 00002006 00002006 00002006     . ... ... ... ..
    48fc:	00001ffc 00001ffc 0000200e 0000200e     ......... ... ..
    490c:	0000200e 0000200e 42000400 42000800     . ... .....B...B
    491c:	42000c00 42001000 42001400 42001800     ...B...B...B...B
    492c:	0c0b0a09 00000e0d 00003682 0000367e     .........6..~6..
    493c:	0000367e 000036b0 000036b0 0000369a     ~6...6...6...6..
    494c:	00003688 000036a0 00000043              .6...6..C...

00004958 <_global_impure_ptr>:
    4958:	2000000c                                ... 

0000495c <__sf_fake_stdin>:
	...

0000497c <__sf_fake_stdout>:
	...

0000499c <__sf_fake_stderr>:
	...

000049bc <_init>:
    49bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49be:	46c0      	nop			; (mov r8, r8)
    49c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    49c2:	bc08      	pop	{r3}
    49c4:	469e      	mov	lr, r3
    49c6:	4770      	bx	lr

000049c8 <__init_array_start>:
    49c8:	000000e5 	.word	0x000000e5

000049cc <_fini>:
    49cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49ce:	46c0      	nop			; (mov r8, r8)
    49d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    49d2:	bc08      	pop	{r3}
    49d4:	469e      	mov	lr, r3
    49d6:	4770      	bx	lr

000049d8 <__fini_array_start>:
    49d8:	000000bd 	.word	0x000000bd
