// Seed: 3222600146
module module_0 (
    input supply1 id_0
    , id_3,
    input tri0 id_1
);
  assign id_3 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  always begin : LABEL_0
    id_1 <= id_0;
  end
  assign id_1 = id_0 + -1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always begin : LABEL_1
    assign id_1 = id_0#(
        .id_0(1),
        .id_0(1),
        .id_0(1)
    ) * 1;
  end
  logic id_3;
  assign id_3 = id_3;
  logic [-1 : 1] id_4;
  ;
  wire id_5;
  integer id_6 = id_4;
endmodule
