fc1_weights_bram_0.v,verilog,xil_defaultlib,../../../../FPGA.srcs/sources_1/ip/fc1_weights_bram_0/sim/fc1_weights_bram_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
