Flow Summary report for ModelLibrary
Fri Nov 18 23:34:20 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Fri Nov 18 17:46:18 2016           ;
; Quartus Prime Version           ; 15.1.2 Build 193 02/01/2016 SJ Standard Edition ;
; Revision Name                   ; ModelLibrary                                    ;
; Top-level Entity Name           ; ModelLibrary                                    ;
; Family                          ; Stratix V                                       ;
; Device                          ; 5SGXEABN3F45I3YY                                ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,069 / 359,200 ( 2 % )                         ;
; Total registers                 ; 1656                                            ;
; Total pins                      ; 12 / 1,064 ( 1 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 352,000 / 54,067,200 ( < 1 % )                  ;
; Total DSP Blocks                ; 4 / 352 ( 1 % )                                 ;
; Total HSSI STD RX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI 10G RX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 RX PCSs         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 0 / 48 ( 0 % )                                  ;
; Total HSSI STD TX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI 10G TX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 TX PCSs         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PIPE GEN1_2s         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3s                ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                      ; 1 / 98 ( 1 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


