
*** Running vivado
    with args -log SdCardCtrlTest.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SdCardCtrlTest.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source SdCardCtrlTest.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 430.242 ; gain = 112.746
Command: synth_design -top SdCardCtrlTest -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7804
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.449 ; gain = 407.109
---------------------------------------------------------------------------------
ERROR: [Synth 8-4169] error in use clause: package 'commonpckg' not found in library 'xess' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/microSD_controller/microSD_controller.srcs/sources_1/imports/VHDL_Lib-master/Board_Packages/XuLA.vhd:28]
ERROR: [Synth 8-36] 'xessboard_t' is not declared [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/microSD_controller/microSD_controller.srcs/sources_1/imports/VHDL_Lib-master/Board_Packages/XuLA.vhd:32]
ERROR: [Synth 8-36] 'fpgafamily_t' is not declared [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/microSD_controller/microSD_controller.srcs/sources_1/imports/VHDL_Lib-master/Board_Packages/XuLA.vhd:35]
INFO: [Synth 8-11252] unit 'xessboardpckg' is ignored due to previous errors [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/microSD_controller/microSD_controller.srcs/sources_1/imports/VHDL_Lib-master/Board_Packages/XuLA.vhd:67]
INFO: [Synth 8-10443] VHDL file 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/microSD_controller/microSD_controller.srcs/sources_1/imports/VHDL_Lib-master/Board_Packages/XuLA.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1335.719 ; gain = 490.379
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 09:30:39 2023...
