Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 13:40:55 2022
| Host         : LAPTOP-H0G83M6U running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 34         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 8          |
| TIMING-18 | Warning          | Missing input or output delay  | 5          |
| TIMING-20 | Warning          | Non-clocked latch              | 4          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/cabin_motor0/floor_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/cabin_motor0/floor_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/cabin_motor0/floor_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/cabin_motor0/floor_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/door_motor0/pos_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/door_motor0/pos_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin cabin0/door_motor0/pos_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/btn_memo_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/btn_memo_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/btn_memo_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin fsm0/btn_memo_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[0].timer_i/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin strobe_gen0/strobers[1].timer_i/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_C/CLR
antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/CLR
antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/CLR
antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/CLR
antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC cannot be properly analyzed as its control pin antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC cannot be properly analyzed as its control pin antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC cannot be properly analyzed as its control pin antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC cannot be properly analyzed as its control pin antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 4 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


