# Hardware Model
RTL code (chisel HDL and sysverilog) for the final FPGA implementation.
