
---------- Begin Simulation Statistics ----------
final_tick                               2541879722500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222582                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   222581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.86                       # Real time elapsed on the host
host_tick_rate                              629294130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198359                       # Number of instructions simulated
sim_ops                                       4198359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011870                       # Number of seconds simulated
sim_ticks                                 11869877500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.387051                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391491                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862561                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2391                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81577                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806868                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52954                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279279                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226325                       # Number of indirect misses.
system.cpu.branchPred.lookups                  981201                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65000                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26878                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198359                       # Number of instructions committed
system.cpu.committedOps                       4198359                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.651330                       # CPI: cycles per instruction
system.cpu.discardedOps                        191561                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607809                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452713                       # DTB hits
system.cpu.dtb.data_misses                       7551                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405754                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849736                       # DTB read hits
system.cpu.dtb.read_misses                       6693                       # DTB read misses
system.cpu.dtb.write_accesses                  202055                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602977                       # DTB write hits
system.cpu.dtb.write_misses                       858                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18047                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3391604                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033973                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663021                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16736210                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176949                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979319                       # ITB accesses
system.cpu.itb.fetch_acv                         1043                       # ITB acv
system.cpu.itb.fetch_hits                      972498                       # ITB hits
system.cpu.itb.fetch_misses                      6821                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10955734500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9045500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17886500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891671500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11874338000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8003325000     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3871013000     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23726312                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85455      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542777     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839916     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593022     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198359                       # Class of committed instruction
system.cpu.quiesceCycles                        13443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6990102                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22807456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22807456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22807456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22807456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116961.312821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116961.312821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116961.312821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116961.312821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13044490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13044490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13044490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13044490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66894.820513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66894.820513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66894.820513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66894.820513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22457959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22457959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116968.536458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116968.536458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12844993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12844993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66901.005208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66901.005208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.260105                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539460079000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.260105                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203757                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203757                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128044                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86487                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34159                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28998                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28998                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40861                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11104064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11104064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17805553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157351                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002815                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052985                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156908     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157351                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820424037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375797500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461724500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10039552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469162045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376638765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845800810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469162045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469162045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187904214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187904214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187904214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469162045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376638765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033705023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000169790750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7321                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406532                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121121                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2213                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5732                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2016788000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764975500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13759.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32509.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103744                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.169015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.936052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.874842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34673     42.49%     42.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24254     29.72%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9885     12.11%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4643      5.69%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2364      2.90%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1477      1.81%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          951      1.17%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          564      0.69%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2791      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81602                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.403978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.766076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1283     17.52%     17.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5571     76.10%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           269      3.67%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.32%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6541     89.35%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              470      6.42%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              157      2.14%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7321                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9380480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10039552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11869872500                       # Total gap between requests
system.mem_ctrls.avgGap                      42699.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4940544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416225357.001367509365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374050701.028717398643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640998696.069104313850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516797500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2248178000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291426453500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28924.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32183.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406077.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314409900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167093850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559647480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308679480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5186720700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190268160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7663530930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.628477                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443401000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11030236500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268299780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142585740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486862320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311895000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5111983440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253204800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7511542440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.823923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    605806500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10867831000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11862677500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1666201                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1666201                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1666201                       # number of overall hits
system.cpu.icache.overall_hits::total         1666201                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87078                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87078                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87078                       # number of overall misses
system.cpu.icache.overall_misses::total         87078                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365516500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365516500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365516500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365516500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1753279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1753279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1753279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1753279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049666                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049666                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049666                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049666                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61617.360298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61617.360298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61617.360298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61617.360298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86487                       # number of writebacks
system.cpu.icache.writebacks::total             86487                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87078                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87078                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87078                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87078                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278439500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278439500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049666                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049666                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049666                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049666                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60617.371782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60617.371782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60617.371782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60617.371782                       # average overall mshr miss latency
system.cpu.icache.replacements                  86487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1666201                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1666201                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87078                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87078                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365516500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365516500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1753279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1753279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61617.360298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61617.360298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60617.371782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60617.371782                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.817819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86565                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.499752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.817819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3593635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3593635                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313823                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313823                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313823                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313823                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105633                       # number of overall misses
system.cpu.dcache.overall_misses::total        105633                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777268500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777268500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777268500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777268500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074418                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074418                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64158.629406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64158.629406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64158.629406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64158.629406                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36662                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395958000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395958000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63736.323962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63736.323962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63736.323962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63736.323962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67066.541896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67066.541896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66874.171025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66874.171025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61627.567462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61627.567462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59414.483662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59414.483662                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63647000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63647000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70640.399556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70640.399556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69640.399556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69640.399556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541879722500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.490930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.984178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.490930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953354                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552428048500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 637992                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   637986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.60                       # Real time elapsed on the host
host_tick_rate                              714337115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7397712                       # Number of instructions simulated
sim_ops                                       7397712                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008283                       # Number of seconds simulated
sim_ticks                                  8283042000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.608755                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  202289                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               552570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1623                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             49097                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            501731                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37132                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          233691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196559                       # Number of indirect misses.
system.cpu.branchPred.lookups                  629311                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50777                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19319                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2458022                       # Number of instructions committed
system.cpu.committedOps                       2458022                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.694005                       # CPI: cycles per instruction
system.cpu.discardedOps                        116594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165599                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       824911                       # DTB hits
system.cpu.dtb.data_misses                       3076                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108235                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483712                       # DTB read hits
system.cpu.dtb.read_misses                       2611                       # DTB read misses
system.cpu.dtb.write_accesses                   57364                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341199                       # DTB write hits
system.cpu.dtb.write_misses                       465                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4597                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1963566                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            575425                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           373600                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12326679                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149387                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  356993                       # ITB accesses
system.cpu.itb.fetch_acv                          246                       # ITB acv
system.cpu.itb.fetch_hits                      354193                       # ITB hits
system.cpu.itb.fetch_misses                      2800                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.84%      4.84% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.08% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5031     79.87%     84.95% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.48%     87.43% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.49% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.32%     94.81% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.16% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.41% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.57%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6299                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9882                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2282     41.20%     41.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3210     57.95%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5539                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2279     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.85%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2279     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4605                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5930002000     71.59%     71.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66152500      0.80%     72.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9725500      0.12%     72.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2277287000     27.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8283167000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.709969                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.831378                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544386                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704987                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6933487000     83.71%     83.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1349680000     16.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16454012                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43227      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1520769     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 484896     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338793     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.62% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58608      2.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2458022                       # Class of committed instruction
system.cpu.quiesceCycles                       112072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4127333                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2662612487                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2662612487                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2662612487                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2662612487                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118243.737765                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118243.737765                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118243.737765                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118243.737765                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           250                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    83.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1535447180                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1535447180                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1535447180                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1535447180                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68187.546851                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68187.546851                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68187.546851                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68187.546851                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6242975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6242975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115610.648148                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115610.648148                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3542975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3542975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65610.648148                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65610.648148                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2656369512                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2656369512                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118250.067308                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118250.067308                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1531904205                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1531904205                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68193.741319                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68193.741319                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91703                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41800                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72191                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15401                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15401                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18356                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9240704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9240704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3394432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3397351                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14075751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130376                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001703                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041230                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130154     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     222      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130376                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3041500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           726037716                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184833250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383540250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4620480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2156928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6777408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4620480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4620480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2675200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2675200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557824046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260402881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             818226927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557824046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557824046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      322973130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            322973130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      322973130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557824046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260402881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1141200057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246534500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113902                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113902                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1079                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1508124000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3395911500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14979.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33729.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        91                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78956                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113902                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    302                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.663205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.387458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.285948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25906     41.26%     41.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18617     29.65%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7944     12.65%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3486      5.55%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1900      3.03%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1057      1.68%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          650      1.04%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          464      0.74%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2756      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62780                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.506916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.764125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.373752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1469     21.17%     21.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            949     13.67%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4150     59.80%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           197      2.84%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            83      1.20%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            41      0.59%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.26%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      0.20%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6083     87.65%     87.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              288      4.15%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              372      5.36%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              125      1.80%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.59%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.13%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6443648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  333824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7220480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6777472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7289728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       871.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    818.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    880.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8283045000                       # Total gap between requests
system.mem_ctrls.avgGap                      37684.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4296000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2147648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7220480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518650032.198315620422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259282519.634694635868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 871718385.588289976120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113902                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2251381500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1144530000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207929109750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31184.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33960.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1825508.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256147500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136138035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401253720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311931540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3516748950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        220190400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5496387105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.571078                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    537916250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    276640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7471024750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192251640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102172785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           317894220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277239420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3475422810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255108480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5274066315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.730602                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    629312000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    276640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7379934000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               169500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117382487                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1157000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1572500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              111000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10488326000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       925014                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           925014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       925014                       # number of overall hits
system.cpu.icache.overall_hits::total          925014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72201                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72201                       # number of overall misses
system.cpu.icache.overall_misses::total         72201                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4660365000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4660365000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4660365000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4660365000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       997215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       997215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       997215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       997215                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072403                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64547.097686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64547.097686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64547.097686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64547.097686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72191                       # number of writebacks
system.cpu.icache.writebacks::total             72191                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72201                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72201                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72201                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72201                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4588164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4588164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4588164000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4588164000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072403                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63547.097686                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63547.097686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63547.097686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63547.097686                       # average overall mshr miss latency
system.cpu.icache.replacements                  72191                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       925014                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          925014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72201                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72201                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4660365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4660365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       997215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       997215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64547.097686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64547.097686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4588164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4588164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63547.097686                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63547.097686                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1030335                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72712                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.170082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2066631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2066631                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       748971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           748971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       748971                       # number of overall hits
system.cpu.dcache.overall_hits::total          748971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51360                       # number of overall misses
system.cpu.dcache.overall_misses::total         51360                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3360084000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3360084000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3360084000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3360084000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800331                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800331                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65422.196262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65422.196262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65422.196262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65422.196262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19336                       # number of writebacks
system.cpu.dcache.writebacks::total             19336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18216                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2172391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2172391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2172391500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2172391500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233578000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233578000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041413                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65544.035119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65544.035119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65544.035119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65544.035119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120339.000515                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120339.000515                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33702                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1510831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1510831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70297.366462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70297.366462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1250119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1250119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233578000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233578000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70500.733138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70500.733138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203642.545772                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203642.545772                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1849253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1849253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61914.189099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61914.189099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    922272500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    922272500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59841.195173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59841.195173                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8535                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8535                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43089500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43089500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062706                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062706                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75463.222417                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75463.222417                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42518500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42518500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062706                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062706                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74463.222417                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74463.222417                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8791                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8791                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8791                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8791                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10548326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              831691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.950095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          852                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670158                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670158                       # Number of data accesses

---------- End Simulation Statistics   ----------
