# 32-Bit-Adder-using-Full-Adders

## Get Started
This project has been executed on https://www.edaplayground.com using Verilog

### Steps to follow
1. Download the test bench file and the design file(.sv files)
2. Execute using Verilog
3. Waveforms of necessary signals can be generated by opening an EPWave after running
   
## Acknowledgments 
Divya, M. Yamini, and B. K. L. Aruna. "Implementation of 32-Bit Adders using Different Full Adders." International Journal of Engineering Research & Technology (IJERT) 9, no. 10 (2020).
