library ieee;
use ieee.std_logic_1164.all;

entity org is
port(a,b:in std_logic;
		o:out std_logic);
end entity;

architecture one of org is
begin
o<=a or b;
end;