--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Papilio_Pro.twx Papilio_Pro.ncd -o Papilio_Pro.twr
Papilio_Pro.pcf

Design file:              Papilio_Pro.ncd
Physical constraint file: Papilio_Pro.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: XLXI_60/Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: XLXI_60/Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_60/Inst_clockman/clkin1
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: XLXI_60/Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: XLXI_60/Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_60/Inst_clockman/clkin1
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_60/Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: XLXI_60/Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_60/Inst_clockman/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "XLXI_60/clock" derived from  NET 
"CLK_IBUFG" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48849 paths analyzed, 6919 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.561ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAMB16_X0Y18.WEA2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_controller/memoryWrite (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.342ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.637 - 0.621)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_controller/memoryWrite to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AMUX    Tshcko                0.518   N96
                                                       XLXI_60/Inst_core/Inst_controller/memoryWrite
    SLICE_X7Y22.B4       net (fanout=59)       3.019   XLXI_60/Inst_core/Inst_controller/memoryWrite
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA2    net (fanout=4)        1.423   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.342ns (1.433ns logic, 6.909ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_flags/data_size_1 (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.938ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_flags/data_size_1 to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   XLXI_60/Inst_core/Inst_flags/data_size<1>
                                                       XLXI_60/Inst_core/Inst_flags/data_size_1
    SLICE_X7Y22.B2       net (fanout=121)      2.608   XLXI_60/Inst_core/Inst_flags/data_size<1>
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA2    net (fanout=4)        1.423   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.938ns (1.440ns logic, 6.498ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_flags/data_size_0 (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_flags/data_size_0 to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   XLXI_60/Inst_core/Inst_flags/data_size<1>
                                                       XLXI_60/Inst_core/Inst_flags/data_size_0
    SLICE_X7Y22.B5       net (fanout=108)      1.690   XLXI_60/Inst_core/Inst_flags/data_size<0>
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA2    net (fanout=4)        1.423   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (1.440ns logic, 5.580ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAMB16_X0Y18.WEA0), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_controller/memoryWrite (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.137ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.637 - 0.621)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_controller/memoryWrite to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AMUX    Tshcko                0.518   N96
                                                       XLXI_60/Inst_core/Inst_controller/memoryWrite
    SLICE_X7Y22.B4       net (fanout=59)       3.019   XLXI_60/Inst_core/Inst_controller/memoryWrite
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA0    net (fanout=4)        1.218   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.137ns (1.433ns logic, 6.704ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_flags/data_size_1 (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_flags/data_size_1 to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   XLXI_60/Inst_core/Inst_flags/data_size<1>
                                                       XLXI_60/Inst_core/Inst_flags/data_size_1
    SLICE_X7Y22.B2       net (fanout=121)      2.608   XLXI_60/Inst_core/Inst_flags/data_size<1>
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA0    net (fanout=4)        1.218   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (1.440ns logic, 6.293ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_flags/data_size_0 (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_flags/data_size_0 to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   XLXI_60/Inst_core/Inst_flags/data_size<1>
                                                       XLXI_60/Inst_core/Inst_flags/data_size_0
    SLICE_X7Y22.B5       net (fanout=108)      1.690   XLXI_60/Inst_core/Inst_flags/data_size<0>
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA0    net (fanout=4)        1.218   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (1.440ns logic, 5.375ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAMB16_X0Y18.WEA1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_controller/memoryWrite (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.980ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.637 - 0.621)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_controller/memoryWrite to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AMUX    Tshcko                0.518   N96
                                                       XLXI_60/Inst_core/Inst_controller/memoryWrite
    SLICE_X7Y22.B4       net (fanout=59)       3.019   XLXI_60/Inst_core/Inst_controller/memoryWrite
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA1    net (fanout=4)        1.061   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.980ns (1.433ns logic, 6.547ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_flags/data_size_1 (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_flags/data_size_1 to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   XLXI_60/Inst_core/Inst_flags/data_size<1>
                                                       XLXI_60/Inst_core/Inst_flags/data_size_1
    SLICE_X7Y22.B2       net (fanout=121)      2.608   XLXI_60/Inst_core/Inst_flags/data_size<1>
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA1    net (fanout=4)        1.061   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (1.440ns logic, 6.136ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_60/Inst_core/Inst_flags/data_size_0 (FF)
  Destination:          XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.658ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         XLXI_60/clock_BUFG rising at 0.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_60/Inst_core/Inst_flags/data_size_0 to XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   XLXI_60/Inst_core/Inst_flags/data_size<1>
                                                       XLXI_60/Inst_core/Inst_flags/data_size_0
    SLICE_X7Y22.B5       net (fanout=108)      1.690   XLXI_60/Inst_core/Inst_flags/data_size<0>
    SLICE_X7Y22.B        Tilo                  0.259   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<10>
                                                       XLXI_60/Inst_core/Inst_muldex/mem_wr_i1
    SLICE_X12Y39.D1      net (fanout=21)       2.467   XLXI_60/write
    SLICE_X12Y39.DMUX    Tilo                  0.326   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>11
    RAMB16_X0Y18.WEA1    net (fanout=4)        1.061   XLXI_60/Inst_sram/Inst_SampleRAM/WEB<6>
    RAMB16_X0Y18.CLKA    Trcck_WEA             0.330   XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
                                                       XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (1.440ns logic, 5.218ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_60/clock" derived from
 NET "CLK_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point XLXI_60/Inst_core/Inst_rle/busy (SLICE_X12Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/busy (FF)
  Destination:          XLXI_60/Inst_core/Inst_rle/busy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         XLXI_60/clock_BUFG rising at 10.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/busy to XLXI_60/Inst_core/Inst_rle/busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.BQ      Tcko                  0.198   XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/rle_ready
                                                       XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/busy
    SLICE_X12Y39.A5      net (fanout=1)        0.070   XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/busy
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.131   XLXI_60/Inst_core/Inst_rle/format_block.delayed_ready
                                                       XLXI_60/Inst_core/Inst_rle/busy_rstpot
                                                       XLXI_60/Inst_core/Inst_rle/busy
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.329ns logic, 0.070ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_4 (SLICE_X18Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_3 (FF)
  Destination:          XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_60/clock_BUFG rising at 10.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_3 to XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y55.BQ      Tcko                  0.200   XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister<8>
                                                       XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_3
    SLICE_X18Y55.B5      net (fanout=3)        0.087   XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister<3>
    SLICE_X18Y55.CLK     Tah         (-Th)    -0.121   XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister<8>
                                                       XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/Mmux_shiftRegister[30]_shiftRegister[29]_mux_22_OUT271
                                                       XLXI_60/Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister_4
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.321ns logic, 0.087ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_20 (SLICE_X2Y39.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_20 (FF)
  Destination:          XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         XLXI_60/clock_BUFG rising at 10.000ns
  Destination Clock:    XLXI_60/clock_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_20 to XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.AQ       Tcko                  0.198   XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r<23>
                                                       XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_20
    SLICE_X2Y39.B6       net (fanout=2)        0.025   XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r<20>
    SLICE_X2Y39.CLK      Tah         (-Th)    -0.190   XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r<21>
                                                       XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/Mmux_fmt_out_i132
                                                       XLXI_60/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.388ns logic, 0.025ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_60/clock" derived from
 NET "CLK_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst/CLKA
  Logical resource: XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[6].RAMB16_S36_inst/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: XLXI_60/clock_BUFG
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[7].RAMB16_S36_inst/CLKA
  Logical resource: XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[7].RAMB16_S36_inst/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: XLXI_60/clock_BUFG
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[8].RAMB16_S36_inst/CLKA
  Logical resource: XLXI_60/Inst_sram/Inst_SampleRAM/BlockRAMS[8].RAMB16_S36_inst/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: XLXI_60/clock_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_IBUFG                      |     31.250ns|     16.000ns|     26.753ns|            0|            0|            0|        48849|
| XLXI_60/clock                 |     10.000ns|      8.561ns|          N/A|            0|            0|        48849|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.561|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 48849 paths, 0 nets, and 8039 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 27 12:37:42 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 255 MB



