Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 30 14:05:20 2022
| Host         : Chungus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (217)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyb_int/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyb_int/uut/db_clk/O_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (217)
--------------------------------------------------
 There are 217 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.864        0.000                      0                   88        0.208        0.000                      0                   88        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.864        0.000                      0                   88        0.208        0.000                      0                   88        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.511ns (39.146%)  route 2.349ns (60.854%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.630     5.151    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyb_int/keycodev_reg[8]/Q
                         net (fo=2, routed)           1.022     6.691    keyb_int/uut/Q[8]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  keyb_int/uut/cn0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.815    keyb_int/uut_n_23
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.195 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.352 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.164    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.496 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.515     9.011    keyb_int/uut_n_18
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    keyb_int/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.511ns (39.146%)  route 2.349ns (60.854%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.630     5.151    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyb_int/keycodev_reg[8]/Q
                         net (fo=2, routed)           1.022     6.691    keyb_int/uut/Q[8]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  keyb_int/uut/cn0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.815    keyb_int/uut_n_23
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.195 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.352 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.164    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.496 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.515     9.011    keyb_int/uut_n_18
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    keyb_int/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.511ns (39.146%)  route 2.349ns (60.854%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.630     5.151    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyb_int/keycodev_reg[8]/Q
                         net (fo=2, routed)           1.022     6.691    keyb_int/uut/Q[8]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  keyb_int/uut/cn0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.815    keyb_int/uut_n_23
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.195 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.352 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.164    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.496 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.515     9.011    keyb_int/uut_n_18
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    keyb_int/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.511ns (39.146%)  route 2.349ns (60.854%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.630     5.151    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyb_int/keycodev_reg[8]/Q
                         net (fo=2, routed)           1.022     6.691    keyb_int/uut/Q[8]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  keyb_int/uut/cn0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.815    keyb_int/uut_n_23
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.195 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.352 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.164    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.496 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.515     9.011    keyb_int/uut_n_18
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    keyb_int/keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.511ns (39.146%)  route 2.349ns (60.854%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.630     5.151    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyb_int/keycodev_reg[8]/Q
                         net (fo=2, routed)           1.022     6.691    keyb_int/uut/Q[8]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  keyb_int/uut/cn0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.815    keyb_int/uut_n_23
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.195 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.352 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.164    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.496 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.515     9.011    keyb_int/uut_n_18
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    keyb_int/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.511ns (39.146%)  route 2.349ns (60.854%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.630     5.151    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  keyb_int/keycodev_reg[8]/Q
                         net (fo=2, routed)           1.022     6.691    keyb_int/uut/Q[8]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  keyb_int/uut/cn0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.815    keyb_int/uut_n_23
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.195 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.352 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.164    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.496 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.515     9.011    keyb_int/uut_n_18
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    keyb_int/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.582ns (40.724%)  route 2.303ns (59.276%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.633     5.154    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  keyb_int/keycodev_reg[0]/Q
                         net (fo=3, routed)           0.985     6.595    keyb_int/uut/Q[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  keyb_int/uut/cn0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.719    keyb_int/uut_n_25
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.232 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.389 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.201    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.533 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.506     9.039    keyb_int/uut_n_18
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.512    14.853    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  keyb_int/keycodev_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.909    keyb_int/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.582ns (42.030%)  route 2.182ns (57.970%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.633     5.154    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  keyb_int/keycodev_reg[0]/Q
                         net (fo=3, routed)           0.985     6.595    keyb_int/uut/Q[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  keyb_int/uut/cn0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.719    keyb_int/uut_n_25
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.232 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.389 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.201    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.533 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.385     8.918    keyb_int/uut_n_18
    SLICE_X5Y15          FDRE                                         r  keyb_int/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.511    14.852    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  keyb_int/keycodev_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    keyb_int/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.582ns (42.030%)  route 2.182ns (57.970%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.633     5.154    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  keyb_int/keycodev_reg[0]/Q
                         net (fo=3, routed)           0.985     6.595    keyb_int/uut/Q[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  keyb_int/uut/cn0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.719    keyb_int/uut_n_25
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.232 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.389 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.201    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.533 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.385     8.918    keyb_int/uut_n_18
    SLICE_X5Y15          FDRE                                         r  keyb_int/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.511    14.852    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  keyb_int/keycodev_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    keyb_int/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 keyb_int/keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.582ns (42.222%)  route 2.165ns (57.778%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.633     5.154    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  keyb_int/keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  keyb_int/keycodev_reg[0]/Q
                         net (fo=3, routed)           0.985     6.595    keyb_int/uut/Q[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  keyb_int/uut/cn0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.719    keyb_int/uut_n_25
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.232 r  keyb_int/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    keyb_int/cn0_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.389 r  keyb_int/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.812     8.201    keyb_int/uut/CO[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.332     8.533 r  keyb_int/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.368     8.901    keyb_int/uut_n_18
    SLICE_X3Y15          FDRE                                         r  keyb_int/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.513    14.854    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  keyb_int/keycodev_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.888    keyb_int/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 keyb_int/digit_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/count__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.812%)  route 0.167ns (54.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.591     1.474    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X3Y14          FDSE                                         r  keyb_int/digit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  keyb_int/digit_reg_reg[0]/Q
                         net (fo=1, routed)           0.167     1.782    keyb_int/nolabel_line120/digit[0]
    SLICE_X5Y14          FDRE                                         r  keyb_int/nolabel_line120/count__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     1.986    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  keyb_int/nolabel_line120/count__reg[0]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.066     1.574    keyb_int/nolabel_line120/count__reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.591     1.474    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  vga_c/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_c/h_count_reg_reg[4]/Q
                         net (fo=3, routed)           0.147     1.762    vga_c/h_count_reg_reg_n_0_[4]
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_c/h_sync_next
    SLICE_X7Y37          FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.860     1.987    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.091     1.579    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 keyb_int/nolabel_line120/count__reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/segment_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.748%)  route 0.168ns (44.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  keyb_int/nolabel_line120/count__reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 f  keyb_int/nolabel_line120/count__reg[2]/Q
                         net (fo=7, routed)           0.168     1.803    keyb_int/nolabel_line120/count_[2]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.048     1.851 r  keyb_int/nolabel_line120/segment[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    keyb_int/nolabel_line120/segment[2]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.131     1.615    keyb_int/nolabel_line120/segment_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyb_int/nolabel_line120/count__reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/segment_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.268%)  route 0.184ns (49.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.589     1.472    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  keyb_int/nolabel_line120/count__reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  keyb_int/nolabel_line120/count__reg[1]/Q
                         net (fo=7, routed)           0.184     1.797    keyb_int/nolabel_line120/count_[1]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  keyb_int/nolabel_line120/segment[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    keyb_int/nolabel_line120/segment[0]_i_2_n_0
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     1.605    keyb_int/nolabel_line120/segment_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 keyb_int/nolabel_line120/count__reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/segment_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.167%)  route 0.172ns (44.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  keyb_int/nolabel_line120/count__reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  keyb_int/nolabel_line120/count__reg[2]/Q
                         net (fo=7, routed)           0.172     1.807    keyb_int/nolabel_line120/count_[2]
    SLICE_X6Y17          LUT4 (Prop_lut4_I2_O)        0.048     1.855 r  keyb_int/nolabel_line120/segment[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    keyb_int/nolabel_line120/segment[4]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.131     1.615    keyb_int/nolabel_line120/segment_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_c/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.861%)  route 0.108ns (32.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.473    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga_c/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  vga_c/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.108     1.709    vga_c/v_count_reg_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.099     1.808 r  vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga_c/v_sync_next
    SLICE_X4Y37          FDCE                                         r  vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.860     1.987    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.091     1.564    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 keyb_int/nolabel_line120/count__reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/segment_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.396%)  route 0.168ns (44.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  keyb_int/nolabel_line120/count__reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  keyb_int/nolabel_line120/count__reg[2]/Q
                         net (fo=7, routed)           0.168     1.803    keyb_int/nolabel_line120/count_[2]
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  keyb_int/nolabel_line120/segment[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    keyb_int/nolabel_line120/segment[1]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120     1.604    keyb_int/nolabel_line120/segment_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyb_int/nolabel_line120/count__reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/segment_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.815%)  route 0.172ns (45.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  keyb_int/nolabel_line120/count__reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  keyb_int/nolabel_line120/count__reg[2]/Q
                         net (fo=7, routed)           0.172     1.807    keyb_int/nolabel_line120/count_[2]
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.852 r  keyb_int/nolabel_line120/segment[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    keyb_int/nolabel_line120/segment[3]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  keyb_int/nolabel_line120/segment_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     1.605    keyb_int/nolabel_line120/segment_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyb_int/digit_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/count__reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.354%)  route 0.217ns (60.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.591     1.474    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  keyb_int/digit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  keyb_int/digit_reg_reg[1]/Q
                         net (fo=1, routed)           0.217     1.832    keyb_int/nolabel_line120/digit[1]
    SLICE_X5Y14          FDRE                                         r  keyb_int/nolabel_line120/count__reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     1.986    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  keyb_int/nolabel_line120/count__reg[1]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     1.578    keyb_int/nolabel_line120/count__reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keyb_int/digit_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb_int/nolabel_line120/count__reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.473    keyb_int/clk_100MHz_IBUF_BUFG
    SLICE_X2Y16          FDSE                                         r  keyb_int/digit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDSE (Prop_fdse_C_Q)         0.164     1.637 r  keyb_int/digit_reg_reg[2]/Q
                         net (fo=1, routed)           0.177     1.814    keyb_int/nolabel_line120/digit[2]
    SLICE_X6Y16          FDRE                                         r  keyb_int/nolabel_line120/count__reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.984    keyb_int/nolabel_line120/clk_100MHz_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  keyb_int/nolabel_line120/count__reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.052     1.558    keyb_int/nolabel_line120/count__reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   keyb_int/CLK50MHZ_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    keyb_int/digit_reg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    keyb_int/digit_reg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    keyb_int/digit_reg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    keyb_int/digit_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    keyb_int/keycodev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    keyb_int/keycodev_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    keyb_int/keycodev_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    keyb_int/keycodev_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyb_int/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyb_int/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    keyb_int/digit_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    keyb_int/digit_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    keyb_int/digit_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    keyb_int/digit_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    keyb_int/keycodev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    keyb_int/digit_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    keyb_int/digit_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    keyb_int/digit_reg_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    keyb_int/digit_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    keyb_int/keycodev_reg[15]/C



