ARM GAS  /tmp/ccPBLK0x.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB329:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32g4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32g4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32g4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32g4xx_hal_msp.c ****   *
  18:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32g4xx_hal_msp.c ****   */
  20:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32g4xx_hal_msp.c **** 
  22:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g4xx_hal_msp.c **** 
  26:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g4xx_hal_msp.c **** 
  28:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccPBLK0x.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32g4xx_hal_msp.c **** 
  33:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g4xx_hal_msp.c **** 
  36:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g4xx_hal_msp.c **** 
  38:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g4xx_hal_msp.c **** 
  41:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g4xx_hal_msp.c **** 
  43:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g4xx_hal_msp.c **** 
  46:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g4xx_hal_msp.c **** 
  48:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g4xx_hal_msp.c **** 
  51:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g4xx_hal_msp.c **** 
  53:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g4xx_hal_msp.c **** 
  56:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g4xx_hal_msp.c **** 
  58:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g4xx_hal_msp.c **** 
  60:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g4xx_hal_msp.c **** 
  62:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32g4xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32g4xx_hal_msp.c ****   */
  66:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32g4xx_hal_msp.c **** 
  70:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32g4xx_hal_msp.c **** 
  72:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 72 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 72 3 view .LVU2
  43              		.loc 1 72 3 view .LVU3
ARM GAS  /tmp/ccPBLK0x.s 			page 3


  44 0004 0B4B     		ldr	r3, .L3
  45 0006 1A6E     		ldr	r2, [r3, #96]
  46 0008 42F00102 		orr	r2, r2, #1
  47 000c 1A66     		str	r2, [r3, #96]
  48              		.loc 1 72 3 view .LVU4
  49 000e 1A6E     		ldr	r2, [r3, #96]
  50 0010 02F00102 		and	r2, r2, #1
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59              		.loc 1 73 3 view .LVU9
  60 0018 9A6D     		ldr	r2, [r3, #88]
  61 001a 42F08052 		orr	r2, r2, #268435456
  62 001e 9A65     		str	r2, [r3, #88]
  63              		.loc 1 73 3 view .LVU10
  64 0020 9B6D     		ldr	r3, [r3, #88]
  65 0022 03F08053 		and	r3, r3, #268435456
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 73 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32g4xx_hal_msp.c **** 
  75:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32g4xx_hal_msp.c **** 
  77:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  78:Core/Src/stm32g4xx_hal_msp.c ****   */
  79:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  71              		.loc 1 79 3 view .LVU13
  72 002a FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  73              	.LVL0:
  80:Core/Src/stm32g4xx_hal_msp.c **** 
  81:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32g4xx_hal_msp.c **** 
  83:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32g4xx_hal_msp.c **** }
  74              		.loc 1 84 1 is_stmt 0 view .LVU14
  75 002e 03B0     		add	sp, sp, #12
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 0030 5DF804FB 		ldr	pc, [sp], #4
  80              	.L4:
  81              		.align	2
  82              	.L3:
  83 0034 00100240 		.word	1073876992
  84              		.cfi_endproc
  85              	.LFE329:
  87              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_ADC_MspInit
ARM GAS  /tmp/ccPBLK0x.s 			page 4


  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	HAL_ADC_MspInit:
  95              	.LVL1:
  96              	.LFB330:
  85:Core/Src/stm32g4xx_hal_msp.c **** 
  86:Core/Src/stm32g4xx_hal_msp.c **** static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
  87:Core/Src/stm32g4xx_hal_msp.c **** 
  88:Core/Src/stm32g4xx_hal_msp.c **** /**
  89:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP Initialization
  90:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  91:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  92:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  93:Core/Src/stm32g4xx_hal_msp.c **** */
  94:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  95:Core/Src/stm32g4xx_hal_msp.c **** {
  97              		.loc 1 95 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 40
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		.loc 1 95 1 is_stmt 0 view .LVU16
 102 0000 00B5     		push	{lr}
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 14, -4
 106 0002 8BB0     		sub	sp, sp, #44
 107              	.LCFI4:
 108              		.cfi_def_cfa_offset 48
  96:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 96 3 is_stmt 1 view .LVU17
 110              		.loc 1 96 20 is_stmt 0 view .LVU18
 111 0004 0023     		movs	r3, #0
 112 0006 0593     		str	r3, [sp, #20]
 113 0008 0693     		str	r3, [sp, #24]
 114 000a 0793     		str	r3, [sp, #28]
 115 000c 0893     		str	r3, [sp, #32]
 116 000e 0993     		str	r3, [sp, #36]
  97:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 97 3 is_stmt 1 view .LVU19
 118              		.loc 1 97 10 is_stmt 0 view .LVU20
 119 0010 0368     		ldr	r3, [r0]
 120              		.loc 1 97 5 view .LVU21
 121 0012 B3F1A04F 		cmp	r3, #1342177280
 122 0016 05D0     		beq	.L11
  98:Core/Src/stm32g4xx_hal_msp.c ****   {
  99:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 100:Core/Src/stm32g4xx_hal_msp.c **** 
 101:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 102:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 103:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 104:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 105:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 106:Core/Src/stm32g4xx_hal_msp.c ****     }
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 108:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccPBLK0x.s 			page 5


 110:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 111:Core/Src/stm32g4xx_hal_msp.c ****     PA1     ------> ADC1_IN2
 112:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> ADC1_IN3
 113:Core/Src/stm32g4xx_hal_msp.c ****     PA3     ------> ADC1_IN4
 114:Core/Src/stm32g4xx_hal_msp.c ****     */
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:Core/Src/stm32g4xx_hal_msp.c **** 
 120:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 121:Core/Src/stm32g4xx_hal_msp.c **** 
 122:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 123:Core/Src/stm32g4xx_hal_msp.c ****   }
 124:Core/Src/stm32g4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 123              		.loc 1 124 8 is_stmt 1 view .LVU22
 124              		.loc 1 124 10 is_stmt 0 view .LVU23
 125 0018 274A     		ldr	r2, .L15
 126 001a 9342     		cmp	r3, r2
 127 001c 27D0     		beq	.L12
 128              	.LVL2:
 129              	.L5:
 125:Core/Src/stm32g4xx_hal_msp.c ****   {
 126:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 127:Core/Src/stm32g4xx_hal_msp.c **** 
 128:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 129:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 130:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 131:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 132:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 133:Core/Src/stm32g4xx_hal_msp.c ****     }
 134:Core/Src/stm32g4xx_hal_msp.c **** 
 135:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 136:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 137:Core/Src/stm32g4xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 138:Core/Src/stm32g4xx_hal_msp.c ****     PA7     ------> ADC2_IN4
 139:Core/Src/stm32g4xx_hal_msp.c ****     */
 140:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 141:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 142:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 144:Core/Src/stm32g4xx_hal_msp.c **** 
 145:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 147:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 148:Core/Src/stm32g4xx_hal_msp.c ****   }
 149:Core/Src/stm32g4xx_hal_msp.c **** 
 150:Core/Src/stm32g4xx_hal_msp.c **** }
 130              		.loc 1 150 1 view .LVU24
 131 001e 0BB0     		add	sp, sp, #44
 132              	.LCFI5:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 4
 135              		@ sp needed
 136 0020 5DF804FB 		ldr	pc, [sp], #4
 137              	.LVL3:
 138              	.L11:
ARM GAS  /tmp/ccPBLK0x.s 			page 6


 139              	.LCFI6:
 140              		.cfi_restore_state
 103:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 141              		.loc 1 103 5 is_stmt 1 view .LVU25
 103:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 142              		.loc 1 103 30 is_stmt 0 view .LVU26
 143 0024 254A     		ldr	r2, .L15+4
 144 0026 1368     		ldr	r3, [r2]
 145 0028 0133     		adds	r3, r3, #1
 146 002a 1360     		str	r3, [r2]
 104:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 147              		.loc 1 104 5 is_stmt 1 view .LVU27
 104:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 148              		.loc 1 104 7 is_stmt 0 view .LVU28
 149 002c 012B     		cmp	r3, #1
 150 002e 13D0     		beq	.L13
 151              	.L7:
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 152              		.loc 1 105 7 is_stmt 1 discriminator 1 view .LVU29
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 108 5 discriminator 1 view .LVU30
 154              	.LBB4:
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 108 5 discriminator 1 view .LVU31
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 156              		.loc 1 108 5 discriminator 1 view .LVU32
 157 0030 234B     		ldr	r3, .L15+8
 158 0032 DA6C     		ldr	r2, [r3, #76]
 159 0034 42F00102 		orr	r2, r2, #1
 160 0038 DA64     		str	r2, [r3, #76]
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 108 5 discriminator 1 view .LVU33
 162 003a DB6C     		ldr	r3, [r3, #76]
 163 003c 03F00103 		and	r3, r3, #1
 164 0040 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 108 5 discriminator 1 view .LVU34
 166 0042 029B     		ldr	r3, [sp, #8]
 167              	.LBE4:
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 108 5 discriminator 1 view .LVU35
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 169              		.loc 1 115 5 discriminator 1 view .LVU36
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 115 25 is_stmt 0 discriminator 1 view .LVU37
 171 0044 0F23     		movs	r3, #15
 172 0046 0593     		str	r3, [sp, #20]
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 116 5 is_stmt 1 discriminator 1 view .LVU38
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 116 26 is_stmt 0 discriminator 1 view .LVU39
 175 0048 0323     		movs	r3, #3
 176 004a 0693     		str	r3, [sp, #24]
 117:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 117 5 is_stmt 1 discriminator 1 view .LVU40
 118:Core/Src/stm32g4xx_hal_msp.c **** 
 178              		.loc 1 118 5 discriminator 1 view .LVU41
ARM GAS  /tmp/ccPBLK0x.s 			page 7


 179 004c 05A9     		add	r1, sp, #20
 180 004e 4FF09040 		mov	r0, #1207959552
 181              	.LVL4:
 118:Core/Src/stm32g4xx_hal_msp.c **** 
 182              		.loc 1 118 5 is_stmt 0 discriminator 1 view .LVU42
 183 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL5:
 185 0056 E2E7     		b	.L5
 186              	.LVL6:
 187              	.L13:
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 188              		.loc 1 105 7 is_stmt 1 view .LVU43
 189              	.LBB5:
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 190              		.loc 1 105 7 view .LVU44
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 191              		.loc 1 105 7 view .LVU45
 192 0058 194B     		ldr	r3, .L15+8
 193 005a DA6C     		ldr	r2, [r3, #76]
 194 005c 42F40052 		orr	r2, r2, #8192
 195 0060 DA64     		str	r2, [r3, #76]
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 196              		.loc 1 105 7 view .LVU46
 197 0062 DB6C     		ldr	r3, [r3, #76]
 198 0064 03F40053 		and	r3, r3, #8192
 199 0068 0193     		str	r3, [sp, #4]
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 200              		.loc 1 105 7 view .LVU47
 201 006a 019B     		ldr	r3, [sp, #4]
 202 006c E0E7     		b	.L7
 203              	.L12:
 204              	.LBE5:
 130:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 205              		.loc 1 130 5 view .LVU48
 130:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 206              		.loc 1 130 30 is_stmt 0 view .LVU49
 207 006e 134A     		ldr	r2, .L15+4
 208 0070 1368     		ldr	r3, [r2]
 209 0072 0133     		adds	r3, r3, #1
 210 0074 1360     		str	r3, [r2]
 131:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 211              		.loc 1 131 5 is_stmt 1 view .LVU50
 131:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 212              		.loc 1 131 7 is_stmt 0 view .LVU51
 213 0076 012B     		cmp	r3, #1
 214 0078 13D0     		beq	.L14
 215              	.L9:
 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 216              		.loc 1 132 7 is_stmt 1 discriminator 1 view .LVU52
 135:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 217              		.loc 1 135 5 discriminator 1 view .LVU53
 218              	.LBB6:
 135:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 219              		.loc 1 135 5 discriminator 1 view .LVU54
 135:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 220              		.loc 1 135 5 discriminator 1 view .LVU55
 221 007a 114B     		ldr	r3, .L15+8
ARM GAS  /tmp/ccPBLK0x.s 			page 8


 222 007c DA6C     		ldr	r2, [r3, #76]
 223 007e 42F00102 		orr	r2, r2, #1
 224 0082 DA64     		str	r2, [r3, #76]
 135:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 225              		.loc 1 135 5 discriminator 1 view .LVU56
 226 0084 DB6C     		ldr	r3, [r3, #76]
 227 0086 03F00103 		and	r3, r3, #1
 228 008a 0493     		str	r3, [sp, #16]
 135:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 229              		.loc 1 135 5 discriminator 1 view .LVU57
 230 008c 049B     		ldr	r3, [sp, #16]
 231              	.LBE6:
 135:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 232              		.loc 1 135 5 discriminator 1 view .LVU58
 140:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 233              		.loc 1 140 5 discriminator 1 view .LVU59
 140:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 234              		.loc 1 140 25 is_stmt 0 discriminator 1 view .LVU60
 235 008e C023     		movs	r3, #192
 236 0090 0593     		str	r3, [sp, #20]
 141:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 141 5 is_stmt 1 discriminator 1 view .LVU61
 141:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 141 26 is_stmt 0 discriminator 1 view .LVU62
 239 0092 0323     		movs	r3, #3
 240 0094 0693     		str	r3, [sp, #24]
 142:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 241              		.loc 1 142 5 is_stmt 1 discriminator 1 view .LVU63
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 242              		.loc 1 143 5 discriminator 1 view .LVU64
 243 0096 05A9     		add	r1, sp, #20
 244 0098 4FF09040 		mov	r0, #1207959552
 245              	.LVL7:
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 246              		.loc 1 143 5 is_stmt 0 discriminator 1 view .LVU65
 247 009c FFF7FEFF 		bl	HAL_GPIO_Init
 248              	.LVL8:
 249              		.loc 1 150 1 discriminator 1 view .LVU66
 250 00a0 BDE7     		b	.L5
 251              	.LVL9:
 252              	.L14:
 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 253              		.loc 1 132 7 is_stmt 1 view .LVU67
 254              	.LBB7:
 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 255              		.loc 1 132 7 view .LVU68
 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 256              		.loc 1 132 7 view .LVU69
 257 00a2 074B     		ldr	r3, .L15+8
 258 00a4 DA6C     		ldr	r2, [r3, #76]
 259 00a6 42F40052 		orr	r2, r2, #8192
 260 00aa DA64     		str	r2, [r3, #76]
 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 261              		.loc 1 132 7 view .LVU70
 262 00ac DB6C     		ldr	r3, [r3, #76]
 263 00ae 03F40053 		and	r3, r3, #8192
 264 00b2 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccPBLK0x.s 			page 9


 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 265              		.loc 1 132 7 view .LVU71
 266 00b4 039B     		ldr	r3, [sp, #12]
 267 00b6 E0E7     		b	.L9
 268              	.L16:
 269              		.align	2
 270              	.L15:
 271 00b8 00010050 		.word	1342177536
 272 00bc 00000000 		.word	.LANCHOR0
 273 00c0 00100240 		.word	1073876992
 274              	.LBE7:
 275              		.cfi_endproc
 276              	.LFE330:
 278              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_ADC_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	HAL_ADC_MspDeInit:
 286              	.LVL10:
 287              	.LFB331:
 151:Core/Src/stm32g4xx_hal_msp.c **** 
 152:Core/Src/stm32g4xx_hal_msp.c **** /**
 153:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 154:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 155:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 156:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32g4xx_hal_msp.c **** */
 158:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 159:Core/Src/stm32g4xx_hal_msp.c **** {
 288              		.loc 1 159 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		.loc 1 159 1 is_stmt 0 view .LVU73
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI7:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 160:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 298              		.loc 1 160 3 is_stmt 1 view .LVU74
 299              		.loc 1 160 10 is_stmt 0 view .LVU75
 300 0002 0368     		ldr	r3, [r0]
 301              		.loc 1 160 5 view .LVU76
 302 0004 B3F1A04F 		cmp	r3, #1342177280
 303 0008 03D0     		beq	.L23
 161:Core/Src/stm32g4xx_hal_msp.c ****   {
 162:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 163:Core/Src/stm32g4xx_hal_msp.c **** 
 164:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 165:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 166:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 167:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 168:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 169:Core/Src/stm32g4xx_hal_msp.c ****     }
ARM GAS  /tmp/ccPBLK0x.s 			page 10


 170:Core/Src/stm32g4xx_hal_msp.c **** 
 171:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 173:Core/Src/stm32g4xx_hal_msp.c ****     PA1     ------> ADC1_IN2
 174:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> ADC1_IN3
 175:Core/Src/stm32g4xx_hal_msp.c ****     PA3     ------> ADC1_IN4
 176:Core/Src/stm32g4xx_hal_msp.c ****     */
 177:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 178:Core/Src/stm32g4xx_hal_msp.c **** 
 179:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 180:Core/Src/stm32g4xx_hal_msp.c **** 
 181:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 182:Core/Src/stm32g4xx_hal_msp.c ****   }
 183:Core/Src/stm32g4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 304              		.loc 1 183 8 is_stmt 1 view .LVU77
 305              		.loc 1 183 10 is_stmt 0 view .LVU78
 306 000a 124A     		ldr	r2, .L25
 307 000c 9342     		cmp	r3, r2
 308 000e 10D0     		beq	.L24
 309              	.LVL11:
 310              	.L17:
 184:Core/Src/stm32g4xx_hal_msp.c ****   {
 185:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 186:Core/Src/stm32g4xx_hal_msp.c **** 
 187:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 189:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 190:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 191:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 192:Core/Src/stm32g4xx_hal_msp.c ****     }
 193:Core/Src/stm32g4xx_hal_msp.c **** 
 194:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 195:Core/Src/stm32g4xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 196:Core/Src/stm32g4xx_hal_msp.c ****     PA7     ------> ADC2_IN4
 197:Core/Src/stm32g4xx_hal_msp.c ****     */
 198:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 199:Core/Src/stm32g4xx_hal_msp.c **** 
 200:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 202:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 203:Core/Src/stm32g4xx_hal_msp.c ****   }
 204:Core/Src/stm32g4xx_hal_msp.c **** 
 205:Core/Src/stm32g4xx_hal_msp.c **** }
 311              		.loc 1 205 1 view .LVU79
 312 0010 08BD     		pop	{r3, pc}
 313              	.LVL12:
 314              	.L23:
 166:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 315              		.loc 1 166 5 is_stmt 1 view .LVU80
 166:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 316              		.loc 1 166 30 is_stmt 0 view .LVU81
 317 0012 114A     		ldr	r2, .L25+4
 318 0014 1368     		ldr	r3, [r2]
 319 0016 013B     		subs	r3, r3, #1
 320 0018 1360     		str	r3, [r2]
 167:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 321              		.loc 1 167 5 is_stmt 1 view .LVU82
ARM GAS  /tmp/ccPBLK0x.s 			page 11


 167:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 322              		.loc 1 167 7 is_stmt 0 view .LVU83
 323 001a 23B9     		cbnz	r3, .L19
 168:Core/Src/stm32g4xx_hal_msp.c ****     }
 324              		.loc 1 168 7 is_stmt 1 view .LVU84
 325 001c 0F4A     		ldr	r2, .L25+8
 326 001e D36C     		ldr	r3, [r2, #76]
 327 0020 23F40053 		bic	r3, r3, #8192
 328 0024 D364     		str	r3, [r2, #76]
 329              	.L19:
 177:Core/Src/stm32g4xx_hal_msp.c **** 
 330              		.loc 1 177 5 view .LVU85
 331 0026 0F21     		movs	r1, #15
 332 0028 4FF09040 		mov	r0, #1207959552
 333              	.LVL13:
 177:Core/Src/stm32g4xx_hal_msp.c **** 
 334              		.loc 1 177 5 is_stmt 0 view .LVU86
 335 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 336              	.LVL14:
 337 0030 EEE7     		b	.L17
 338              	.LVL15:
 339              	.L24:
 189:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 340              		.loc 1 189 5 is_stmt 1 view .LVU87
 189:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 341              		.loc 1 189 30 is_stmt 0 view .LVU88
 342 0032 094A     		ldr	r2, .L25+4
 343 0034 1368     		ldr	r3, [r2]
 344 0036 013B     		subs	r3, r3, #1
 345 0038 1360     		str	r3, [r2]
 190:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 346              		.loc 1 190 5 is_stmt 1 view .LVU89
 190:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 347              		.loc 1 190 7 is_stmt 0 view .LVU90
 348 003a 23B9     		cbnz	r3, .L21
 191:Core/Src/stm32g4xx_hal_msp.c ****     }
 349              		.loc 1 191 7 is_stmt 1 view .LVU91
 350 003c 074A     		ldr	r2, .L25+8
 351 003e D36C     		ldr	r3, [r2, #76]
 352 0040 23F40053 		bic	r3, r3, #8192
 353 0044 D364     		str	r3, [r2, #76]
 354              	.L21:
 198:Core/Src/stm32g4xx_hal_msp.c **** 
 355              		.loc 1 198 5 view .LVU92
 356 0046 C021     		movs	r1, #192
 357 0048 4FF09040 		mov	r0, #1207959552
 358              	.LVL16:
 198:Core/Src/stm32g4xx_hal_msp.c **** 
 359              		.loc 1 198 5 is_stmt 0 view .LVU93
 360 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 361              	.LVL17:
 362              		.loc 1 205 1 view .LVU94
 363 0050 DEE7     		b	.L17
 364              	.L26:
 365 0052 00BF     		.align	2
 366              	.L25:
 367 0054 00010050 		.word	1342177536
ARM GAS  /tmp/ccPBLK0x.s 			page 12


 368 0058 00000000 		.word	.LANCHOR0
 369 005c 00100240 		.word	1073876992
 370              		.cfi_endproc
 371              	.LFE331:
 373              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 374              		.align	1
 375              		.global	HAL_FDCAN_MspInit
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	HAL_FDCAN_MspInit:
 381              	.LVL18:
 382              	.LFB332:
 206:Core/Src/stm32g4xx_hal_msp.c **** 
 207:Core/Src/stm32g4xx_hal_msp.c **** /**
 208:Core/Src/stm32g4xx_hal_msp.c **** * @brief FDCAN MSP Initialization
 209:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 210:Core/Src/stm32g4xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 211:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 212:Core/Src/stm32g4xx_hal_msp.c **** */
 213:Core/Src/stm32g4xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 214:Core/Src/stm32g4xx_hal_msp.c **** {
 383              		.loc 1 214 1 is_stmt 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 32
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387              		.loc 1 214 1 is_stmt 0 view .LVU96
 388 0000 00B5     		push	{lr}
 389              	.LCFI8:
 390              		.cfi_def_cfa_offset 4
 391              		.cfi_offset 14, -4
 392 0002 89B0     		sub	sp, sp, #36
 393              	.LCFI9:
 394              		.cfi_def_cfa_offset 40
 215:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 395              		.loc 1 215 3 is_stmt 1 view .LVU97
 396              		.loc 1 215 20 is_stmt 0 view .LVU98
 397 0004 0023     		movs	r3, #0
 398 0006 0393     		str	r3, [sp, #12]
 399 0008 0493     		str	r3, [sp, #16]
 400 000a 0593     		str	r3, [sp, #20]
 401 000c 0693     		str	r3, [sp, #24]
 402 000e 0793     		str	r3, [sp, #28]
 216:Core/Src/stm32g4xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 403              		.loc 1 216 3 is_stmt 1 view .LVU99
 404              		.loc 1 216 12 is_stmt 0 view .LVU100
 405 0010 0268     		ldr	r2, [r0]
 406              		.loc 1 216 5 view .LVU101
 407 0012 1C4B     		ldr	r3, .L31
 408 0014 9A42     		cmp	r2, r3
 409 0016 02D0     		beq	.L30
 410              	.LVL19:
 411              	.L27:
 217:Core/Src/stm32g4xx_hal_msp.c ****   {
 218:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
 219:Core/Src/stm32g4xx_hal_msp.c **** 
 220:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
ARM GAS  /tmp/ccPBLK0x.s 			page 13


 221:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 222:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 223:Core/Src/stm32g4xx_hal_msp.c **** 
 224:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 225:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 226:Core/Src/stm32g4xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 227:Core/Src/stm32g4xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 228:Core/Src/stm32g4xx_hal_msp.c ****     */
 229:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 230:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 233:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 234:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 235:Core/Src/stm32g4xx_hal_msp.c **** 
 236:Core/Src/stm32g4xx_hal_msp.c ****     /* FDCAN1 interrupt Init */
 237:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 238:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 239:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 240:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 241:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 242:Core/Src/stm32g4xx_hal_msp.c **** 
 243:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 244:Core/Src/stm32g4xx_hal_msp.c ****   }
 245:Core/Src/stm32g4xx_hal_msp.c **** 
 246:Core/Src/stm32g4xx_hal_msp.c **** }
 412              		.loc 1 246 1 view .LVU102
 413 0018 09B0     		add	sp, sp, #36
 414              	.LCFI10:
 415              		.cfi_remember_state
 416              		.cfi_def_cfa_offset 4
 417              		@ sp needed
 418 001a 5DF804FB 		ldr	pc, [sp], #4
 419              	.LVL20:
 420              	.L30:
 421              	.LCFI11:
 422              		.cfi_restore_state
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 423              		.loc 1 222 5 is_stmt 1 view .LVU103
 424              	.LBB8:
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 425              		.loc 1 222 5 view .LVU104
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 426              		.loc 1 222 5 view .LVU105
 427 001e 03F5D633 		add	r3, r3, #109568
 428 0022 9A6D     		ldr	r2, [r3, #88]
 429 0024 42F00072 		orr	r2, r2, #33554432
 430 0028 9A65     		str	r2, [r3, #88]
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 431              		.loc 1 222 5 view .LVU106
 432 002a 9A6D     		ldr	r2, [r3, #88]
 433 002c 02F00072 		and	r2, r2, #33554432
 434 0030 0192     		str	r2, [sp, #4]
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 435              		.loc 1 222 5 view .LVU107
 436 0032 019A     		ldr	r2, [sp, #4]
 437              	.LBE8:
ARM GAS  /tmp/ccPBLK0x.s 			page 14


 222:Core/Src/stm32g4xx_hal_msp.c **** 
 438              		.loc 1 222 5 view .LVU108
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 439              		.loc 1 224 5 view .LVU109
 440              	.LBB9:
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 441              		.loc 1 224 5 view .LVU110
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 442              		.loc 1 224 5 view .LVU111
 443 0034 DA6C     		ldr	r2, [r3, #76]
 444 0036 42F00102 		orr	r2, r2, #1
 445 003a DA64     		str	r2, [r3, #76]
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 446              		.loc 1 224 5 view .LVU112
 447 003c DB6C     		ldr	r3, [r3, #76]
 448 003e 03F00103 		and	r3, r3, #1
 449 0042 0293     		str	r3, [sp, #8]
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 450              		.loc 1 224 5 view .LVU113
 451 0044 029B     		ldr	r3, [sp, #8]
 452              	.LBE9:
 224:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 453              		.loc 1 224 5 view .LVU114
 229:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454              		.loc 1 229 5 view .LVU115
 229:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 455              		.loc 1 229 25 is_stmt 0 view .LVU116
 456 0046 4FF4C053 		mov	r3, #6144
 457 004a 0393     		str	r3, [sp, #12]
 230:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 458              		.loc 1 230 5 is_stmt 1 view .LVU117
 230:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 459              		.loc 1 230 26 is_stmt 0 view .LVU118
 460 004c 0223     		movs	r3, #2
 461 004e 0493     		str	r3, [sp, #16]
 231:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 462              		.loc 1 231 5 is_stmt 1 view .LVU119
 232:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 463              		.loc 1 232 5 view .LVU120
 232:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 464              		.loc 1 232 27 is_stmt 0 view .LVU121
 465 0050 0323     		movs	r3, #3
 466 0052 0693     		str	r3, [sp, #24]
 233:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 467              		.loc 1 233 5 is_stmt 1 view .LVU122
 233:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 468              		.loc 1 233 31 is_stmt 0 view .LVU123
 469 0054 0923     		movs	r3, #9
 470 0056 0793     		str	r3, [sp, #28]
 234:Core/Src/stm32g4xx_hal_msp.c **** 
 471              		.loc 1 234 5 is_stmt 1 view .LVU124
 472 0058 03A9     		add	r1, sp, #12
 473 005a 4FF09040 		mov	r0, #1207959552
 474              	.LVL21:
 234:Core/Src/stm32g4xx_hal_msp.c **** 
 475              		.loc 1 234 5 is_stmt 0 view .LVU125
 476 005e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccPBLK0x.s 			page 15


 477              	.LVL22:
 237:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 478              		.loc 1 237 5 is_stmt 1 view .LVU126
 479 0062 0022     		movs	r2, #0
 480 0064 1146     		mov	r1, r2
 481 0066 1520     		movs	r0, #21
 482 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 483              	.LVL23:
 238:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 484              		.loc 1 238 5 view .LVU127
 485 006c 1520     		movs	r0, #21
 486 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 487              	.LVL24:
 239:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 488              		.loc 1 239 5 view .LVU128
 489 0072 0022     		movs	r2, #0
 490 0074 1146     		mov	r1, r2
 491 0076 1620     		movs	r0, #22
 492 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 493              	.LVL25:
 240:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 494              		.loc 1 240 5 view .LVU129
 495 007c 1620     		movs	r0, #22
 496 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 497              	.LVL26:
 498              		.loc 1 246 1 is_stmt 0 view .LVU130
 499 0082 C9E7     		b	.L27
 500              	.L32:
 501              		.align	2
 502              	.L31:
 503 0084 00640040 		.word	1073767424
 504              		.cfi_endproc
 505              	.LFE332:
 507              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 508              		.align	1
 509              		.global	HAL_FDCAN_MspDeInit
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 514              	HAL_FDCAN_MspDeInit:
 515              	.LVL27:
 516              	.LFB333:
 247:Core/Src/stm32g4xx_hal_msp.c **** 
 248:Core/Src/stm32g4xx_hal_msp.c **** /**
 249:Core/Src/stm32g4xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 250:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 251:Core/Src/stm32g4xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 252:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 253:Core/Src/stm32g4xx_hal_msp.c **** */
 254:Core/Src/stm32g4xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 255:Core/Src/stm32g4xx_hal_msp.c **** {
 517              		.loc 1 255 1 is_stmt 1 view -0
 518              		.cfi_startproc
 519              		@ args = 0, pretend = 0, frame = 0
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 521              		.loc 1 255 1 is_stmt 0 view .LVU132
 522 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccPBLK0x.s 			page 16


 523              	.LCFI12:
 524              		.cfi_def_cfa_offset 8
 525              		.cfi_offset 3, -8
 526              		.cfi_offset 14, -4
 256:Core/Src/stm32g4xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 527              		.loc 1 256 3 is_stmt 1 view .LVU133
 528              		.loc 1 256 12 is_stmt 0 view .LVU134
 529 0002 0268     		ldr	r2, [r0]
 530              		.loc 1 256 5 view .LVU135
 531 0004 0A4B     		ldr	r3, .L37
 532 0006 9A42     		cmp	r2, r3
 533 0008 00D0     		beq	.L36
 534              	.LVL28:
 535              	.L33:
 257:Core/Src/stm32g4xx_hal_msp.c ****   {
 258:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 259:Core/Src/stm32g4xx_hal_msp.c **** 
 260:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 261:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 262:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 263:Core/Src/stm32g4xx_hal_msp.c **** 
 264:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 265:Core/Src/stm32g4xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 266:Core/Src/stm32g4xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 267:Core/Src/stm32g4xx_hal_msp.c ****     */
 268:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 269:Core/Src/stm32g4xx_hal_msp.c **** 
 270:Core/Src/stm32g4xx_hal_msp.c ****     /* FDCAN1 interrupt DeInit */
 271:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT0_IRQn);
 272:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT1_IRQn);
 273:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 275:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 276:Core/Src/stm32g4xx_hal_msp.c ****   }
 277:Core/Src/stm32g4xx_hal_msp.c **** 
 278:Core/Src/stm32g4xx_hal_msp.c **** }
 536              		.loc 1 278 1 view .LVU136
 537 000a 08BD     		pop	{r3, pc}
 538              	.LVL29:
 539              	.L36:
 262:Core/Src/stm32g4xx_hal_msp.c **** 
 540              		.loc 1 262 5 is_stmt 1 view .LVU137
 541 000c 094A     		ldr	r2, .L37+4
 542 000e 936D     		ldr	r3, [r2, #88]
 543 0010 23F00073 		bic	r3, r3, #33554432
 544 0014 9365     		str	r3, [r2, #88]
 268:Core/Src/stm32g4xx_hal_msp.c **** 
 545              		.loc 1 268 5 view .LVU138
 546 0016 4FF4C051 		mov	r1, #6144
 547 001a 4FF09040 		mov	r0, #1207959552
 548              	.LVL30:
 268:Core/Src/stm32g4xx_hal_msp.c **** 
 549              		.loc 1 268 5 is_stmt 0 view .LVU139
 550 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 551              	.LVL31:
 271:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT1_IRQn);
 552              		.loc 1 271 5 is_stmt 1 view .LVU140
ARM GAS  /tmp/ccPBLK0x.s 			page 17


 553 0022 1520     		movs	r0, #21
 554 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 555              	.LVL32:
 272:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 556              		.loc 1 272 5 view .LVU141
 557 0028 1620     		movs	r0, #22
 558 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 559              	.LVL33:
 560              		.loc 1 278 1 is_stmt 0 view .LVU142
 561 002e ECE7     		b	.L33
 562              	.L38:
 563              		.align	2
 564              	.L37:
 565 0030 00640040 		.word	1073767424
 566 0034 00100240 		.word	1073876992
 567              		.cfi_endproc
 568              	.LFE333:
 570              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 571              		.align	1
 572              		.global	HAL_TIM_Base_MspInit
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	HAL_TIM_Base_MspInit:
 578              	.LVL34:
 579              	.LFB334:
 279:Core/Src/stm32g4xx_hal_msp.c **** 
 280:Core/Src/stm32g4xx_hal_msp.c **** /**
 281:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 282:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 283:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 284:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 285:Core/Src/stm32g4xx_hal_msp.c **** */
 286:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 287:Core/Src/stm32g4xx_hal_msp.c **** {
 580              		.loc 1 287 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 16
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 585              		.loc 1 287 1 is_stmt 0 view .LVU144
 586 0000 84B0     		sub	sp, sp, #16
 587              	.LCFI13:
 588              		.cfi_def_cfa_offset 16
 288:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 589              		.loc 1 288 3 is_stmt 1 view .LVU145
 590              		.loc 1 288 15 is_stmt 0 view .LVU146
 591 0002 0368     		ldr	r3, [r0]
 592              		.loc 1 288 5 view .LVU147
 593 0004 154A     		ldr	r2, .L47
 594 0006 9342     		cmp	r3, r2
 595 0008 07D0     		beq	.L44
 289:Core/Src/stm32g4xx_hal_msp.c ****   {
 290:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 291:Core/Src/stm32g4xx_hal_msp.c **** 
 292:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 293:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccPBLK0x.s 			page 18


 294:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 295:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 296:Core/Src/stm32g4xx_hal_msp.c **** 
 297:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 298:Core/Src/stm32g4xx_hal_msp.c ****   }
 299:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 596              		.loc 1 299 8 is_stmt 1 view .LVU148
 597              		.loc 1 299 10 is_stmt 0 view .LVU149
 598 000a 154A     		ldr	r2, .L47+4
 599 000c 9342     		cmp	r3, r2
 600 000e 0FD0     		beq	.L45
 300:Core/Src/stm32g4xx_hal_msp.c ****   {
 301:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 302:Core/Src/stm32g4xx_hal_msp.c **** 
 303:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 304:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 305:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 306:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 307:Core/Src/stm32g4xx_hal_msp.c **** 
 308:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 309:Core/Src/stm32g4xx_hal_msp.c ****   }
 310:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 601              		.loc 1 310 8 is_stmt 1 view .LVU150
 602              		.loc 1 310 10 is_stmt 0 view .LVU151
 603 0010 144A     		ldr	r2, .L47+8
 604 0012 9342     		cmp	r3, r2
 605 0014 17D0     		beq	.L46
 606              	.L39:
 311:Core/Src/stm32g4xx_hal_msp.c ****   {
 312:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 313:Core/Src/stm32g4xx_hal_msp.c **** 
 314:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 315:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 316:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 317:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 318:Core/Src/stm32g4xx_hal_msp.c **** 
 319:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 320:Core/Src/stm32g4xx_hal_msp.c ****   }
 321:Core/Src/stm32g4xx_hal_msp.c **** 
 322:Core/Src/stm32g4xx_hal_msp.c **** }
 607              		.loc 1 322 1 view .LVU152
 608 0016 04B0     		add	sp, sp, #16
 609              	.LCFI14:
 610              		.cfi_remember_state
 611              		.cfi_def_cfa_offset 0
 612              		@ sp needed
 613 0018 7047     		bx	lr
 614              	.L44:
 615              	.LCFI15:
 616              		.cfi_restore_state
 294:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 617              		.loc 1 294 5 is_stmt 1 view .LVU153
 618              	.LBB10:
 294:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 619              		.loc 1 294 5 view .LVU154
 294:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 620              		.loc 1 294 5 view .LVU155
ARM GAS  /tmp/ccPBLK0x.s 			page 19


 621 001a 134B     		ldr	r3, .L47+12
 622 001c 1A6E     		ldr	r2, [r3, #96]
 623 001e 42F40062 		orr	r2, r2, #2048
 624 0022 1A66     		str	r2, [r3, #96]
 294:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 625              		.loc 1 294 5 view .LVU156
 626 0024 1B6E     		ldr	r3, [r3, #96]
 627 0026 03F40063 		and	r3, r3, #2048
 628 002a 0193     		str	r3, [sp, #4]
 294:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 629              		.loc 1 294 5 view .LVU157
 630 002c 019B     		ldr	r3, [sp, #4]
 631              	.LBE10:
 294:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 632              		.loc 1 294 5 view .LVU158
 633 002e F2E7     		b	.L39
 634              	.L45:
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 635              		.loc 1 305 5 view .LVU159
 636              	.LBB11:
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 637              		.loc 1 305 5 view .LVU160
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 638              		.loc 1 305 5 view .LVU161
 639 0030 0D4B     		ldr	r3, .L47+12
 640 0032 1A6E     		ldr	r2, [r3, #96]
 641 0034 42F40032 		orr	r2, r2, #131072
 642 0038 1A66     		str	r2, [r3, #96]
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 643              		.loc 1 305 5 view .LVU162
 644 003a 1B6E     		ldr	r3, [r3, #96]
 645 003c 03F40033 		and	r3, r3, #131072
 646 0040 0293     		str	r3, [sp, #8]
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 647              		.loc 1 305 5 view .LVU163
 648 0042 029B     		ldr	r3, [sp, #8]
 649              	.LBE11:
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 650              		.loc 1 305 5 view .LVU164
 651 0044 E7E7     		b	.L39
 652              	.L46:
 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 653              		.loc 1 316 5 view .LVU165
 654              	.LBB12:
 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 655              		.loc 1 316 5 view .LVU166
 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 656              		.loc 1 316 5 view .LVU167
 657 0046 084B     		ldr	r3, .L47+12
 658 0048 1A6E     		ldr	r2, [r3, #96]
 659 004a 42F48022 		orr	r2, r2, #262144
 660 004e 1A66     		str	r2, [r3, #96]
 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 661              		.loc 1 316 5 view .LVU168
 662 0050 1B6E     		ldr	r3, [r3, #96]
 663 0052 03F48023 		and	r3, r3, #262144
 664 0056 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccPBLK0x.s 			page 20


 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 665              		.loc 1 316 5 view .LVU169
 666 0058 039B     		ldr	r3, [sp, #12]
 667              	.LBE12:
 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 668              		.loc 1 316 5 view .LVU170
 669              		.loc 1 322 1 is_stmt 0 view .LVU171
 670 005a DCE7     		b	.L39
 671              	.L48:
 672              		.align	2
 673              	.L47:
 674 005c 002C0140 		.word	1073818624
 675 0060 00440140 		.word	1073824768
 676 0064 00480140 		.word	1073825792
 677 0068 00100240 		.word	1073876992
 678              		.cfi_endproc
 679              	.LFE334:
 681              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 682              		.align	1
 683              		.global	HAL_TIM_PWM_MspInit
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 688              	HAL_TIM_PWM_MspInit:
 689              	.LVL35:
 690              	.LFB335:
 323:Core/Src/stm32g4xx_hal_msp.c **** 
 324:Core/Src/stm32g4xx_hal_msp.c **** /**
 325:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 326:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 327:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 328:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 329:Core/Src/stm32g4xx_hal_msp.c **** */
 330:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 331:Core/Src/stm32g4xx_hal_msp.c **** {
 691              		.loc 1 331 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 8
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 332:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 696              		.loc 1 332 3 view .LVU173
 697              		.loc 1 332 14 is_stmt 0 view .LVU174
 698 0000 0368     		ldr	r3, [r0]
 699              		.loc 1 332 5 view .LVU175
 700 0002 B3F1804F 		cmp	r3, #1073741824
 701 0006 00D0     		beq	.L55
 702 0008 7047     		bx	lr
 703              	.L55:
 331:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 704              		.loc 1 331 1 view .LVU176
 705 000a 82B0     		sub	sp, sp, #8
 706              	.LCFI16:
 707              		.cfi_def_cfa_offset 8
 333:Core/Src/stm32g4xx_hal_msp.c ****   {
 334:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 335:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccPBLK0x.s 			page 21


 336:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 337:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 338:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 708              		.loc 1 338 5 is_stmt 1 view .LVU177
 709              	.LBB13:
 710              		.loc 1 338 5 view .LVU178
 711              		.loc 1 338 5 view .LVU179
 712 000c 03F50433 		add	r3, r3, #135168
 713 0010 9A6D     		ldr	r2, [r3, #88]
 714 0012 42F00102 		orr	r2, r2, #1
 715 0016 9A65     		str	r2, [r3, #88]
 716              		.loc 1 338 5 view .LVU180
 717 0018 9B6D     		ldr	r3, [r3, #88]
 718 001a 03F00103 		and	r3, r3, #1
 719 001e 0193     		str	r3, [sp, #4]
 720              		.loc 1 338 5 view .LVU181
 721 0020 019B     		ldr	r3, [sp, #4]
 722              	.LBE13:
 723              		.loc 1 338 5 view .LVU182
 339:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 340:Core/Src/stm32g4xx_hal_msp.c **** 
 341:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 342:Core/Src/stm32g4xx_hal_msp.c ****   }
 343:Core/Src/stm32g4xx_hal_msp.c **** 
 344:Core/Src/stm32g4xx_hal_msp.c **** }
 724              		.loc 1 344 1 is_stmt 0 view .LVU183
 725 0022 02B0     		add	sp, sp, #8
 726              	.LCFI17:
 727              		.cfi_def_cfa_offset 0
 728              		@ sp needed
 729 0024 7047     		bx	lr
 730              		.cfi_endproc
 731              	.LFE335:
 733              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 734              		.align	1
 735              		.global	HAL_TIM_MspPostInit
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 740              	HAL_TIM_MspPostInit:
 741              	.LVL36:
 742              	.LFB336:
 345:Core/Src/stm32g4xx_hal_msp.c **** 
 346:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 347:Core/Src/stm32g4xx_hal_msp.c **** {
 743              		.loc 1 347 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 32
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		.loc 1 347 1 is_stmt 0 view .LVU185
 748 0000 30B5     		push	{r4, r5, lr}
 749              	.LCFI18:
 750              		.cfi_def_cfa_offset 12
 751              		.cfi_offset 4, -12
 752              		.cfi_offset 5, -8
 753              		.cfi_offset 14, -4
 754 0002 89B0     		sub	sp, sp, #36
ARM GAS  /tmp/ccPBLK0x.s 			page 22


 755              	.LCFI19:
 756              		.cfi_def_cfa_offset 48
 348:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 757              		.loc 1 348 3 is_stmt 1 view .LVU186
 758              		.loc 1 348 20 is_stmt 0 view .LVU187
 759 0004 0023     		movs	r3, #0
 760 0006 0393     		str	r3, [sp, #12]
 761 0008 0493     		str	r3, [sp, #16]
 762 000a 0593     		str	r3, [sp, #20]
 763 000c 0693     		str	r3, [sp, #24]
 764 000e 0793     		str	r3, [sp, #28]
 349:Core/Src/stm32g4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 765              		.loc 1 349 3 is_stmt 1 view .LVU188
 766              		.loc 1 349 10 is_stmt 0 view .LVU189
 767 0010 0368     		ldr	r3, [r0]
 768              		.loc 1 349 5 view .LVU190
 769 0012 254A     		ldr	r2, .L62
 770 0014 9342     		cmp	r3, r2
 771 0016 04D0     		beq	.L60
 350:Core/Src/stm32g4xx_hal_msp.c ****   {
 351:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 352:Core/Src/stm32g4xx_hal_msp.c **** 
 353:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 355:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 356:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 357:Core/Src/stm32g4xx_hal_msp.c ****     PB13     ------> TIM1_CH1N
 358:Core/Src/stm32g4xx_hal_msp.c ****     PB14     ------> TIM1_CH2N
 359:Core/Src/stm32g4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 360:Core/Src/stm32g4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 361:Core/Src/stm32g4xx_hal_msp.c ****     */
 362:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 363:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 367:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 368:Core/Src/stm32g4xx_hal_msp.c **** 
 369:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 370:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 372:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 373:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 374:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 375:Core/Src/stm32g4xx_hal_msp.c **** 
 376:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 377:Core/Src/stm32g4xx_hal_msp.c **** 
 378:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 379:Core/Src/stm32g4xx_hal_msp.c ****   }
 380:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 772              		.loc 1 380 8 is_stmt 1 view .LVU191
 773              		.loc 1 380 10 is_stmt 0 view .LVU192
 774 0018 B3F1804F 		cmp	r3, #1073741824
 775 001c 2CD0     		beq	.L61
 776              	.LVL37:
 777              	.L56:
 381:Core/Src/stm32g4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccPBLK0x.s 			page 23


 382:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 383:Core/Src/stm32g4xx_hal_msp.c **** 
 384:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 385:Core/Src/stm32g4xx_hal_msp.c **** 
 386:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 387:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 388:Core/Src/stm32g4xx_hal_msp.c ****     PA10     ------> TIM2_CH4
 389:Core/Src/stm32g4xx_hal_msp.c ****     */
 390:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = FAN_Pin;
 391:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 392:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 393:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 394:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 395:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 396:Core/Src/stm32g4xx_hal_msp.c **** 
 397:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 398:Core/Src/stm32g4xx_hal_msp.c **** 
 399:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 400:Core/Src/stm32g4xx_hal_msp.c ****   }
 401:Core/Src/stm32g4xx_hal_msp.c **** 
 402:Core/Src/stm32g4xx_hal_msp.c **** }
 778              		.loc 1 402 1 view .LVU193
 779 001e 09B0     		add	sp, sp, #36
 780              	.LCFI20:
 781              		.cfi_remember_state
 782              		.cfi_def_cfa_offset 12
 783              		@ sp needed
 784 0020 30BD     		pop	{r4, r5, pc}
 785              	.LVL38:
 786              	.L60:
 787              	.LCFI21:
 788              		.cfi_restore_state
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 789              		.loc 1 354 5 is_stmt 1 view .LVU194
 790              	.LBB14:
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 791              		.loc 1 354 5 view .LVU195
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 792              		.loc 1 354 5 view .LVU196
 793 0022 224B     		ldr	r3, .L62+4
 794 0024 DA6C     		ldr	r2, [r3, #76]
 795 0026 42F00202 		orr	r2, r2, #2
 796 002a DA64     		str	r2, [r3, #76]
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 797              		.loc 1 354 5 view .LVU197
 798 002c DA6C     		ldr	r2, [r3, #76]
 799 002e 02F00202 		and	r2, r2, #2
 800 0032 0092     		str	r2, [sp]
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 801              		.loc 1 354 5 view .LVU198
 802 0034 009A     		ldr	r2, [sp]
 803              	.LBE14:
 354:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 804              		.loc 1 354 5 view .LVU199
 355:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 805              		.loc 1 355 5 view .LVU200
 806              	.LBB15:
ARM GAS  /tmp/ccPBLK0x.s 			page 24


 355:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 807              		.loc 1 355 5 view .LVU201
 355:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 808              		.loc 1 355 5 view .LVU202
 809 0036 DA6C     		ldr	r2, [r3, #76]
 810 0038 42F00102 		orr	r2, r2, #1
 811 003c DA64     		str	r2, [r3, #76]
 355:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 812              		.loc 1 355 5 view .LVU203
 813 003e DB6C     		ldr	r3, [r3, #76]
 814 0040 03F00103 		and	r3, r3, #1
 815 0044 0193     		str	r3, [sp, #4]
 355:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 816              		.loc 1 355 5 view .LVU204
 817 0046 019B     		ldr	r3, [sp, #4]
 818              	.LBE15:
 355:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 819              		.loc 1 355 5 view .LVU205
 362:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 820              		.loc 1 362 5 view .LVU206
 362:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 821              		.loc 1 362 25 is_stmt 0 view .LVU207
 822 0048 4FF4C043 		mov	r3, #24576
 823 004c 0393     		str	r3, [sp, #12]
 363:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 824              		.loc 1 363 5 is_stmt 1 view .LVU208
 363:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 825              		.loc 1 363 26 is_stmt 0 view .LVU209
 826 004e 0224     		movs	r4, #2
 827 0050 0494     		str	r4, [sp, #16]
 364:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 828              		.loc 1 364 5 is_stmt 1 view .LVU210
 365:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 829              		.loc 1 365 5 view .LVU211
 366:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 830              		.loc 1 366 5 view .LVU212
 366:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 831              		.loc 1 366 31 is_stmt 0 view .LVU213
 832 0052 0625     		movs	r5, #6
 833 0054 0795     		str	r5, [sp, #28]
 367:Core/Src/stm32g4xx_hal_msp.c **** 
 834              		.loc 1 367 5 is_stmt 1 view .LVU214
 835 0056 03A9     		add	r1, sp, #12
 836 0058 1548     		ldr	r0, .L62+8
 837              	.LVL39:
 367:Core/Src/stm32g4xx_hal_msp.c **** 
 838              		.loc 1 367 5 is_stmt 0 view .LVU215
 839 005a FFF7FEFF 		bl	HAL_GPIO_Init
 840              	.LVL40:
 369:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 841              		.loc 1 369 5 is_stmt 1 view .LVU216
 369:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 842              		.loc 1 369 25 is_stmt 0 view .LVU217
 843 005e 4FF44073 		mov	r3, #768
 844 0062 0393     		str	r3, [sp, #12]
 370:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 845              		.loc 1 370 5 is_stmt 1 view .LVU218
ARM GAS  /tmp/ccPBLK0x.s 			page 25


 370:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 846              		.loc 1 370 26 is_stmt 0 view .LVU219
 847 0064 0494     		str	r4, [sp, #16]
 371:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 848              		.loc 1 371 5 is_stmt 1 view .LVU220
 371:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 849              		.loc 1 371 26 is_stmt 0 view .LVU221
 850 0066 0594     		str	r4, [sp, #20]
 372:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 851              		.loc 1 372 5 is_stmt 1 view .LVU222
 372:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 852              		.loc 1 372 27 is_stmt 0 view .LVU223
 853 0068 0694     		str	r4, [sp, #24]
 373:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 854              		.loc 1 373 5 is_stmt 1 view .LVU224
 373:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 855              		.loc 1 373 31 is_stmt 0 view .LVU225
 856 006a 0795     		str	r5, [sp, #28]
 374:Core/Src/stm32g4xx_hal_msp.c **** 
 857              		.loc 1 374 5 is_stmt 1 view .LVU226
 858 006c 03A9     		add	r1, sp, #12
 859 006e 4FF09040 		mov	r0, #1207959552
 860 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 861              	.LVL41:
 862 0076 D2E7     		b	.L56
 863              	.LVL42:
 864              	.L61:
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 865              		.loc 1 386 5 view .LVU227
 866              	.LBB16:
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 867              		.loc 1 386 5 view .LVU228
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 868              		.loc 1 386 5 view .LVU229
 869 0078 03F50433 		add	r3, r3, #135168
 870 007c DA6C     		ldr	r2, [r3, #76]
 871 007e 42F00102 		orr	r2, r2, #1
 872 0082 DA64     		str	r2, [r3, #76]
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 873              		.loc 1 386 5 view .LVU230
 874 0084 DB6C     		ldr	r3, [r3, #76]
 875 0086 03F00103 		and	r3, r3, #1
 876 008a 0293     		str	r3, [sp, #8]
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 877              		.loc 1 386 5 view .LVU231
 878 008c 029B     		ldr	r3, [sp, #8]
 879              	.LBE16:
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 880              		.loc 1 386 5 view .LVU232
 390:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 881              		.loc 1 390 5 view .LVU233
 390:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 882              		.loc 1 390 25 is_stmt 0 view .LVU234
 883 008e 4FF48063 		mov	r3, #1024
 884 0092 0393     		str	r3, [sp, #12]
 391:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 885              		.loc 1 391 5 is_stmt 1 view .LVU235
ARM GAS  /tmp/ccPBLK0x.s 			page 26


 391:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 886              		.loc 1 391 26 is_stmt 0 view .LVU236
 887 0094 0223     		movs	r3, #2
 888 0096 0493     		str	r3, [sp, #16]
 392:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 889              		.loc 1 392 5 is_stmt 1 view .LVU237
 393:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 890              		.loc 1 393 5 view .LVU238
 394:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 891              		.loc 1 394 5 view .LVU239
 394:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 892              		.loc 1 394 31 is_stmt 0 view .LVU240
 893 0098 0A23     		movs	r3, #10
 894 009a 0793     		str	r3, [sp, #28]
 395:Core/Src/stm32g4xx_hal_msp.c **** 
 895              		.loc 1 395 5 is_stmt 1 view .LVU241
 896 009c 03A9     		add	r1, sp, #12
 897 009e 4FF09040 		mov	r0, #1207959552
 898              	.LVL43:
 395:Core/Src/stm32g4xx_hal_msp.c **** 
 899              		.loc 1 395 5 is_stmt 0 view .LVU242
 900 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 901              	.LVL44:
 902              		.loc 1 402 1 view .LVU243
 903 00a6 BAE7     		b	.L56
 904              	.L63:
 905              		.align	2
 906              	.L62:
 907 00a8 002C0140 		.word	1073818624
 908 00ac 00100240 		.word	1073876992
 909 00b0 00040048 		.word	1207960576
 910              		.cfi_endproc
 911              	.LFE336:
 913              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 914              		.align	1
 915              		.global	HAL_TIM_Base_MspDeInit
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 920              	HAL_TIM_Base_MspDeInit:
 921              	.LVL45:
 922              	.LFB337:
 403:Core/Src/stm32g4xx_hal_msp.c **** /**
 404:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 405:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 406:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 407:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 408:Core/Src/stm32g4xx_hal_msp.c **** */
 409:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 410:Core/Src/stm32g4xx_hal_msp.c **** {
 923              		.loc 1 410 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 411:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 928              		.loc 1 411 3 view .LVU245
ARM GAS  /tmp/ccPBLK0x.s 			page 27


 929              		.loc 1 411 15 is_stmt 0 view .LVU246
 930 0000 0368     		ldr	r3, [r0]
 931              		.loc 1 411 5 view .LVU247
 932 0002 0F4A     		ldr	r2, .L71
 933 0004 9342     		cmp	r3, r2
 934 0006 06D0     		beq	.L68
 412:Core/Src/stm32g4xx_hal_msp.c ****   {
 413:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 414:Core/Src/stm32g4xx_hal_msp.c **** 
 415:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 416:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 417:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 418:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 419:Core/Src/stm32g4xx_hal_msp.c **** 
 420:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 421:Core/Src/stm32g4xx_hal_msp.c ****   }
 422:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 935              		.loc 1 422 8 is_stmt 1 view .LVU248
 936              		.loc 1 422 10 is_stmt 0 view .LVU249
 937 0008 0E4A     		ldr	r2, .L71+4
 938 000a 9342     		cmp	r3, r2
 939 000c 0AD0     		beq	.L69
 423:Core/Src/stm32g4xx_hal_msp.c ****   {
 424:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 425:Core/Src/stm32g4xx_hal_msp.c **** 
 426:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 427:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 428:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 429:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 430:Core/Src/stm32g4xx_hal_msp.c **** 
 431:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 432:Core/Src/stm32g4xx_hal_msp.c ****   }
 433:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 940              		.loc 1 433 8 is_stmt 1 view .LVU250
 941              		.loc 1 433 10 is_stmt 0 view .LVU251
 942 000e 0E4A     		ldr	r2, .L71+8
 943 0010 9342     		cmp	r3, r2
 944 0012 0ED0     		beq	.L70
 945              	.L64:
 434:Core/Src/stm32g4xx_hal_msp.c ****   {
 435:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 436:Core/Src/stm32g4xx_hal_msp.c **** 
 437:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 438:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 439:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 440:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 441:Core/Src/stm32g4xx_hal_msp.c **** 
 442:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 443:Core/Src/stm32g4xx_hal_msp.c ****   }
 444:Core/Src/stm32g4xx_hal_msp.c **** 
 445:Core/Src/stm32g4xx_hal_msp.c **** }
 946              		.loc 1 445 1 view .LVU252
 947 0014 7047     		bx	lr
 948              	.L68:
 417:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 949              		.loc 1 417 5 is_stmt 1 view .LVU253
 950 0016 02F56442 		add	r2, r2, #58368
ARM GAS  /tmp/ccPBLK0x.s 			page 28


 951 001a 136E     		ldr	r3, [r2, #96]
 952 001c 23F40063 		bic	r3, r3, #2048
 953 0020 1366     		str	r3, [r2, #96]
 954 0022 7047     		bx	lr
 955              	.L69:
 428:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 956              		.loc 1 428 5 view .LVU254
 957 0024 02F54C42 		add	r2, r2, #52224
 958 0028 136E     		ldr	r3, [r2, #96]
 959 002a 23F40033 		bic	r3, r3, #131072
 960 002e 1366     		str	r3, [r2, #96]
 961 0030 7047     		bx	lr
 962              	.L70:
 439:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 963              		.loc 1 439 5 view .LVU255
 964 0032 02F54842 		add	r2, r2, #51200
 965 0036 136E     		ldr	r3, [r2, #96]
 966 0038 23F48023 		bic	r3, r3, #262144
 967 003c 1366     		str	r3, [r2, #96]
 968              		.loc 1 445 1 is_stmt 0 view .LVU256
 969 003e E9E7     		b	.L64
 970              	.L72:
 971              		.align	2
 972              	.L71:
 973 0040 002C0140 		.word	1073818624
 974 0044 00440140 		.word	1073824768
 975 0048 00480140 		.word	1073825792
 976              		.cfi_endproc
 977              	.LFE337:
 979              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 980              		.align	1
 981              		.global	HAL_TIM_PWM_MspDeInit
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 986              	HAL_TIM_PWM_MspDeInit:
 987              	.LVL46:
 988              	.LFB338:
 446:Core/Src/stm32g4xx_hal_msp.c **** 
 447:Core/Src/stm32g4xx_hal_msp.c **** /**
 448:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 449:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 450:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 451:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 452:Core/Src/stm32g4xx_hal_msp.c **** */
 453:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 454:Core/Src/stm32g4xx_hal_msp.c **** {
 989              		.loc 1 454 1 is_stmt 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993              		@ link register save eliminated.
 455:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 994              		.loc 1 455 3 view .LVU258
 995              		.loc 1 455 14 is_stmt 0 view .LVU259
 996 0000 0368     		ldr	r3, [r0]
 997              		.loc 1 455 5 view .LVU260
ARM GAS  /tmp/ccPBLK0x.s 			page 29


 998 0002 B3F1804F 		cmp	r3, #1073741824
 999 0006 00D0     		beq	.L75
 1000              	.L73:
 456:Core/Src/stm32g4xx_hal_msp.c ****   {
 457:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 458:Core/Src/stm32g4xx_hal_msp.c **** 
 459:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 460:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 461:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 462:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 463:Core/Src/stm32g4xx_hal_msp.c **** 
 464:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 465:Core/Src/stm32g4xx_hal_msp.c ****   }
 466:Core/Src/stm32g4xx_hal_msp.c **** 
 467:Core/Src/stm32g4xx_hal_msp.c **** }
 1001              		.loc 1 467 1 view .LVU261
 1002 0008 7047     		bx	lr
 1003              	.L75:
 461:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1004              		.loc 1 461 5 is_stmt 1 view .LVU262
 1005 000a 034A     		ldr	r2, .L76
 1006 000c 936D     		ldr	r3, [r2, #88]
 1007 000e 23F00103 		bic	r3, r3, #1
 1008 0012 9365     		str	r3, [r2, #88]
 1009              		.loc 1 467 1 is_stmt 0 view .LVU263
 1010 0014 F8E7     		b	.L73
 1011              	.L77:
 1012 0016 00BF     		.align	2
 1013              	.L76:
 1014 0018 00100240 		.word	1073876992
 1015              		.cfi_endproc
 1016              	.LFE338:
 1018              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1019              		.align	1
 1020              		.global	HAL_UART_MspInit
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1025              	HAL_UART_MspInit:
 1026              	.LVL47:
 1027              	.LFB339:
 468:Core/Src/stm32g4xx_hal_msp.c **** 
 469:Core/Src/stm32g4xx_hal_msp.c **** /**
 470:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP Initialization
 471:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 472:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 473:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 474:Core/Src/stm32g4xx_hal_msp.c **** */
 475:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 476:Core/Src/stm32g4xx_hal_msp.c **** {
 1028              		.loc 1 476 1 is_stmt 1 view -0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 32
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032              		.loc 1 476 1 is_stmt 0 view .LVU265
 1033 0000 00B5     		push	{lr}
 1034              	.LCFI22:
ARM GAS  /tmp/ccPBLK0x.s 			page 30


 1035              		.cfi_def_cfa_offset 4
 1036              		.cfi_offset 14, -4
 1037 0002 89B0     		sub	sp, sp, #36
 1038              	.LCFI23:
 1039              		.cfi_def_cfa_offset 40
 477:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1040              		.loc 1 477 3 is_stmt 1 view .LVU266
 1041              		.loc 1 477 20 is_stmt 0 view .LVU267
 1042 0004 0023     		movs	r3, #0
 1043 0006 0393     		str	r3, [sp, #12]
 1044 0008 0493     		str	r3, [sp, #16]
 1045 000a 0593     		str	r3, [sp, #20]
 1046 000c 0693     		str	r3, [sp, #24]
 1047 000e 0793     		str	r3, [sp, #28]
 478:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1048              		.loc 1 478 3 is_stmt 1 view .LVU268
 1049              		.loc 1 478 11 is_stmt 0 view .LVU269
 1050 0010 0268     		ldr	r2, [r0]
 1051              		.loc 1 478 5 view .LVU270
 1052 0012 124B     		ldr	r3, .L82
 1053 0014 9A42     		cmp	r2, r3
 1054 0016 02D0     		beq	.L81
 1055              	.LVL48:
 1056              	.L78:
 479:Core/Src/stm32g4xx_hal_msp.c ****   {
 480:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 481:Core/Src/stm32g4xx_hal_msp.c **** 
 482:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 483:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 484:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 485:Core/Src/stm32g4xx_hal_msp.c **** 
 486:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 487:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 488:Core/Src/stm32g4xx_hal_msp.c ****     PB6     ------> USART1_TX
 489:Core/Src/stm32g4xx_hal_msp.c ****     PB7     ------> USART1_RX
 490:Core/Src/stm32g4xx_hal_msp.c ****     */
 491:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 492:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 494:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 495:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 496:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 497:Core/Src/stm32g4xx_hal_msp.c **** 
 498:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 499:Core/Src/stm32g4xx_hal_msp.c **** 
 500:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 501:Core/Src/stm32g4xx_hal_msp.c ****   }
 502:Core/Src/stm32g4xx_hal_msp.c **** 
 503:Core/Src/stm32g4xx_hal_msp.c **** }
 1057              		.loc 1 503 1 view .LVU271
 1058 0018 09B0     		add	sp, sp, #36
 1059              	.LCFI24:
 1060              		.cfi_remember_state
 1061              		.cfi_def_cfa_offset 4
 1062              		@ sp needed
 1063 001a 5DF804FB 		ldr	pc, [sp], #4
 1064              	.LVL49:
ARM GAS  /tmp/ccPBLK0x.s 			page 31


 1065              	.L81:
 1066              	.LCFI25:
 1067              		.cfi_restore_state
 484:Core/Src/stm32g4xx_hal_msp.c **** 
 1068              		.loc 1 484 5 is_stmt 1 view .LVU272
 1069              	.LBB17:
 484:Core/Src/stm32g4xx_hal_msp.c **** 
 1070              		.loc 1 484 5 view .LVU273
 484:Core/Src/stm32g4xx_hal_msp.c **** 
 1071              		.loc 1 484 5 view .LVU274
 1072 001e 03F55843 		add	r3, r3, #55296
 1073 0022 1A6E     		ldr	r2, [r3, #96]
 1074 0024 42F48042 		orr	r2, r2, #16384
 1075 0028 1A66     		str	r2, [r3, #96]
 484:Core/Src/stm32g4xx_hal_msp.c **** 
 1076              		.loc 1 484 5 view .LVU275
 1077 002a 1A6E     		ldr	r2, [r3, #96]
 1078 002c 02F48042 		and	r2, r2, #16384
 1079 0030 0192     		str	r2, [sp, #4]
 484:Core/Src/stm32g4xx_hal_msp.c **** 
 1080              		.loc 1 484 5 view .LVU276
 1081 0032 019A     		ldr	r2, [sp, #4]
 1082              	.LBE17:
 484:Core/Src/stm32g4xx_hal_msp.c **** 
 1083              		.loc 1 484 5 view .LVU277
 486:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1084              		.loc 1 486 5 view .LVU278
 1085              	.LBB18:
 486:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1086              		.loc 1 486 5 view .LVU279
 486:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1087              		.loc 1 486 5 view .LVU280
 1088 0034 DA6C     		ldr	r2, [r3, #76]
 1089 0036 42F00202 		orr	r2, r2, #2
 1090 003a DA64     		str	r2, [r3, #76]
 486:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1091              		.loc 1 486 5 view .LVU281
 1092 003c DB6C     		ldr	r3, [r3, #76]
 1093 003e 03F00203 		and	r3, r3, #2
 1094 0042 0293     		str	r3, [sp, #8]
 486:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1095              		.loc 1 486 5 view .LVU282
 1096 0044 029B     		ldr	r3, [sp, #8]
 1097              	.LBE18:
 486:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1098              		.loc 1 486 5 view .LVU283
 491:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1099              		.loc 1 491 5 view .LVU284
 491:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1100              		.loc 1 491 25 is_stmt 0 view .LVU285
 1101 0046 C023     		movs	r3, #192
 1102 0048 0393     		str	r3, [sp, #12]
 492:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1103              		.loc 1 492 5 is_stmt 1 view .LVU286
 492:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1104              		.loc 1 492 26 is_stmt 0 view .LVU287
 1105 004a 0223     		movs	r3, #2
ARM GAS  /tmp/ccPBLK0x.s 			page 32


 1106 004c 0493     		str	r3, [sp, #16]
 493:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1107              		.loc 1 493 5 is_stmt 1 view .LVU288
 494:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1108              		.loc 1 494 5 view .LVU289
 495:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1109              		.loc 1 495 5 view .LVU290
 495:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1110              		.loc 1 495 31 is_stmt 0 view .LVU291
 1111 004e 0723     		movs	r3, #7
 1112 0050 0793     		str	r3, [sp, #28]
 496:Core/Src/stm32g4xx_hal_msp.c **** 
 1113              		.loc 1 496 5 is_stmt 1 view .LVU292
 1114 0052 03A9     		add	r1, sp, #12
 1115 0054 0248     		ldr	r0, .L82+4
 1116              	.LVL50:
 496:Core/Src/stm32g4xx_hal_msp.c **** 
 1117              		.loc 1 496 5 is_stmt 0 view .LVU293
 1118 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 1119              	.LVL51:
 1120              		.loc 1 503 1 view .LVU294
 1121 005a DDE7     		b	.L78
 1122              	.L83:
 1123              		.align	2
 1124              	.L82:
 1125 005c 00380140 		.word	1073821696
 1126 0060 00040048 		.word	1207960576
 1127              		.cfi_endproc
 1128              	.LFE339:
 1130              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1131              		.align	1
 1132              		.global	HAL_UART_MspDeInit
 1133              		.syntax unified
 1134              		.thumb
 1135              		.thumb_func
 1137              	HAL_UART_MspDeInit:
 1138              	.LVL52:
 1139              	.LFB340:
 504:Core/Src/stm32g4xx_hal_msp.c **** 
 505:Core/Src/stm32g4xx_hal_msp.c **** /**
 506:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 507:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 508:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 509:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 510:Core/Src/stm32g4xx_hal_msp.c **** */
 511:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 512:Core/Src/stm32g4xx_hal_msp.c **** {
 1140              		.loc 1 512 1 is_stmt 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 0
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 1144              		.loc 1 512 1 is_stmt 0 view .LVU296
 1145 0000 08B5     		push	{r3, lr}
 1146              	.LCFI26:
 1147              		.cfi_def_cfa_offset 8
 1148              		.cfi_offset 3, -8
 1149              		.cfi_offset 14, -4
ARM GAS  /tmp/ccPBLK0x.s 			page 33


 513:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1150              		.loc 1 513 3 is_stmt 1 view .LVU297
 1151              		.loc 1 513 11 is_stmt 0 view .LVU298
 1152 0002 0268     		ldr	r2, [r0]
 1153              		.loc 1 513 5 view .LVU299
 1154 0004 064B     		ldr	r3, .L88
 1155 0006 9A42     		cmp	r2, r3
 1156 0008 00D0     		beq	.L87
 1157              	.LVL53:
 1158              	.L84:
 514:Core/Src/stm32g4xx_hal_msp.c ****   {
 515:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 516:Core/Src/stm32g4xx_hal_msp.c **** 
 517:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 518:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 519:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 520:Core/Src/stm32g4xx_hal_msp.c **** 
 521:Core/Src/stm32g4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 522:Core/Src/stm32g4xx_hal_msp.c ****     PB6     ------> USART1_TX
 523:Core/Src/stm32g4xx_hal_msp.c ****     PB7     ------> USART1_RX
 524:Core/Src/stm32g4xx_hal_msp.c ****     */
 525:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 526:Core/Src/stm32g4xx_hal_msp.c **** 
 527:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 528:Core/Src/stm32g4xx_hal_msp.c **** 
 529:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 530:Core/Src/stm32g4xx_hal_msp.c ****   }
 531:Core/Src/stm32g4xx_hal_msp.c **** 
 532:Core/Src/stm32g4xx_hal_msp.c **** }
 1159              		.loc 1 532 1 view .LVU300
 1160 000a 08BD     		pop	{r3, pc}
 1161              	.LVL54:
 1162              	.L87:
 519:Core/Src/stm32g4xx_hal_msp.c **** 
 1163              		.loc 1 519 5 is_stmt 1 view .LVU301
 1164 000c 054A     		ldr	r2, .L88+4
 1165 000e 136E     		ldr	r3, [r2, #96]
 1166 0010 23F48043 		bic	r3, r3, #16384
 1167 0014 1366     		str	r3, [r2, #96]
 525:Core/Src/stm32g4xx_hal_msp.c **** 
 1168              		.loc 1 525 5 view .LVU302
 1169 0016 C021     		movs	r1, #192
 1170 0018 0348     		ldr	r0, .L88+8
 1171              	.LVL55:
 525:Core/Src/stm32g4xx_hal_msp.c **** 
 1172              		.loc 1 525 5 is_stmt 0 view .LVU303
 1173 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1174              	.LVL56:
 1175              		.loc 1 532 1 view .LVU304
 1176 001e F4E7     		b	.L84
 1177              	.L89:
 1178              		.align	2
 1179              	.L88:
 1180 0020 00380140 		.word	1073821696
 1181 0024 00100240 		.word	1073876992
 1182 0028 00040048 		.word	1207960576
 1183              		.cfi_endproc
ARM GAS  /tmp/ccPBLK0x.s 			page 34


 1184              	.LFE340:
 1186              		.section	.bss.HAL_RCC_ADC12_CLK_ENABLED,"aw",%nobits
 1187              		.align	2
 1188              		.set	.LANCHOR0,. + 0
 1191              	HAL_RCC_ADC12_CLK_ENABLED:
 1192 0000 00000000 		.space	4
 1193              		.text
 1194              	.Letext0:
 1195              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 1196              		.file 3 "/home/alejopm/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 1197              		.file 4 "/home/alejopm/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 1198              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1199              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1200              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1201              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1202              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 1203              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 1204              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1205              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 1206              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 1207              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
ARM GAS  /tmp/ccPBLK0x.s 			page 35


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
     /tmp/ccPBLK0x.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccPBLK0x.s:83     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccPBLK0x.s:88     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:94     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccPBLK0x.s:271    .text.HAL_ADC_MspInit:00000000000000b8 $d
     /tmp/ccPBLK0x.s:279    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:285    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccPBLK0x.s:367    .text.HAL_ADC_MspDeInit:0000000000000054 $d
     /tmp/ccPBLK0x.s:374    .text.HAL_FDCAN_MspInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:380    .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
     /tmp/ccPBLK0x.s:503    .text.HAL_FDCAN_MspInit:0000000000000084 $d
     /tmp/ccPBLK0x.s:508    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:514    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
     /tmp/ccPBLK0x.s:565    .text.HAL_FDCAN_MspDeInit:0000000000000030 $d
     /tmp/ccPBLK0x.s:571    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:577    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccPBLK0x.s:674    .text.HAL_TIM_Base_MspInit:000000000000005c $d
     /tmp/ccPBLK0x.s:682    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:688    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccPBLK0x.s:734    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:740    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccPBLK0x.s:907    .text.HAL_TIM_MspPostInit:00000000000000a8 $d
     /tmp/ccPBLK0x.s:914    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:920    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccPBLK0x.s:973    .text.HAL_TIM_Base_MspDeInit:0000000000000040 $d
     /tmp/ccPBLK0x.s:980    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:986    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccPBLK0x.s:1014   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/ccPBLK0x.s:1019   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:1025   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccPBLK0x.s:1125   .text.HAL_UART_MspInit:000000000000005c $d
     /tmp/ccPBLK0x.s:1131   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccPBLK0x.s:1137   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccPBLK0x.s:1180   .text.HAL_UART_MspDeInit:0000000000000020 $d
     /tmp/ccPBLK0x.s:1187   .bss.HAL_RCC_ADC12_CLK_ENABLED:0000000000000000 $d
     /tmp/ccPBLK0x.s:1191   .bss.HAL_RCC_ADC12_CLK_ENABLED:0000000000000000 HAL_RCC_ADC12_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_PWREx_DisableUCPDDeadBattery
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
