// Seed: 1265947770
module module_0 #(
    parameter id_12 = 32'd38
) (
    input supply1 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    output wire id_5
);
  wire id_7;
  ;
  logic [7:0]
      id_8,
      id_9,
      id_10,
      id_11,
      _id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  assign module_1.id_12 = 0;
  tri0 id_32 = 1;
  assign id_21[id_12 : 1] = id_16 ? 1'b0 : id_20;
  wire id_33;
  ;
  wire id_34;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply0 id_11,
    output wand id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output wand id_17,
    output supply0 id_18,
    input supply1 id_19,
    output tri1 id_20,
    input tri1 id_21,
    output tri0 id_22,
    input supply1 id_23,
    input tri id_24,
    inout supply0 id_25,
    input tri0 id_26
    , id_44,
    output wire id_27,
    input wor id_28,
    input wire id_29,
    input wand id_30,
    input tri0 id_31,
    input tri1 id_32,
    input tri id_33,
    output supply1 id_34,
    input tri id_35,
    input wor id_36,
    input wand id_37,
    output supply1 id_38,
    output wand id_39,
    input wor id_40,
    output wire id_41,
    input supply0 id_42
);
  logic id_45;
  ;
  logic id_46 = id_4++;
  module_0 modCall_1 (
      id_14,
      id_23,
      id_37,
      id_16,
      id_17,
      id_18
  );
endmodule
