Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun Feb 10 20:42:30 2019
| Host             : fabricant running 64-bit Linux Mint 18 Sarah
| Command          : report_power -file flute_wrapper_power_routed.rpt -pb flute_wrapper_power_summary_routed.pb -rpx flute_wrapper_power_routed.rpx
| Design           : flute_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.597        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.457        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.6         |
| Junction Temperature (C) | 43.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |        7 |       --- |             --- |
| Slice Logic              |     0.013 |    33162 |       --- |             --- |
|   LUT as Logic           |     0.012 |    17054 |     53200 |           32.06 |
|   CARRY4                 |    <0.001 |      955 |     13300 |            7.18 |
|   Register               |    <0.001 |    10531 |    106400 |            9.90 |
|   LUT as Distributed RAM |    <0.001 |      136 |     17400 |            0.78 |
|   F7/F8 Muxes            |    <0.001 |      273 |     53200 |            0.51 |
|   LUT as Shift Register  |    <0.001 |      255 |     17400 |            1.47 |
|   Others                 |     0.000 |      647 |       --- |             --- |
| Signals                  |     0.023 |    29192 |       --- |             --- |
| Block RAM                |     0.012 |       22 |       140 |           15.71 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.024 |       60 |       220 |           27.27 |
| I/O                      |     0.000 |        4 |       125 |            3.20 |
| PS7                      |     1.262 |        1 |       --- |             --- |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     1.597 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.105 |       0.090 |      0.015 |
| Vccaux    |       1.800 |     0.073 |       0.058 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.682 |       0.653 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                                                | Constraint (ns) |
+----------------------------------+---------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                       | flute_i/processing_system7_0/inst/FCLK_CLK0                                           |            20.0 |
| clk_fpga_0                       | flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                              |            20.0 |
| clk_fpga_1                       | flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                              |            20.0 |
| clk_out1_flute_subprocessorClk_0 | flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0 |            20.0 |
| clkfbout_flute_subprocessorClk_0 | flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_flute_subprocessorClk_0 |            20.0 |
+----------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| flute_wrapper                                                                     |     1.457 |
|   flute_i                                                                         |     1.457 |
|     irqAxiInterconnect                                                            |     0.003 |
|       s00_couplers                                                                |     0.002 |
|         auto_pc                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.002 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       s01_couplers                                                                |    <0.001 |
|         auto_cc                                                                   |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                       |    <0.001 |
|               handshake                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                       |    <0.001 |
|               handshake                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                        |    <0.001 |
|               handshake                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                        |    <0.001 |
|               handshake                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                        |    <0.001 |
|               handshake                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                      |    <0.001 |
|         auto_ds                                                                   |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                  |    <0.001 |
|       xbar                                                                        |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                |    <0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     irqConcat                                                                     |     0.000 |
|     orcaLmbProcessor                                                              |     0.078 |
|       flute3_0                                                                    |     0.063 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_0_5                                   |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_12_17                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_18_23                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_24_29                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_30_35                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_36_41                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_42_47                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_48_53                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_54_59                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_60_63                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r1_0_31_6_11                                  |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_0_5                                   |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_12_17                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_18_23                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_24_29                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_30_35                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_36_41                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_42_47                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_48_53                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_54_59                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_60_63                                 |    <0.001 |
|         gpr_regfile/regfile/arr_reg_r3_0_31_6_11                                  |    <0.001 |
|         inst                                                                      |     0.062 |
|           cpu                                                                     |     0.062 |
|             csr_regfile                                                           |     0.003 |
|               csr_mie                                                             |    <0.001 |
|               csr_mip                                                             |    <0.001 |
|               f_reset_rsps                                                        |    <0.001 |
|             f_reset_reqs                                                          |    <0.001 |
|             f_reset_rsps                                                          |    <0.001 |
|             gpr_regfile                                                           |    <0.001 |
|               f_reset_rsps                                                        |    <0.001 |
|             near_mem                                                              |     0.012 |
|               dcache                                                              |     0.009 |
|                 f_near_mem_io_reqs                                                |    <0.001 |
|                 f_near_mem_io_rsps                                                |    <0.001 |
|                 f_reset_reqs                                                      |     0.004 |
|                 f_reset_rsps                                                      |    <0.001 |
|                 ram_state_and_ctag_cset                                           |    <0.001 |
|                 ram_word64_set                                                    |    <0.001 |
|               f_reset_rsps                                                        |    <0.001 |
|               icache                                                              |     0.001 |
|                 f_near_mem_io_reqs                                                |    <0.001 |
|                 f_reset_reqs                                                      |    <0.001 |
|                 f_reset_rsps                                                      |    <0.001 |
|                 ram_state_and_ctag_cset                                           |    <0.001 |
|                 ram_word64_set                                                    |    <0.001 |
|               near_mem_io                                                         |     0.002 |
|                 f_reqs                                                            |    <0.001 |
|                 f_reset_reqs                                                      |    <0.001 |
|                 f_reset_rsps                                                      |    <0.001 |
|                 f_rsps                                                            |    <0.001 |
|                 f_sw_interrupt_req                                                |    <0.001 |
|                 f_timer_interrupt_req                                             |    <0.001 |
|             stage1_f_reset_reqs                                                   |    <0.001 |
|             stage1_f_reset_rsps                                                   |    <0.001 |
|             stage2_f_reset_reqs                                                   |    <0.001 |
|             stage2_f_reset_rsps                                                   |    <0.001 |
|             stage2_mbox                                                           |     0.044 |
|             stage3_f_reset_reqs                                                   |    <0.001 |
|             stage3_f_reset_rsps                                                   |    <0.001 |
|             stageD_f_reset_reqs                                                   |    <0.001 |
|             stageD_f_reset_rsps                                                   |    <0.001 |
|             stageF_branch_predictor                                               |     0.001 |
|               bramcore2                                                           |     0.001 |
|             stageF_f_reset_reqs                                                   |    <0.001 |
|             stageF_f_reset_rsps                                                   |    <0.001 |
|           f_reset_reqs                                                            |    <0.001 |
|           f_reset_rsps                                                            |    <0.001 |
|       procBramController                                                          |    <0.001 |
|         U0                                                                        |    <0.001 |
|           gext_inst.abcv4_0_ext_inst                                              |    <0.001 |
|             GEN_AXI4.I_FULL_AXI                                                   |    <0.001 |
|               GEN_ARB.I_SNG_PORT                                                  |    <0.001 |
|               I_RD_CHNL                                                           |    <0.001 |
|                 I_WRAP_BRST                                                       |    <0.001 |
|               I_WR_CHNL                                                           |    <0.001 |
|                 BID_FIFO                                                          |    <0.001 |
|                 I_WRAP_BRST                                                       |     0.000 |
|       procProtocolConv                                                            |     0.000 |
|         inst                                                                      |     0.000 |
|       procXbar                                                                    |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                |    <0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|       psBramController                                                            |     0.001 |
|         U0                                                                        |     0.001 |
|           gext_inst.abcv4_0_ext_inst                                              |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                                   |     0.001 |
|               GEN_ARB.I_SNG_PORT                                                  |    <0.001 |
|               I_RD_CHNL                                                           |    <0.001 |
|                 I_WRAP_BRST                                                       |    <0.001 |
|               I_WR_CHNL                                                           |    <0.001 |
|                 BID_FIFO                                                          |    <0.001 |
|                 I_WRAP_BRST                                                       |    <0.001 |
|       psClockConv                                                                 |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.ar_handshake                         |    <0.001 |
|             handshake                                                             |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                        |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                        |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.aw_handshake                         |    <0.001 |
|             handshake                                                             |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                        |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                        |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.b_handshake                          |    <0.001 |
|             handshake                                                             |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                        |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                        |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.r_handshake                          |    <0.001 |
|             handshake                                                             |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                        |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                        |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.w_handshake                          |    <0.001 |
|             handshake                                                             |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                        |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                        |    <0.001 |
|       psCrossbar                                                                  |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_samd.crossbar_samd                                                  |    <0.001 |
|             addr_arbiter_ar                                                       |    <0.001 |
|             addr_arbiter_aw                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                    |    <0.001 |
|             splitter_aw_mi                                                        |    <0.001 |
|       psProtocolConv                                                              |     0.001 |
|         inst                                                                      |     0.001 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.001 |
|             RD.ar_channel_0                                                       |    <0.001 |
|               ar_cmd_fsm_0                                                        |    <0.001 |
|               cmd_translator_0                                                    |    <0.001 |
|                 incr_cmd_0                                                        |    <0.001 |
|                 wrap_cmd_0                                                        |    <0.001 |
|             RD.r_channel_0                                                        |    <0.001 |
|               rd_data_fifo_0                                                      |    <0.001 |
|               transaction_fifo_0                                                  |    <0.001 |
|             SI_REG                                                                |    <0.001 |
|               ar.ar_pipe                                                          |    <0.001 |
|               aw.aw_pipe                                                          |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             WR.aw_channel_0                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                        |    <0.001 |
|               cmd_translator_0                                                    |    <0.001 |
|                 incr_cmd_0                                                        |    <0.001 |
|                 wrap_cmd_0                                                        |    <0.001 |
|             WR.b_channel_0                                                        |    <0.001 |
|               bid_fifo_0                                                          |    <0.001 |
|               bresp_fifo_0                                                        |    <0.001 |
|       riscvBram                                                                   |     0.010 |
|         U0                                                                        |     0.010 |
|           inst_blk_mem_gen                                                        |     0.010 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.010 |
|               valid.cstr                                                          |     0.010 |
|                 ramloop[0].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[10].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[11].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[12].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[13].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[14].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[15].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[2].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[3].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[4].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[5].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[6].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[7].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[8].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[9].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|       riscvReset                                                                  |    <0.001 |
|         U0                                                                        |    <0.001 |
|           EXT_LPF                                                                 |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|           SEQ                                                                     |    <0.001 |
|             SEQ_COUNTER                                                           |    <0.001 |
|     porReset                                                                      |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     processing_system7_0                                                          |     1.263 |
|       inst                                                                        |     1.263 |
|     psAxiInterconnect                                                             |     0.006 |
|       m00_couplers                                                                |     0.004 |
|         auto_ds                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |     0.002 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                |    <0.001 |
|                                 RAM_reg_0_31_24_25                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_READ.read_data_inst                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_6_8                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                |    <0.001 |
|                                 RAM_reg_0_31_24_25                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_pc                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.002 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       s00_couplers                                                                |     0.002 |
|         auto_pc                                                                   |     0.000 |
|           inst                                                                    |     0.000 |
|         auto_us                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|                 gen_id_queue.id_queue                                             |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|                 gen_id_queue.id_queue                                             |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       xbar                                                                        |     0.001 |
|         inst                                                                      |     0.001 |
|           gen_samd.crossbar_samd                                                  |     0.001 |
|             addr_arbiter_ar                                                       |    <0.001 |
|             addr_arbiter_aw                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                    |    <0.001 |
|             splitter_aw_mi                                                        |    <0.001 |
|     psInterruptController                                                         |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         INTC_CORE_I                                                               |    <0.001 |
|     resetSlice                                                                    |     0.000 |
|     subprocessorClk                                                               |     0.108 |
|       inst                                                                        |     0.108 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         CLK_CORE_DRP_I                                                            |     0.107 |
|           clk_inst                                                                |     0.105 |
|           mmcm_drp_inst                                                           |    <0.001 |
|         SOFT_RESET_I                                                              |    <0.001 |
+-----------------------------------------------------------------------------------+-----------+


