# RISCV32I_pipelined_processor
This repository contains a system verilog implementation of risc v pipelined processor with MEMCOPY and MUL additional instructions
