-- generated by newgenasym Tue Aug 10 11:05:03 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \thd 12-1211\ is
    port (    
	\+vin1\:   INOUT  STD_LOGIC;    
	\+vin2\:   INOUT  STD_LOGIC;    
	\+vout\:   INOUT  STD_LOGIC;    
	\-vin1\:   INOUT  STD_LOGIC;    
	\-vin2\:   INOUT  STD_LOGIC;    
	\-vout\:   INOUT  STD_LOGIC;    
	EN:        INOUT  STD_LOGIC;    
	\n.c1\:    INOUT  STD_LOGIC;    
	\n.c2\:    INOUT  STD_LOGIC);
end \thd 12-1211\;
