Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 13 11:24:41 2024
| Host         : CDF-J5WCG42 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CmodA735T_Demo_control_sets_placed.rpt
| Design       : CmodA735T_Demo
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             202 |           45 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |            7 |
| Yes          | No                    | Yes                    |             702 |          215 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |                            Enable Signal                            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/FSM_sequential_rxState_reg[2]_i_1_n_0 | btn_IBUF[0]      |                1 |              3 |         3.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/reg_addr[3]_i_1_n_0                         | btn_IBUF[0]      |                2 |              4 |         2.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/reg_addr_r[3]_i_1_n_0                       | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/reg_data[3]_i_1_n_0                         | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/rxCounter[6]_i_1_n_0                  | btn_IBUF[0]      |                6 |              7 |         1.17 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/txCounter[6]_i_1_n_0                  | btn_IBUF[0]      |                2 |              7 |         3.50 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/cmd_char[7]_i_1_n_0                         | btn_IBUF[0]      |                3 |              8 |         2.67 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/rxComplete                            | btn_IBUF[0]      |                1 |              8 |         8.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/data_o[7]_i_1_n_0                     | btn_IBUF[0]      |                3 |              8 |         2.67 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/rxShifter[7]_i_1_n_0                  | btn_IBUF[0]      |                2 |              8 |         4.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/pwm_b_inst/eqOp                                      | btn_IBUF[0]      |                4 |             12 |         3.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/pwm_g_inst/eqOp                                      | btn_IBUF[0]      |                5 |             12 |         2.40 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/pwm_r_inst/eqOp                                      | btn_IBUF[0]      |                5 |             12 |         2.40 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/txShifter[8]_i_1_n_0                  | btn_IBUF[0]      |                4 |             14 |         3.50 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/xacd_read_reg_reg[0][0]                     | btn_IBUF[0]      |                7 |             25 |         3.57 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/reg_data[31]_i_1_n_0                        | btn_IBUF[0]      |               10 |             28 |         2.80 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/UART0/E[0]                                  | btn_IBUF[0]      |               12 |             31 |         2.58 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/io_a_dout_r_reg[31][0]                      | btn_IBUF[0]      |               10 |             32 |         3.20 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/io_b_dout_r_reg[31][0]                      | btn_IBUF[0]      |                6 |             32 |         5.33 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/pmod_dout_r_reg[31][0]                      | btn_IBUF[0]      |                9 |             32 |         3.56 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/io_control_reg_reg[31][0]                   | btn_IBUF[0]      |               10 |             32 |         3.20 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/sram_ctrl_r_reg[0][0]                       | btn_IBUF[0]      |               14 |             32 |         2.29 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/sram_data_w_r_reg[31][0]                    | btn_IBUF[0]      |                9 |             32 |         3.56 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/xacd_write_reg_reg[31][0]                   | btn_IBUF[0]      |                7 |             32 |         4.57 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/reg_data_r[31]_i_1_n_0                      | btn_IBUF[0]      |                8 |             32 |         4.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/reg_datain_r[31]_i_1_n_0                    | btn_IBUF[0]      |               28 |             32 |         1.14 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/sram_address_r_reg_0__s_net_1               | btn_IBUF[0]      |                8 |             32 |         4.00 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/E[0]                                        | btn_IBUF[0]      |                6 |             32 |         5.33 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/dbg_reg10_r_reg[31][0]                      | btn_IBUF[0]      |                7 |             32 |         4.57 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/dbg_reg9_r_reg[31][0]                       | btn_IBUF[0]      |                6 |             32 |         5.33 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/areset_n                                    |                  |                7 |             36 |         5.14 |
|  MCM0/inst/clk_out1 | CmodA735T_inst/DBG_UART/tx_line_chars[115]_i_1_n_0                  | btn_IBUF[0]      |               18 |             91 |         5.06 |
|  MCM0/inst/clk_out1 |                                                                     | btn_IBUF[0]      |               45 |            202 |         4.49 |
+---------------------+---------------------------------------------------------------------+------------------+------------------+----------------+--------------+


