{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579479994027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579479994037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 19:26:33 2020 " "Processing started: Sun Jan 19 19:26:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579479994037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579479994037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending -c vending " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending -c vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579479994037 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1579479995218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trial_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trial_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending-arch " "Found design unit 1: vending-arch" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008702 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending " "Found entity 1: vending" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexToSevenSegment-arch " "Found design unit 1: hexToSevenSegment-arch" {  } { { "HEX_to_SS.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008711 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexToSevenSegment " "Found entity 1: hexToSevenSegment" {  } { { "HEX_to_SS.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocktick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockTick-arch " "Found design unit 1: clockTick-arch" {  } { { "clockTick.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008720 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockTick " "Found entity 1: clockTick" {  } { { "clockTick.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending " "Elaborating entity \"vending\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579480008809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(72) " "VHDL Process Statement warning at trial_2.vhd(72): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008812 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(86) " "VHDL Process Statement warning at trial_2.vhd(86): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008812 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(87) " "VHDL Process Statement warning at trial_2.vhd(87): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008812 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(87) " "VHDL Process Statement warning at trial_2.vhd(87): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(87) " "VHDL Process Statement warning at trial_2.vhd(87): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(88) " "VHDL Process Statement warning at trial_2.vhd(88): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(88) " "VHDL Process Statement warning at trial_2.vhd(88): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(88) " "VHDL Process Statement warning at trial_2.vhd(88): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(102) " "VHDL Process Statement warning at trial_2.vhd(102): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(121) " "VHDL Process Statement warning at trial_2.vhd(121): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(122) " "VHDL Process Statement warning at trial_2.vhd(122): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(122) " "VHDL Process Statement warning at trial_2.vhd(122): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(122) " "VHDL Process Statement warning at trial_2.vhd(122): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(123) " "VHDL Process Statement warning at trial_2.vhd(123): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(123) " "VHDL Process Statement warning at trial_2.vhd(123): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(123) " "VHDL Process Statement warning at trial_2.vhd(123): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(137) " "VHDL Process Statement warning at trial_2.vhd(137): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(161) " "VHDL Process Statement warning at trial_2.vhd(161): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(162) " "VHDL Process Statement warning at trial_2.vhd(162): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(162) " "VHDL Process Statement warning at trial_2.vhd(162): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(162) " "VHDL Process Statement warning at trial_2.vhd(162): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(163) " "VHDL Process Statement warning at trial_2.vhd(163): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(163) " "VHDL Process Statement warning at trial_2.vhd(163): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(163) " "VHDL Process Statement warning at trial_2.vhd(163): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(179) " "VHDL Process Statement warning at trial_2.vhd(179): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(209) " "VHDL Process Statement warning at trial_2.vhd(209): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(210) " "VHDL Process Statement warning at trial_2.vhd(210): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(210) " "VHDL Process Statement warning at trial_2.vhd(210): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(210) " "VHDL Process Statement warning at trial_2.vhd(210): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(211) " "VHDL Process Statement warning at trial_2.vhd(211): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(211) " "VHDL Process Statement warning at trial_2.vhd(211): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(211) " "VHDL Process Statement warning at trial_2.vhd(211): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(218) " "VHDL Process Statement warning at trial_2.vhd(218): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(248) " "VHDL Process Statement warning at trial_2.vhd(248): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(249) " "VHDL Process Statement warning at trial_2.vhd(249): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(249) " "VHDL Process Statement warning at trial_2.vhd(249): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(249) " "VHDL Process Statement warning at trial_2.vhd(249): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(250) " "VHDL Process Statement warning at trial_2.vhd(250): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(250) " "VHDL Process Statement warning at trial_2.vhd(250): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(250) " "VHDL Process Statement warning at trial_2.vhd(250): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(257) " "VHDL Process Statement warning at trial_2.vhd(257): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(286) " "VHDL Process Statement warning at trial_2.vhd(286): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(287) " "VHDL Process Statement warning at trial_2.vhd(287): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(287) " "VHDL Process Statement warning at trial_2.vhd(287): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(287) " "VHDL Process Statement warning at trial_2.vhd(287): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(288) " "VHDL Process Statement warning at trial_2.vhd(288): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(288) " "VHDL Process Statement warning at trial_2.vhd(288): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(288) " "VHDL Process Statement warning at trial_2.vhd(288): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(329) " "VHDL Process Statement warning at trial_2.vhd(329): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(330) " "VHDL Process Statement warning at trial_2.vhd(330): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(330) " "VHDL Process Statement warning at trial_2.vhd(330): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(330) " "VHDL Process Statement warning at trial_2.vhd(330): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(331) " "VHDL Process Statement warning at trial_2.vhd(331): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(331) " "VHDL Process Statement warning at trial_2.vhd(331): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(331) " "VHDL Process Statement warning at trial_2.vhd(331): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(332) " "VHDL Process Statement warning at trial_2.vhd(332): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(372) " "VHDL Process Statement warning at trial_2.vhd(372): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(373) " "VHDL Process Statement warning at trial_2.vhd(373): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(373) " "VHDL Process Statement warning at trial_2.vhd(373): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(373) " "VHDL Process Statement warning at trial_2.vhd(373): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(374) " "VHDL Process Statement warning at trial_2.vhd(374): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(374) " "VHDL Process Statement warning at trial_2.vhd(374): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(374) " "VHDL Process Statement warning at trial_2.vhd(374): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(375) " "VHDL Process Statement warning at trial_2.vhd(375): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(415) " "VHDL Process Statement warning at trial_2.vhd(415): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(416) " "VHDL Process Statement warning at trial_2.vhd(416): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(416) " "VHDL Process Statement warning at trial_2.vhd(416): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(416) " "VHDL Process Statement warning at trial_2.vhd(416): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(417) " "VHDL Process Statement warning at trial_2.vhd(417): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(417) " "VHDL Process Statement warning at trial_2.vhd(417): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(417) " "VHDL Process Statement warning at trial_2.vhd(417): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(418) " "VHDL Process Statement warning at trial_2.vhd(418): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(458) " "VHDL Process Statement warning at trial_2.vhd(458): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(459) " "VHDL Process Statement warning at trial_2.vhd(459): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(459) " "VHDL Process Statement warning at trial_2.vhd(459): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(459) " "VHDL Process Statement warning at trial_2.vhd(459): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(460) " "VHDL Process Statement warning at trial_2.vhd(460): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(460) " "VHDL Process Statement warning at trial_2.vhd(460): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(460) " "VHDL Process Statement warning at trial_2.vhd(460): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(461) " "VHDL Process Statement warning at trial_2.vhd(461): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(501) " "VHDL Process Statement warning at trial_2.vhd(501): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(502) " "VHDL Process Statement warning at trial_2.vhd(502): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(502) " "VHDL Process Statement warning at trial_2.vhd(502): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(502) " "VHDL Process Statement warning at trial_2.vhd(502): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(503) " "VHDL Process Statement warning at trial_2.vhd(503): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(503) " "VHDL Process Statement warning at trial_2.vhd(503): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(503) " "VHDL Process Statement warning at trial_2.vhd(503): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(504) " "VHDL Process Statement warning at trial_2.vhd(504): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decimal_reg trial_2.vhd(63) " "VHDL Process Statement warning at trial_2.vhd(63): inferring latch(es) for signal or variable \"decimal_reg\", which holds its previous value in one or more paths through the process" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579480008827 "|vending"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg trial_2.vhd(63) " "Inferred latch for \"decimal_reg\" at trial_2.vhd(63)" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008839 "|vending"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockTick clockTick:clk_div " "Elaborating entity \"clockTick\" for hierarchy \"clockTick:clk_div\"" {  } { { "trial_2.vhd" "clk_div" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579480008872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToSevenSegment hexToSevenSegment:SS5 " "Elaborating entity \"hexToSevenSegment\" for hierarchy \"hexToSevenSegment:SS5\"" {  } { { "trial_2.vhd" "SS5" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579480008877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_reg " "Latch decimal_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vend_state_reg.zeroD " "Ports D and ENA on the latch are fed by the same signal vend_state_reg.zeroD" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579480009620 ""}  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579480009620 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579480009769 "|vending|HEX5[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579480009769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579480009862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579480010300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579480010300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579480010364 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579480010364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579480010364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579480010364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579480010385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 19:26:50 2020 " "Processing ended: Sun Jan 19 19:26:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579480010385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579480010385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579480010385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480010385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1579480012653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579480012663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 19:26:51 2020 " "Processing started: Sun Jan 19 19:26:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579480012663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579480012663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vending -c vending " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vending -c vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579480012663 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1579480012972 ""}
{ "Info" "0" "" "Project  = vending" {  } {  } 0 0 "Project  = vending" 0 0 "Fitter" 0 0 1579480012972 ""}
{ "Info" "0" "" "Revision = vending" {  } {  } 0 0 "Revision = vending" 0 0 "Fitter" 0 0 1579480012972 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1579480013149 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vending 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"vending\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579480013162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579480013220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579480013220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579480013654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1579480013694 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1579480014263 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1579480019532 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 26 global CLKCTRL_G6 " "clock_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1579480019681 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1579480019681 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579480019682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579480019686 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579480019687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579480019688 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579480019688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579480019688 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579480019689 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1579480020656 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vending.sdc " "Synopsys Design Constraints File file not found: 'vending.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1579480020657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1579480020658 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1579480020661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1579480020662 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1579480020663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579480020688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1579480020688 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579480020688 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579480020815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579480023540 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1579480023855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579480024795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579480025524 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579480026543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579480026543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579480028490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1579480031431 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579480031431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1579480033144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579480033144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579480033150 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1579480035297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579480035319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579480035881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579480035881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579480036469 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579480040688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/output_files/vending.fit.smsg " "Generated suppressed messages file C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/output_files/vending.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579480041007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6179 " "Peak virtual memory: 6179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579480041613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 19:27:21 2020 " "Processing ended: Sun Jan 19 19:27:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579480041613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579480041613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579480041613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579480041613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579480043656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579480043667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 19:27:23 2020 " "Processing started: Sun Jan 19 19:27:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579480043667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579480043667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vending -c vending " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vending -c vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579480043667 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579480048628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579480048904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 19:27:28 2020 " "Processing ended: Sun Jan 19 19:27:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579480048904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579480048904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579480048904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579480048904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579480049583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579480050777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579480050787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 19:27:30 2020 " "Processing started: Sun Jan 19 19:27:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579480050787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480050787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vending -c vending " "Command: quartus_sta vending -c vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480050787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1579480051100 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480052544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480052600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480052600 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vending.sdc " "Synopsys Design Constraints File file not found: 'vending.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053039 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579480053040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockTick:clk_div\|clkPulse clockTick:clk_div\|clkPulse " "create_clock -period 1.000 -name clockTick:clk_div\|clkPulse clockTick:clk_div\|clkPulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579480053040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name add_five add_five " "create_clock -period 1.000 -name add_five add_five" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579480053040 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053040 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053047 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1579480053048 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579480053061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579480053093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.054 " "Worst-case setup slack is -5.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.054             -97.852 clock_50  " "   -5.054             -97.852 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.897            -111.719 clockTick:clk_div\|clkPulse  " "   -3.897            -111.719 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.702              -3.702 add_five  " "   -3.702              -3.702 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.449 " "Worst-case hold slack is 0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clock_50  " "    0.449               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 clockTick:clk_div\|clkPulse  " "    0.561               0.000 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 add_five  " "    0.605               0.000 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.598 " "Worst-case minimum pulse width slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -2.207 add_five  " "   -0.598              -2.207 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.902 clockTick:clk_div\|clkPulse  " "   -0.538             -26.902 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -25.528 clock_50  " "   -0.538             -25.528 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480053109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053109 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579480053123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480053166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579480054769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.197 " "Worst-case setup slack is -5.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.197             -95.577 clock_50  " "   -5.197             -95.577 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956            -111.909 clockTick:clk_div\|clkPulse  " "   -3.956            -111.909 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.670              -3.670 add_five  " "   -3.670              -3.670 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clock_50  " "    0.343               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 add_five  " "    0.481               0.000 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clockTick:clk_div\|clkPulse  " "    0.590               0.000 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.667 " "Worst-case minimum pulse width slack is -0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -2.550 add_five  " "   -0.667              -2.550 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.517 clockTick:clk_div\|clkPulse  " "   -0.538             -26.517 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.100 clock_50  " "   -0.538             -26.100 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480054785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054785 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579480054798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480054992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579480056302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.809 " "Worst-case setup slack is -2.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.809             -37.843 clock_50  " "   -2.809             -37.843 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125             -60.316 clockTick:clk_div\|clkPulse  " "   -2.125             -60.316 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476              -1.476 add_five  " "   -1.476              -1.476 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 add_five  " "    0.081               0.000 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clockTick:clk_div\|clkPulse  " "    0.171               0.000 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clock_50  " "    0.203               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.384 " "Worst-case minimum pulse width slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -1.509 add_five  " "   -0.384              -1.509 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -3.371 clock_50  " "   -0.361              -3.371 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 clockTick:clk_div\|clkPulse  " "    0.022               0.000 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056320 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579480056334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056531 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579480056534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.494 " "Worst-case setup slack is -2.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.494             -31.960 clock_50  " "   -2.494             -31.960 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065             -59.232 clockTick:clk_div\|clkPulse  " "   -2.065             -59.232 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179              -1.179 add_five  " "   -1.179              -1.179 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.085 " "Worst-case hold slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 add_five  " "   -0.085              -0.085 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clockTick:clk_div\|clkPulse  " "    0.159               0.000 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clock_50  " "    0.191               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.365 " "Worst-case minimum pulse width slack is -0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -1.337 add_five  " "   -0.365              -1.337 add_five " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -3.401 clock_50  " "   -0.352              -3.401 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 clockTick:clk_div\|clkPulse  " "    0.055               0.000 clockTick:clk_div\|clkPulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579480056551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480056551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480058635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480058636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579480058703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 19:27:38 2020 " "Processing ended: Sun Jan 19 19:27:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579480058703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579480058703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579480058703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480058703 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579480059483 ""}
