// Seed: 2889153898
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2
);
  supply1 id_4, id_5;
  assign id_4 = 1'b0;
endmodule
module module_1 #(
    parameter id_9 = 32'd1
) (
    output uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3[id_9 : ""],
    output logic id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wand _id_9
);
  always_comb assert (id_6) id_4 <= id_2;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_5 = -1;
endmodule
