// Seed: 900717925
module module_0 (
    output wand id_0,
    output wor  id_1
);
  wire id_3 = 1;
  wire id_4;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    output tri0 id_14,
    output tri1 id_15,
    output tri0 id_16,
    input wire id_17,
    input tri0 id_18,
    output tri id_19,
    output supply1 id_20,
    output uwire id_21,
    input wand id_22,
    input supply0 id_23,
    input wand id_24,
    input wire id_25,
    input wand id_26,
    output tri1 id_27,
    output wand id_28,
    output uwire id_29,
    output tri1 id_30,
    output uwire id_31,
    input tri id_32,
    output supply0 id_33,
    output wor id_34
    , id_50,
    input tri1 id_35,
    input tri1 id_36,
    input tri1 id_37,
    input tri0 id_38,
    input tri1 id_39,
    output wand id_40,
    input wand id_41,
    input tri0 id_42
    , id_51,
    input supply0 id_43,
    output tri id_44,
    input tri id_45,
    input supply1 id_46,
    input wor id_47,
    output supply1 id_48
);
  wire id_52;
  id_53(
      .id_0(id_23), .id_1(id_36 ~^ id_30), .id_2(1)
  ); module_0(
      id_40, id_19
  );
  wire id_54;
endmodule
