{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632448869764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632448869765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 23:01:09 2021 " "Processing started: Thu Sep 23 23:01:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632448869765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448869765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448869765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632448870342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632448870342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 3 3 " "Found 3 design units, including 3 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448880373 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448880373 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom " "Found entity 3: rom" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448880373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448880373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448880377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448880377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632448880418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_reset top.v(15) " "Verilog HDL or VHDL warning at top.v(15): object \"internal_reset\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632448880419 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_signal top.v(16) " "Verilog HDL or VHDL warning at top.v(16): object \"last_signal\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632448880419 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "top.v" "lcd" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448880427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lcd.v(108) " "Verilog HDL assignment warning at lcd.v(108): truncated value with size 32 to match size of target (24)" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632448880430 "|top|lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "top.v" "rom" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448880430 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(479) " "Verilog HDL Case Statement warning at lcd.v(479): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 479 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880431 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(480) " "Verilog HDL Case Statement warning at lcd.v(480): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 480 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880431 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(481) " "Verilog HDL Case Statement warning at lcd.v(481): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 481 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880431 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(482) " "Verilog HDL Case Statement warning at lcd.v(482): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 482 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880431 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(485) " "Verilog HDL Case Statement warning at lcd.v(485): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 485 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880431 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(486) " "Verilog HDL Case Statement warning at lcd.v(486): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 486 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880431 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(487) " "Verilog HDL Case Statement warning at lcd.v(487): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 487 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(488) " "Verilog HDL Case Statement warning at lcd.v(488): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 488 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(489) " "Verilog HDL Case Statement warning at lcd.v(489): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 489 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(490) " "Verilog HDL Case Statement warning at lcd.v(490): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 490 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(491) " "Verilog HDL Case Statement warning at lcd.v(491): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 491 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(492) " "Verilog HDL Case Statement warning at lcd.v(492): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 492 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(493) " "Verilog HDL Case Statement warning at lcd.v(493): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 493 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(494) " "Verilog HDL Case Statement warning at lcd.v(494): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 494 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(495) " "Verilog HDL Case Statement warning at lcd.v(495): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 495 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(496) " "Verilog HDL Case Statement warning at lcd.v(496): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 496 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 "|top|rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "top.v" "controller" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448880432 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632448881297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d\[7\] GND " "Pin \"d\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632448881509 "|top|d[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632448881509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632448881599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632448882239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632448882352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448882352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632448882396 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632448882396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632448882396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632448882396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632448882413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 23:01:22 2021 " "Processing ended: Thu Sep 23 23:01:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632448882413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632448882413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632448882413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448882413 ""}
