# ASynchronousFIFO
Developed Asynchronous FIFO in VHDL using Xilinx ISE 14.5i and implemented it on Spartan-3E Startup Kit where it stores and transfer the data from transmitter to receiver without any loss of data irrespective of the two different clock domains.
