# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4-bit_comb_mult.srcs/sources_1/new/AND.v" \
"../../../../../4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" \
"../../../../../4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" \
"../../../../../4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" \
"../../../../../4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" \
"../../../../../4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/state_register.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" \
"../../../../4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" \
"../../../../4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" \
"../../../../4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" \
"../../../../4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" \
"../../../../4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
