#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x170f3e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x170f570 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x16ff060 .functor NOT 1, L_0x173d760, C4<0>, C4<0>, C4<0>;
L_0x173d4c0 .functor XOR 1, L_0x173d2f0, L_0x173d420, C4<0>, C4<0>;
L_0x173d650 .functor XOR 1, L_0x173d4c0, L_0x173d580, C4<0>, C4<0>;
v0x173bea0_0 .net *"_ivl_10", 0 0, L_0x173d580;  1 drivers
v0x173bfa0_0 .net *"_ivl_12", 0 0, L_0x173d650;  1 drivers
v0x173c080_0 .net *"_ivl_2", 0 0, L_0x173d250;  1 drivers
v0x173c140_0 .net *"_ivl_4", 0 0, L_0x173d2f0;  1 drivers
v0x173c220_0 .net *"_ivl_6", 0 0, L_0x173d420;  1 drivers
v0x173c350_0 .net *"_ivl_8", 0 0, L_0x173d4c0;  1 drivers
v0x173c430_0 .var "clk", 0 0;
v0x173c4d0_0 .var/2u "stats1", 159 0;
v0x173c5b0_0 .var/2u "strobe", 0 0;
v0x173c700_0 .net "tb_match", 0 0, L_0x173d760;  1 drivers
v0x173c7c0_0 .net "tb_mismatch", 0 0, L_0x16ff060;  1 drivers
v0x173c880_0 .net "wavedrom_enable", 0 0, v0x16ff750_0;  1 drivers
v0x173c920_0 .net "wavedrom_title", 511 0, v0x173add0_0;  1 drivers
v0x173c9c0_0 .net "x", 0 0, v0x173ae90_0;  1 drivers
v0x173ca60_0 .net "z_dut", 0 0, L_0x173d140;  1 drivers
v0x173cb00_0 .net "z_ref", 0 0, L_0x173cc30;  1 drivers
L_0x173d250 .concat [ 1 0 0 0], L_0x173cc30;
L_0x173d2f0 .concat [ 1 0 0 0], L_0x173cc30;
L_0x173d420 .concat [ 1 0 0 0], L_0x173d140;
L_0x173d580 .concat [ 1 0 0 0], L_0x173cc30;
L_0x173d760 .cmp/eeq 1, L_0x173d250, L_0x173d650;
S_0x170f700 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x170f570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x16fe5b0_0 .net "clk", 0 0, v0x173c430_0;  1 drivers
v0x16fe8a0_0 .var "s", 2 0;
v0x16feb90_0 .net "x", 0 0, v0x173ae90_0;  alias, 1 drivers
v0x16fee80_0 .net "z", 0 0, L_0x173cc30;  alias, 1 drivers
E_0x170e1f0 .event posedge, v0x16fe5b0_0;
L_0x173cc30 .reduce/nor v0x16fe8a0_0;
S_0x173a750 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x170f570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x16ff460_0 .net "clk", 0 0, v0x173c430_0;  alias, 1 drivers
v0x16ff750_0 .var "wavedrom_enable", 0 0;
v0x173add0_0 .var "wavedrom_title", 511 0;
v0x173ae90_0 .var "x", 0 0;
E_0x170dc60/0 .event negedge, v0x16fe5b0_0;
E_0x170dc60/1 .event posedge, v0x16fe5b0_0;
E_0x170dc60 .event/or E_0x170dc60/0, E_0x170dc60/1;
E_0x170de80 .event negedge, v0x16fe5b0_0;
S_0x173a970 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x173a750;
 .timescale -12 -12;
v0x16ff170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x173abd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x173a750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x173afc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x170f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x16ff350 .functor XOR 1, v0x173ae90_0, v0x173b730_0, C4<0>, C4<0>;
L_0x16ff640 .functor NOT 1, v0x173b7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1714820 .functor AND 1, v0x173ae90_0, L_0x16ff640, C4<1>, C4<1>;
L_0x1706f90 .functor OR 1, v0x173ae90_0, v0x173b8b0_0, C4<0>, C4<0>;
L_0x173ceb0 .functor XOR 1, L_0x16ff350, L_0x1714820, C4<0>, C4<0>;
L_0x173cff0 .functor XOR 1, L_0x173ceb0, L_0x1706f90, C4<0>, C4<0>;
L_0x173d140 .functor NOT 1, L_0x173cff0, C4<0>, C4<0>, C4<0>;
v0x173b1a0_0 .net *"_ivl_10", 0 0, L_0x173cff0;  1 drivers
v0x173b2a0_0 .net *"_ivl_2", 0 0, L_0x16ff640;  1 drivers
v0x173b380_0 .net *"_ivl_8", 0 0, L_0x173ceb0;  1 drivers
v0x173b470_0 .net "and_out", 0 0, L_0x1714820;  1 drivers
v0x173b530_0 .net "clk", 0 0, v0x173c430_0;  alias, 1 drivers
v0x173b670_0 .net "or_out", 0 0, L_0x1706f90;  1 drivers
v0x173b730_0 .var "q1", 0 0;
v0x173b7f0_0 .var "q2", 0 0;
v0x173b8b0_0 .var "q3", 0 0;
v0x173ba00_0 .net "x", 0 0, v0x173ae90_0;  alias, 1 drivers
v0x173baa0_0 .net "xor_out", 0 0, L_0x16ff350;  1 drivers
v0x173bb60_0 .net "z", 0 0, L_0x173d140;  alias, 1 drivers
S_0x173bca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x170f570;
 .timescale -12 -12;
E_0x16f79f0 .event anyedge, v0x173c5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x173c5b0_0;
    %nor/r;
    %assign/vec4 v0x173c5b0_0, 0;
    %wait E_0x16f79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x173a750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170de80;
    %wait E_0x170e1f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170e1f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173ae90_0, 0;
    %wait E_0x170de80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x173abd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170dc60;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x173ae90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x170f700;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16fe8a0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x170f700;
T_5 ;
    %wait E_0x170e1f0;
    %load/vec4 v0x16fe8a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x16feb90_0;
    %xor;
    %load/vec4 v0x16fe8a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x16feb90_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x16fe8a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x16feb90_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16fe8a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x173afc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173b8b0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x173afc0;
T_7 ;
    %wait E_0x170e1f0;
    %load/vec4 v0x173ba00_0;
    %assign/vec4 v0x173b730_0, 0;
    %load/vec4 v0x173ba00_0;
    %assign/vec4 v0x173b7f0_0, 0;
    %load/vec4 v0x173ba00_0;
    %assign/vec4 v0x173b8b0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x170f570;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173c5b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x170f570;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x173c430_0;
    %inv;
    %store/vec4 v0x173c430_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x170f570;
T_10 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16ff460_0, v0x173c7c0_0, v0x173c430_0, v0x173c9c0_0, v0x173cb00_0, v0x173ca60_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x170f570;
T_11 ;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x170f570;
T_12 ;
    %wait E_0x170dc60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173c4d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173c4d0_0, 4, 32;
    %load/vec4 v0x173c700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173c4d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173c4d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173c4d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x173cb00_0;
    %load/vec4 v0x173cb00_0;
    %load/vec4 v0x173ca60_0;
    %xor;
    %load/vec4 v0x173cb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173c4d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x173c4d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173c4d0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2014_q4/iter3/response4/top_module.sv";
