<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Data Recovery from Scrubbed NAND Flash Storage: Need for Analog Sanitization</p>
    <p>Md Mehedi Hasan and Biswajit Ray</p>
    <p>Department of Electrical and Computer Engineering, University of Alabama in Huntsville, Huntsville, AL 35899 USA</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Motivation and background NAND memory system</p>
    <p>State-of-the-art sanitization methods</p>
    <p>Threat model</p>
    <p>Address Mapping</p>
    <p>Wear Leveling</p>
    <p>Error Correction</p>
    <p>Flash Translation Layer (FTL)</p>
    <p>Experimental evaluation Attack demonstration</p>
    <p>Bit recovery efficiency</p>
    <p>Scrubbed image</p>
    <p>Partial Erase</p>
    <p>Recovered imageOriginal image</p>
    <p>Overwrite Erase</p>
    <p>New ideas and conclusion Page-level analog sanitization</p>
    <p>Future work</p>
  </div>
  <div class="page">
    <p>Motivation: Preserving user privacy</p>
    <p>Flash is ubiquitous</p>
    <p>According to the Data Protection Act (DPA) 2018, the deletion of information must be real</p>
    <p>Unfortunately, flash users dont have the capability for instant data sanitization</p>
    <p>Data remains in the non-volatile flash media long after user-deletion</p>
  </div>
  <div class="page">
    <p>Background: NAND flash memory system</p>
    <p>File System</p>
    <p>..</p>
    <p>NAND Arrayblock page</p>
    <p>Address Mapping</p>
    <p>Wear Leveling</p>
    <p>Error Correction</p>
    <p>Flash Translation Layer (FTL)</p>
    <p>I/O with physical address</p>
    <p>I/O with logical address</p>
    <p>Memory Controller</p>
    <p>Memory Chip</p>
    <p>Garbage Collection</p>
    <p>Solid State Drive</p>
    <p>Flash is a charge based analog memory</p>
    <p>Si- Substrate Source</p>
    <p>Tunnel Oxide</p>
    <p>Floating Gate - - - -</p>
    <p>- - - -</p>
    <p>Blocking Oxide</p>
    <p>Drain</p>
    <p>Control Gate</p>
    <p>Memory cell</p>
    <p>Vref</p>
    <p>Threshold voltage</p>
    <p>Erase state Program state</p>
  </div>
  <div class="page">
    <p>Why instant-sanitization is a problem?</p>
    <p>WL0</p>
    <p>WL1</p>
    <p>WL2</p>
    <p>WL N</p>
    <p>Select</p>
    <p>Gate</p>
    <p>Select</p>
    <p>Gate</p>
    <p>Bit Line</p>
    <p>Ground</p>
    <p>Erase takes place block by block  Write/read happens page by page</p>
    <p>Deleted page Valid page-1</p>
    <p>Deleted page</p>
    <p>Valid page-2</p>
    <p>Valid page-3</p>
    <p>Deleted pages</p>
    <p>Valid page-1 Valid page-2</p>
    <p>Valid page-3</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>New block</p>
    <p>Old blockOld block</p>
    <p>Block erase</p>
    <p>Copy valid pages to a new block</p>
    <p>Hefty overhead is involved for using block erase  No command is available for page deletion</p>
  </div>
  <div class="page">
    <p>State-of-the-art sanitization methods</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Valid pages</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Valid addresses</p>
    <p>Update pagemapping table</p>
    <p>Not secure</p>
    <p>Invalid page address</p>
    <p>Encrypted page Encrypted page</p>
    <p>Encrypted page</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Other files key</p>
    <p>Other files key</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Valid pages</p>
    <p>All-zero overwrite</p>
    <p>Empty page</p>
    <p>Empty page</p>
    <p>Valid pages</p>
    <p>Key points:</p>
    <p>Logical sanitization is quick but not secure</p>
    <p>Encryption techniques are used in high end</p>
    <p>system. It also needs key-sanitization.</p>
    <p>All-zero overwrite offers page level digital</p>
    <p>sanitization</p>
  </div>
  <div class="page">
    <p>Does all-zero overwrite ensure true sanitization?</p>
    <p>Threshold Voltage</p>
    <p>Erased state Programmed state</p>
    <p>Threshold Voltage</p>
    <p>Erased state Programmed state</p>
    <p>Key points:</p>
    <p>Flash memory slowly loses charge due to data retention effects</p>
    <p>All-zero overwrite crates strong and weak zeros with different threshold voltages</p>
    <p>New zeroOld zero</p>
    <p>Weak 0 Strong 0</p>
    <p>Threshold Voltage</p>
    <p>Analog:</p>
    <p>Digital:</p>
  </div>
  <div class="page">
    <p>Threat model and experimental set-up</p>
    <p>Flash memory chip TSOP Socket Interface device Computer interface</p>
    <p>Adversarial Model and Assumptions:  Adversary has physical access to the flash chip  Adversary can perform low-level memory</p>
    <p>operation</p>
    <p>Flash memory chips</p>
    <p>Our Experimental Set-up</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Motivation and background NAND memory system</p>
    <p>State-of-the-art sanitization methods</p>
    <p>Threat model</p>
    <p>Address Mapping</p>
    <p>Wear Leveling</p>
    <p>Error Correction</p>
    <p>Flash Translation Layer (FTL)</p>
    <p>Experimental evaluation Attack demonstration</p>
    <p>Bit recovery efficiency</p>
    <p>Scrubbed image</p>
    <p>Partial Erase</p>
    <p>Recovered imageOriginal image</p>
    <p>Overwrite Erase</p>
    <p>New ideas and conclusion Page-level analog sanitization</p>
    <p>Future work</p>
  </div>
  <div class="page">
    <p>System commands to probe analog properties</p>
    <p>Threshold Voltage</p>
    <p>Erased state Strong 0</p>
    <p>Method-1: Read Retry Shifting the read reference level</p>
    <p>Weak 0</p>
    <p>Key points:</p>
    <p>Many SLC chips do not offer this feature</p>
    <p>Very small voltage (Vref) shifts are allowed</p>
    <p>Threshold Voltage</p>
    <p>Erase state</p>
    <p>Strong 0Weak 0</p>
    <p>Key points:</p>
    <p>Prior characterization of partial erase</p>
    <p>time is needed</p>
    <p>Method-2: Partial Erase Terminate erase prematurely</p>
    <p>Time3ms1ms</p>
    <p>E ra</p>
    <p>se s</p>
    <p>ta tu</p>
    <p>s RESET command</p>
  </div>
  <div class="page">
    <p>Results: Data recovery process</p>
    <p>Data recovery process</p>
    <p>Original image Scrubbed image</p>
    <p>Image after bake</p>
    <p>All-zero Scrubbing</p>
    <p>Partial Erase</p>
    <p>Vref</p>
    <p>V</p>
    <p>Erased state</p>
    <p>Programmed state</p>
    <p>Erased state</p>
    <p>Programmed state (after DR)</p>
    <p>Vref</p>
    <p>Weak 0</p>
    <p>Vref Strong 0</p>
    <p>Weak 0</p>
    <p>Vref</p>
    <p>Strong 0</p>
    <p>(a) (b) (c)</p>
    <p>(a) (b) (c) (d) V VV</p>
    <p>(d)</p>
    <p>Recovered image (inverted)</p>
    <p>Digital</p>
    <p>Analog</p>
  </div>
  <div class="page">
    <p>Results: Bit accuracy of recovered image</p>
    <p>B it</p>
    <p>a cc</p>
    <p>u ra</p>
    <p>cy (</p>
    <p>% )</p>
    <p>Partial erase time (ms)</p>
    <p>Key points:</p>
    <p>Approximately 70% bits are correct in the recovered image</p>
    <p>Higher the bake time more is recovery efficiency</p>
    <p>All the bits are not recoverable due to overlap in Vt distribution</p>
    <p>B it</p>
    <p>a cc</p>
    <p>u ra</p>
    <p>cy (</p>
    <p>% )</p>
    <p>Bake time (hour)</p>
    <p>Micron 4Gb SLC chip</p>
    <p>Toshiba 2Gb SLC chip Micron 8Gb SLC chip</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Motivation and background NAND memory system</p>
    <p>State-of-the-art sanitization methods</p>
    <p>Threat model</p>
    <p>Address Mapping</p>
    <p>Wear Leveling</p>
    <p>Error Correction</p>
    <p>Flash Translation Layer (FTL)</p>
    <p>Experimental evaluation Attack demonstration</p>
    <p>Bit recovery efficiency</p>
    <p>Scrubbed image</p>
    <p>Partial Erase</p>
    <p>Recovered imageOriginal image</p>
    <p>Overwrite Erase</p>
    <p>New ideas and conclusion Page-level analog sanitization</p>
    <p>Future work</p>
  </div>
  <div class="page">
    <p>Ideas for analog sanitization</p>
    <p>Erase state 0</p>
    <p>Vref</p>
    <p>Threshold Voltage</p>
    <p>Weak 0</p>
    <p>Strong 0</p>
    <p>Vref</p>
    <p>Threshold Voltage</p>
    <p>Idea-1: Reprogram all the bits to a higher threshold voltage level</p>
    <p>Analog sanitization</p>
    <p>Idea-2: Create weak zeros during all-zero overwrite using page creation history</p>
    <p>Vref</p>
    <p>Threshold Voltage</p>
    <p>Weak 0</p>
    <p>Strong 0</p>
    <p>Old 0 Vref</p>
    <p>New 0</p>
    <p>Threshold Voltage</p>
    <p>Analog sanitization</p>
    <p>Key points:</p>
    <p>Use partial program for weak-zero</p>
    <p>creation</p>
    <p>Partial program time depends on</p>
    <p>state-decay model</p>
    <p>Key points:</p>
    <p>Need design change of flash chip</p>
    <p>Not possible with current chips</p>
    <p>New 0</p>
  </div>
  <div class="page">
    <p>Conclusion and future work</p>
    <p>Future Work:1) All-zero overwrite is vulnerable</p>
    <p>Weak 0 Strong 0</p>
    <p>Threshold Voltage</p>
  </div>
  <div class="page">
    <p>Thank You</p>
    <p>email: biswajit.ray@uah.eduemail: mh0145@uah.edu</p>
    <p>Mr. Md Mehedi Hasan Dr. Biswajit Ray</p>
  </div>
</Presentation>
