

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Thu May 11 11:34:59 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.902|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  545|  545|  545|  545|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |  544|  544|        34|          -|          -|    16|    no    |
        | + Padding_label3  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    158|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      46|    233|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln116_1_fu_250_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln116_fu_240_p2     |     +    |      0|  0|  15|           6|           6|
    |grp_fu_104_p2           |     +    |      0|  0|  15|           8|           8|
    |i_fu_114_p2             |     +    |      0|  0|  15|           5|           1|
    |j_fu_191_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln116_fu_154_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln115_1_fu_224_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln115_2_fu_229_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln115_fu_219_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln113_fu_108_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln114_fu_185_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln115_1_fu_170_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln115_2_fu_207_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln115_3_fu_213_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln115_fu_136_p2    |   icmp   |      0|  0|  11|           5|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 158|          73|          59|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |i_0_reg_82              |   9|          2|    5|         10|
    |j_0_reg_93              |   9|          2|    5|         10|
    |output_matrix_address0  |  15|          3|    8|         24|
    |output_matrix_d0        |  15|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  75|         15|   51|        145|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln116_2_reg_313   |  8|   0|    8|          0|
    |and_ln115_2_reg_304   |  1|   0|    1|          0|
    |ap_CS_fsm             |  4|   0|    4|          0|
    |i_0_reg_82            |  5|   0|    5|          0|
    |i_reg_271             |  5|   0|    5|          0|
    |icmp_ln115_1_reg_291  |  1|   0|    1|          0|
    |icmp_ln115_reg_281    |  1|   0|    1|          0|
    |j_0_reg_93            |  5|   0|    5|          0|
    |j_reg_299             |  5|   0|    5|          0|
    |shl_ln_reg_276        |  4|   0|    8|          4|
    |sub_ln116_reg_286     |  7|   0|    9|          2|
    +----------------------+---+----+-----+-----------+
    |Total                 | 46|   0|   52|          6|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    Padding    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    Padding    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    Padding    | return value |
|input_matrix_address0   | out |    8|  ap_memory |  input_matrix |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |  input_matrix |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |  input_matrix |     array    |
|output_matrix_address0  | out |    8|  ap_memory | output_matrix |     array    |
|output_matrix_ce0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_we0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_d0        | out |   32|  ap_memory | output_matrix |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

