<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › variants › s6000 › include › variant › tie-asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>tie-asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This header file contains assembly-language definitions (assembly</span>
<span class="cm"> * macros, etc.) for this specific Xtensa processor&#39;s TIE extensions</span>
<span class="cm"> * and options.  It is customized to this Xtensa processor configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999-2008 Tensilica Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _XTENSA_CORE_TIE_ASM_H</span>
<span class="cp">#define _XTENSA_CORE_TIE_ASM_H</span>

<span class="cm">/*  Selection parameter values for save-area save/restore macros:  */</span>
<span class="cm">/*  Option vs. TIE:  */</span>
<span class="cp">#define XTHAL_SAS_TIE	0x0001	</span><span class="cm">/* custom extension or coprocessor */</span><span class="cp"></span>
<span class="cp">#define XTHAL_SAS_OPT	0x0002	</span><span class="cm">/* optional (and not a coprocessor) */</span><span class="cp"></span>
<span class="cm">/*  Whether used automatically by compiler:  */</span>
<span class="cp">#define XTHAL_SAS_NOCC	0x0004	</span><span class="cm">/* not used by compiler w/o special opts/code */</span><span class="cp"></span>
<span class="cp">#define XTHAL_SAS_CC	0x0008	</span><span class="cm">/* used by compiler without special opts/code */</span><span class="cp"></span>
<span class="cm">/*  ABI handling across function calls:  */</span>
<span class="cp">#define XTHAL_SAS_CALR	0x0010	</span><span class="cm">/* caller-saved */</span><span class="cp"></span>
<span class="cp">#define XTHAL_SAS_CALE	0x0020	</span><span class="cm">/* callee-saved */</span><span class="cp"></span>
<span class="cp">#define XTHAL_SAS_GLOB	0x0040	</span><span class="cm">/* global across function calls (in thread) */</span><span class="cp"></span>
<span class="cm">/*  Misc  */</span>
<span class="cp">#define XTHAL_SAS_ALL	0xFFFF	</span><span class="cm">/* include all default NCP contents */</span><span class="cp"></span>



<span class="cm">/* Macro to save all non-coprocessor (extra) custom TIE and optional state</span>
<span class="cm"> * (not including zero-overhead loop registers).</span>
<span class="cm"> * Save area ptr (clobbered):  ptr  (16 byte aligned)</span>
<span class="cm"> * Scratch regs  (clobbered):  at1..at4  (only first XCHAL_NCP_NUM_ATMPS needed)</span>
<span class="cm"> */</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_ncp_store</span>  <span class="n">ptr</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span>  <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=</span><span class="n">XTHAL_SAS_ALL</span>
	<span class="n">xchal_sa_start</span>	<span class="err">\</span><span class="k">continue</span><span class="p">,</span> <span class="err">\</span><span class="n">ofs</span>
	<span class="p">.</span><span class="n">ifeq</span> <span class="p">(</span><span class="n">XTHAL_SAS_OPT</span> <span class="o">|</span> <span class="n">XTHAL_SAS_NOCC</span> <span class="o">|</span> <span class="n">XTHAL_SAS_CALR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="err">\</span><span class="n">select</span>
	<span class="n">xchal_sa_align</span>	<span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1024</span><span class="o">-</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">rsr</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="n">BR</span>		<span class="c1">// boolean option</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">0</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">4</span>
	<span class="p">.</span><span class="n">endif</span>
	<span class="p">.</span><span class="n">endm</span>	<span class="c1">// xchal_ncp_store</span>

<span class="cm">/* Macro to save all non-coprocessor (extra) custom TIE and optional state</span>
<span class="cm"> * (not including zero-overhead loop registers).</span>
<span class="cm"> * Save area ptr (clobbered):  ptr  (16 byte aligned)</span>
<span class="cm"> * Scratch regs  (clobbered):  at1..at4  (only first XCHAL_NCP_NUM_ATMPS needed)</span>
<span class="cm"> */</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_ncp_load</span>  <span class="n">ptr</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span>  <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=</span><span class="n">XTHAL_SAS_ALL</span>
	<span class="n">xchal_sa_start</span>	<span class="err">\</span><span class="k">continue</span><span class="p">,</span> <span class="err">\</span><span class="n">ofs</span>
	<span class="p">.</span><span class="n">ifeq</span> <span class="p">(</span><span class="n">XTHAL_SAS_OPT</span> <span class="o">|</span> <span class="n">XTHAL_SAS_NOCC</span> <span class="o">|</span> <span class="n">XTHAL_SAS_CALR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="err">\</span><span class="n">select</span>
	<span class="n">xchal_sa_align</span>	<span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1024</span><span class="o">-</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">0</span>
	<span class="n">wsr</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="n">BR</span>		<span class="c1">// boolean option</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">4</span>
	<span class="p">.</span><span class="n">endif</span>
	<span class="p">.</span><span class="n">endm</span>	<span class="c1">// xchal_ncp_load</span>



<span class="cp">#define XCHAL_NCP_NUM_ATMPS	1</span>



<span class="cm">/* Macro to save the state of TIE coprocessor FPU.</span>
<span class="cm"> * Save area ptr (clobbered):  ptr  (16 byte aligned)</span>
<span class="cm"> * Scratch regs  (clobbered):  at1..at4  (only first XCHAL_CP0_NUM_ATMPS needed)</span>
<span class="cm"> */</span>
<span class="cp">#define xchal_cp_FPU_store	xchal_cp0_store</span>
<span class="cm">/* #define xchal_cp_FPU_store_a2	xchal_cp0_store a2 a3 a4 a5 a6 */</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">xchal_cp0_store</span>  <span class="n">ptr</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span>  <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=</span><span class="n">XTHAL_SAS_ALL</span>
	<span class="n">xchal_sa_start</span> <span class="err">\</span><span class="k">continue</span><span class="p">,</span> <span class="err">\</span><span class="n">ofs</span>
	<span class="p">.</span><span class="n">ifeq</span> <span class="p">(</span><span class="n">XTHAL_SAS_TIE</span> <span class="o">|</span> <span class="n">XTHAL_SAS_NOCC</span> <span class="o">|</span> <span class="n">XTHAL_SAS_CALR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="err">\</span><span class="n">select</span>
	<span class="n">xchal_sa_align</span>	<span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span>
	<span class="n">rur232</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// FCR</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span>
	<span class="n">rur233</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// FSR</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">SSI</span> <span class="n">f0</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">8</span>
	<span class="n">SSI</span> <span class="n">f1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">12</span>
	<span class="n">SSI</span> <span class="n">f2</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">16</span>
	<span class="n">SSI</span> <span class="n">f3</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">20</span>
	<span class="n">SSI</span> <span class="n">f4</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">24</span>
	<span class="n">SSI</span> <span class="n">f5</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">28</span>
	<span class="n">SSI</span> <span class="n">f6</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">32</span>
	<span class="n">SSI</span> <span class="n">f7</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">36</span>
	<span class="n">SSI</span> <span class="n">f8</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">40</span>
	<span class="n">SSI</span> <span class="n">f9</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">44</span>
	<span class="n">SSI</span> <span class="n">f10</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">48</span>
	<span class="n">SSI</span> <span class="n">f11</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">52</span>
	<span class="n">SSI</span> <span class="n">f12</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">56</span>
	<span class="n">SSI</span> <span class="n">f13</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">60</span>
	<span class="n">SSI</span> <span class="n">f14</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">64</span>
	<span class="n">SSI</span> <span class="n">f15</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">68</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">72</span>
	<span class="p">.</span><span class="n">endif</span>
	<span class="p">.</span><span class="n">endm</span>	<span class="c1">// xchal_cp0_store</span>

<span class="cm">/* Macro to restore the state of TIE coprocessor FPU.</span>
<span class="cm"> * Save area ptr (clobbered):  ptr  (16 byte aligned)</span>
<span class="cm"> * Scratch regs  (clobbered):  at1..at4  (only first XCHAL_CP0_NUM_ATMPS needed)</span>
<span class="cm"> */</span>
<span class="cp">#define xchal_cp_FPU_load	xchal_cp0_load</span>
<span class="cm">/* #define xchal_cp_FPU_load_a2	xchal_cp0_load a2 a3 a4 a5 a6 */</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">xchal_cp0_load</span>  <span class="n">ptr</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span>  <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=</span><span class="n">XTHAL_SAS_ALL</span>
	<span class="n">xchal_sa_start</span> <span class="err">\</span><span class="k">continue</span><span class="p">,</span> <span class="err">\</span><span class="n">ofs</span>
	<span class="p">.</span><span class="n">ifeq</span> <span class="p">(</span><span class="n">XTHAL_SAS_TIE</span> <span class="o">|</span> <span class="n">XTHAL_SAS_NOCC</span> <span class="o">|</span> <span class="n">XTHAL_SAS_CALR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="err">\</span><span class="n">select</span>
	<span class="n">xchal_sa_align</span>	<span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span>
	<span class="n">wur232</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// FCR</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">wur233</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// FSR</span>
	<span class="n">LSI</span> <span class="n">f0</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">8</span>
	<span class="n">LSI</span> <span class="n">f1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">12</span>
	<span class="n">LSI</span> <span class="n">f2</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">16</span>
	<span class="n">LSI</span> <span class="n">f3</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">20</span>
	<span class="n">LSI</span> <span class="n">f4</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">24</span>
	<span class="n">LSI</span> <span class="n">f5</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">28</span>
	<span class="n">LSI</span> <span class="n">f6</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">32</span>
	<span class="n">LSI</span> <span class="n">f7</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">36</span>
	<span class="n">LSI</span> <span class="n">f8</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">40</span>
	<span class="n">LSI</span> <span class="n">f9</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">44</span>
	<span class="n">LSI</span> <span class="n">f10</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">48</span>
	<span class="n">LSI</span> <span class="n">f11</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">52</span>
	<span class="n">LSI</span> <span class="n">f12</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">56</span>
	<span class="n">LSI</span> <span class="n">f13</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">60</span>
	<span class="n">LSI</span> <span class="n">f14</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">64</span>
	<span class="n">LSI</span> <span class="n">f15</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">68</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">72</span>
	<span class="p">.</span><span class="n">endif</span>
	<span class="p">.</span><span class="n">endm</span>	<span class="c1">// xchal_cp0_load</span>

<span class="cp">#define XCHAL_CP0_NUM_ATMPS	1</span>

<span class="cm">/* Macro to save the state of TIE coprocessor XAD.</span>
<span class="cm"> * Save area ptr (clobbered):  ptr  (16 byte aligned)</span>
<span class="cm"> * Scratch regs  (clobbered):  at1..at4  (only first XCHAL_CP6_NUM_ATMPS needed)</span>
<span class="cm"> */</span>
<span class="cp">#define xchal_cp_XAD_store	xchal_cp6_store</span>
<span class="cm">/* #define xchal_cp_XAD_store_a2	xchal_cp6_store a2 a3 a4 a5 a6 */</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">xchal_cp6_store</span>  <span class="n">ptr</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span>  <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=</span><span class="n">XTHAL_SAS_ALL</span>
	<span class="n">xchal_sa_start</span> <span class="err">\</span><span class="k">continue</span><span class="p">,</span> <span class="err">\</span><span class="n">ofs</span>
	<span class="p">.</span><span class="n">ifeq</span> <span class="p">(</span><span class="n">XTHAL_SAS_TIE</span> <span class="o">|</span> <span class="n">XTHAL_SAS_NOCC</span> <span class="o">|</span> <span class="n">XTHAL_SAS_CALR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="err">\</span><span class="n">select</span>
	<span class="n">xchal_sa_align</span>	<span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span>
	<span class="n">rur0</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDCBHI</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span>
	<span class="n">rur1</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDCBLO</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">rur2</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STCBHI</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">8</span>
	<span class="n">rur3</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STCBLO</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">12</span>
	<span class="n">rur8</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDBRBASE</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">16</span>
	<span class="n">rur9</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDBROFF</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">20</span>
	<span class="n">rur10</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDBRINC</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">24</span>
	<span class="n">rur11</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STBRBASE</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">28</span>
	<span class="n">rur12</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STBROFF</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">32</span>
	<span class="n">rur13</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STBRINC</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">36</span>
	<span class="n">rur24</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH0</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">40</span>
	<span class="n">rur25</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH1</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">44</span>
	<span class="n">rur26</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH2</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">48</span>
	<span class="n">rur27</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH3</span>
	<span class="n">s32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">52</span>
	<span class="n">WRAS128I</span> <span class="n">wra0</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">64</span>
	<span class="n">WRAS128I</span> <span class="n">wra1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">80</span>
	<span class="n">WRAS128I</span> <span class="n">wra2</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">96</span>
	<span class="n">WRAS128I</span> <span class="n">wra3</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">112</span>
	<span class="n">WRAS128I</span> <span class="n">wra4</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">128</span>
	<span class="n">WRAS128I</span> <span class="n">wra5</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">144</span>
	<span class="n">WRAS128I</span> <span class="n">wra6</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">160</span>
	<span class="n">WRAS128I</span> <span class="n">wra7</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">176</span>
	<span class="n">WRAS128I</span> <span class="n">wra8</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">192</span>
	<span class="n">WRAS128I</span> <span class="n">wra9</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">208</span>
	<span class="n">WRAS128I</span> <span class="n">wra10</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">224</span>
	<span class="n">WRAS128I</span> <span class="n">wra11</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">240</span>
	<span class="n">WRAS128I</span> <span class="n">wra12</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">256</span>
	<span class="n">WRAS128I</span> <span class="n">wra13</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">272</span>
	<span class="n">WRAS128I</span> <span class="n">wra14</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">288</span>
	<span class="n">WRAS128I</span> <span class="n">wra15</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">304</span>
	<span class="n">WRBS128I</span> <span class="n">wrb0</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">320</span>
	<span class="n">WRBS128I</span> <span class="n">wrb1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">336</span>
	<span class="n">WRBS128I</span> <span class="n">wrb2</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">352</span>
	<span class="n">WRBS128I</span> <span class="n">wrb3</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">368</span>
	<span class="n">WRBS128I</span> <span class="n">wrb4</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">384</span>
	<span class="n">WRBS128I</span> <span class="n">wrb5</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">400</span>
	<span class="n">WRBS128I</span> <span class="n">wrb6</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">416</span>
	<span class="n">WRBS128I</span> <span class="n">wrb7</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">432</span>
	<span class="n">WRBS128I</span> <span class="n">wrb8</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">448</span>
	<span class="n">WRBS128I</span> <span class="n">wrb9</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">464</span>
	<span class="n">WRBS128I</span> <span class="n">wrb10</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">480</span>
	<span class="n">WRBS128I</span> <span class="n">wrb11</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">496</span>
	<span class="n">WRBS128I</span> <span class="n">wrb12</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">512</span>
	<span class="n">WRBS128I</span> <span class="n">wrb13</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">528</span>
	<span class="n">WRBS128I</span> <span class="n">wrb14</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">544</span>
	<span class="n">WRBS128I</span> <span class="n">wrb15</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">560</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">576</span>
	<span class="p">.</span><span class="n">endif</span>
	<span class="p">.</span><span class="n">endm</span>	<span class="c1">// xchal_cp6_store</span>

<span class="cm">/* Macro to restore the state of TIE coprocessor XAD.</span>
<span class="cm"> * Save area ptr (clobbered):  ptr  (16 byte aligned)</span>
<span class="cm"> * Scratch regs  (clobbered):  at1..at4  (only first XCHAL_CP6_NUM_ATMPS needed)</span>
<span class="cm"> */</span>
<span class="cp">#define xchal_cp_XAD_load	xchal_cp6_load</span>
<span class="cm">/* #define xchal_cp_XAD_load_a2	xchal_cp6_load a2 a3 a4 a5 a6 */</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">xchal_cp6_load</span>  <span class="n">ptr</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span>  <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=</span><span class="n">XTHAL_SAS_ALL</span>
	<span class="n">xchal_sa_start</span> <span class="err">\</span><span class="k">continue</span><span class="p">,</span> <span class="err">\</span><span class="n">ofs</span>
	<span class="p">.</span><span class="n">ifeq</span> <span class="p">(</span><span class="n">XTHAL_SAS_TIE</span> <span class="o">|</span> <span class="n">XTHAL_SAS_NOCC</span> <span class="o">|</span> <span class="n">XTHAL_SAS_CALR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="err">\</span><span class="n">select</span>
	<span class="n">xchal_sa_align</span>	<span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">0</span>
	<span class="n">wur0</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDCBHI</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">wur1</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDCBLO</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">8</span>
	<span class="n">wur2</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STCBHI</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">12</span>
	<span class="n">wur3</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STCBLO</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">16</span>
	<span class="n">wur8</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDBRBASE</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">20</span>
	<span class="n">wur9</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDBROFF</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">24</span>
	<span class="n">wur10</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// LDBRINC</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">28</span>
	<span class="n">wur11</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STBRBASE</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">32</span>
	<span class="n">wur12</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STBROFF</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">36</span>
	<span class="n">wur13</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// STBRINC</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">40</span>
	<span class="n">wur24</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH0</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">44</span>
	<span class="n">wur25</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH1</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">48</span>
	<span class="n">wur26</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH2</span>
	<span class="n">l32i</span>	<span class="err">\</span><span class="n">at1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="mi">52</span>
	<span class="n">wur27</span>	<span class="err">\</span><span class="n">at1</span>		<span class="c1">// SCRATCH3</span>
	<span class="n">WRBL128I</span> <span class="n">wrb0</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">320</span>
	<span class="n">WRBL128I</span> <span class="n">wrb1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">336</span>
	<span class="n">WRBL128I</span> <span class="n">wrb2</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">352</span>
	<span class="n">WRBL128I</span> <span class="n">wrb3</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">368</span>
	<span class="n">WRBL128I</span> <span class="n">wrb4</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">384</span>
	<span class="n">WRBL128I</span> <span class="n">wrb5</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">400</span>
	<span class="n">WRBL128I</span> <span class="n">wrb6</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">416</span>
	<span class="n">WRBL128I</span> <span class="n">wrb7</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">432</span>
	<span class="n">WRBL128I</span> <span class="n">wrb8</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">448</span>
	<span class="n">WRBL128I</span> <span class="n">wrb9</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">464</span>
	<span class="n">WRBL128I</span> <span class="n">wrb10</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">480</span>
	<span class="n">WRBL128I</span> <span class="n">wrb11</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">496</span>
	<span class="n">WRBL128I</span> <span class="n">wrb12</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">512</span>
	<span class="n">WRBL128I</span> <span class="n">wrb13</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">528</span>
	<span class="n">WRBL128I</span> <span class="n">wrb14</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">544</span>
	<span class="n">WRBL128I</span> <span class="n">wrb15</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">560</span>
	<span class="n">WRAL128I</span> <span class="n">wra0</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">64</span>
	<span class="n">WRAL128I</span> <span class="n">wra1</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">80</span>
	<span class="n">WRAL128I</span> <span class="n">wra2</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">96</span>
	<span class="n">WRAL128I</span> <span class="n">wra3</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">112</span>
	<span class="n">WRAL128I</span> <span class="n">wra4</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">128</span>
	<span class="n">WRAL128I</span> <span class="n">wra5</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">144</span>
	<span class="n">WRAL128I</span> <span class="n">wra6</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">160</span>
	<span class="n">WRAL128I</span> <span class="n">wra7</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">176</span>
	<span class="n">WRAL128I</span> <span class="n">wra8</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">192</span>
	<span class="n">WRAL128I</span> <span class="n">wra9</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">208</span>
	<span class="n">WRAL128I</span> <span class="n">wra10</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">224</span>
	<span class="n">WRAL128I</span> <span class="n">wra11</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">240</span>
	<span class="n">WRAL128I</span> <span class="n">wra12</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">256</span>
	<span class="n">WRAL128I</span> <span class="n">wra13</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">272</span>
	<span class="n">WRAL128I</span> <span class="n">wra14</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">288</span>
	<span class="n">WRAL128I</span> <span class="n">wra15</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span>  <span class="mi">304</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="mi">576</span>
	<span class="p">.</span><span class="n">endif</span>
	<span class="p">.</span><span class="n">endm</span>	<span class="c1">// xchal_cp6_load</span>

<span class="cp">#define XCHAL_CP6_NUM_ATMPS	1</span>
<span class="cp">#define XCHAL_SA_NUM_ATMPS	1</span>

	<span class="cm">/*  Empty macros for unconfigured coprocessors:  */</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp1_store</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp1_load</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp2_store</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp2_load</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp3_store</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp3_load</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp4_store</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp4_load</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp5_store</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp5_load</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp7_store</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>
	<span class="p">.</span><span class="n">macro</span> <span class="n">xchal_cp7_load</span>	<span class="n">p</span> <span class="n">a</span> <span class="n">b</span> <span class="n">c</span> <span class="n">d</span> <span class="k">continue</span><span class="o">=</span><span class="mi">0</span> <span class="n">ofs</span><span class="o">=-</span><span class="mi">1</span> <span class="n">select</span><span class="o">=-</span><span class="mi">1</span> <span class="p">;</span> <span class="p">.</span><span class="n">endm</span>

<span class="cp">#endif </span><span class="cm">/*_XTENSA_CORE_TIE_ASM_H*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
