<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:58.742+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARUSER' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.439+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARREGION' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.421+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARQOS' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.418+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARPROT' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.415+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARCACHE' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.412+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARLOCK' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.406+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARBURST' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.403+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARSIZE' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.400+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARLEN' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.397+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARID' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.396+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARADDR' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.393+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARVALID' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.390+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_127_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:57.356+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'md5_final_1_Pipeline_VITIS_LOOP_172_3' (loop 'VITIS_LOOP_172_3'): Unable to schedule bus request operation ('gmem_addr_3_req', md5.c:176) on port 'gmem' (md5.c:176) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:52.909+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'md5_final_1_Pipeline_VITIS_LOOP_172_3' (loop 'VITIS_LOOP_172_3'): Unable to schedule bus request operation ('gmem_addr_2_req', md5.c:175) on port 'gmem' (md5.c:175) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:52.899+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'md5_final_1_Pipeline_VITIS_LOOP_172_3' (loop 'VITIS_LOOP_172_3'): Unable to schedule bus request operation ('gmem_addr_1_req', md5.c:174) on port 'gmem' (md5.c:174) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:52.894+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'md5_wrap_Pipeline_VITIS_LOOP_127_1' (loop 'VITIS_LOOP_127_1'): Unable to enforce a carried dependence constraint (II = 107, distance = 1, offset = 1) between 'call' operation ('call_ret', md5.c:131->md5.c:190) to 'md5_transform' and 'store' operation ('ctx_data_addr_write_ln128', md5.c:128->md5.c:190) of variable 'gmem_addr_read', md5.c:128->md5.c:190 on array 'ctx_data'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:51.549+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 106 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', md5.c:131->md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-17T20:41:51.547+0800" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
