

================================================================
== Vivado HLS Report for 'Mat2Array2D'
================================================================
* Date:           Wed Dec  5 16:22:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        seedfill
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  251501|    1|  251501|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  251500|  3 ~ 503 |          -|          -| 0 ~ 500 |    no    |
        | + Loop 1.1  |    0|     500|         2|          1|          1| 0 ~ 500 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	5  / (!tmp_45_i)
	4  / (tmp_45_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mat_rows_V)" [./type.h:286]   --->   Operation 11 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mat_cols_V)" [./type.h:287]   --->   Operation 12 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %arr_rows, i32 %rows)" [./type.h:290]   --->   Operation 13 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %arr_cols, i32 %cols)" [./type.h:291]   --->   Operation 14 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:293]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul = phi i40 [ 0, %entry ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = trunc i40 %phi_mul to i19"   --->   Operation 18 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.62ns)   --->   "%next_mul = add i40 500, %phi_mul"   --->   Operation 19 'add' 'next_mul' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [./type.h:293]   --->   Operation 20 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %i_cast_i, %rows" [./type.h:293]   --->   Operation 21 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 500, i64 0)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.55ns)   --->   "%i = add i31 1, %i_i" [./type.h:293]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.exit" [./type.h:293]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:294]   --->   Operation 25 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %0 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 27 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [./type.h:294]   --->   Operation 28 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.31ns)   --->   "%tmp_45_i = icmp slt i32 %j_cast_i, %cols" [./type.h:294]   --->   Operation 29 'icmp' 'tmp_45_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 500, i64 0)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.55ns)   --->   "%j = add i31 %j_i, 1" [./type.h:294]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_45_i, label %0, label %.loopexit.loopexit" [./type.h:294]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i31 %j_i to i19" [./type.h:298]   --->   Operation 33 'trunc' 'tmp_23' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.30ns)   --->   "%tmp_s = add i19 %tmp, %tmp_23" [./type.h:298]   --->   Operation 34 'add' 'tmp_s' <Predicate = (tmp_45_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [./type.h:294]   --->   Operation 35 'specregionbegin' 'tmp_i_40' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:296]   --->   Operation 36 'specpipeline' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:297]   --->   Operation 37 'specregionbegin' 'tmp_32_i' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:297]   --->   Operation 38 'specprotocol' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.26ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mat_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:297]   --->   Operation 39 'read' 'tmp_22' <Predicate = (tmp_45_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_32_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:297]   --->   Operation 40 'specregionend' 'empty' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i19 %tmp_s to i64" [./type.h:298]   --->   Operation 41 'zext' 'tmp_14_cast' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%arr_val_addr = getelementptr [250000 x i8]* %arr_val, i64 0, i64 %tmp_14_cast" [./type.h:298]   --->   Operation 42 'getelementptr' 'arr_val_addr' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.99ns)   --->   "store i8 %tmp_22, i8* %arr_val_addr, align 1" [./type.h:298]   --->   Operation 43 'store' <Predicate = (tmp_45_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 250000> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp_i_40)" [./type.h:299]   --->   Operation 44 'specregionend' 'empty_41' <Predicate = (tmp_45_i)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:294]   --->   Operation 45 'br' <Predicate = (tmp_45_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	fifo read on port 'mat_rows_V' (./type.h:286) [12]  (2.26 ns)
	fifo write on port 'arr_rows' (./type.h:290) [14]  (2.26 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', ./type.h:293) [23]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_45_i', ./type.h:294) [32]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 4>: 4.26ns
The critical path consists of the following:
	fifo read on port 'mat_data_stream_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:297) [41]  (2.26 ns)
	'store' operation (./type.h:298) of variable 'tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:297 on array 'arr_val' [47]  (2 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
