// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "07/15/2019 17:16:08"

// 
// Device: Altera EP4CE40F29C6 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clock,
	reset,
	serial_in,
	serial_valid_in,
	serial_ready_in,
	serial_out,
	serial_rden_out,
	serial_wren_out);
input 	clock;
input 	reset;
input 	[7:0] serial_in;
input 	serial_valid_in;
input 	serial_ready_in;
output 	[7:0] serial_out;
output 	serial_rden_out;
output 	serial_wren_out;

// Design Ports Information
// serial_out[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[2]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[3]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[4]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[5]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[6]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[7]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_rden_out	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_wren_out	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_ready_in	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_valid_in	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[0]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[7]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[6]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[5]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[2]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_v.sdo");
// synopsys translate_on

wire \serial_out[0]~output_o ;
wire \serial_out[1]~output_o ;
wire \serial_out[2]~output_o ;
wire \serial_out[3]~output_o ;
wire \serial_out[4]~output_o ;
wire \serial_out[5]~output_o ;
wire \serial_out[6]~output_o ;
wire \serial_out[7]~output_o ;
wire \serial_rden_out~output_o ;
wire \serial_wren_out~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \PC~5_combout ;
wire \NextPC[2]~0_combout ;
wire \PC~0_combout ;
wire \NextPC[2]~1 ;
wire \NextPC[3]~2_combout ;
wire \PC~4_combout ;
wire \NextPC[3]~3 ;
wire \NextPC[4]~4_combout ;
wire \PC~3_combout ;
wire \NextPC[4]~5 ;
wire \NextPC[5]~6_combout ;
wire \PC~2_combout ;
wire \NextPC[5]~7 ;
wire \NextPC[6]~8_combout ;
wire \PC~1_combout ;
wire \NextPC[6]~9 ;
wire \NextPC[7]~10_combout ;
wire \PC~7_combout ;
wire \NextPC[7]~11 ;
wire \NextPC[8]~12_combout ;
wire \PC~6_combout ;
wire \NextPC[8]~13 ;
wire \NextPC[9]~14_combout ;
wire \InstructionMemory|rom~0_combout ;
wire \InstructionMemory|rom~4_combout ;
wire \InstructionMemory|out~3_combout ;
wire \InstructionMemory|rom~5_combout ;
wire \InstructionMemory|rom~1_combout ;
wire \InstructionMemory|rom~6_combout ;
wire \Controller|Equal4~0_combout ;
wire \Controller|Equal0~0_combout ;
wire \InstructionMemory|rom~7_combout ;
wire \InstructionMemory|rom~8_combout ;
wire \InstructionMemory|rom~9_combout ;
wire \InstructionMemory|rom~13_combout ;
wire \InstructionMemory|rom~14_combout ;
wire \InstructionMemory|rom~11_combout ;
wire \InstructionMemory|rom~10_combout ;
wire \InstructionMemory|rom~12_combout ;
wire \ALU|Equal2~0_combout ;
wire \InstructionMemory|rom~15_combout ;
wire \InstructionMemory|rom~16_combout ;
wire \ALU|Equal2~1_combout ;
wire \RegisterFile|registers[20][0]~feeder_combout ;
wire \InstructionMemory|out~4_combout ;
wire \InstructionMemory|rom~2_combout ;
wire \InstructionMemory|rom~22_combout ;
wire \RegisterFile|registers[20][2]~8_combout ;
wire \RegisterFile|registers[20][2]~9_combout ;
wire \RegisterFile|registers[20][0]~q ;
wire \RegisterFile|registers[0][0]~q ;
wire \InstructionMemory|rom~3_combout ;
wire \InstructionMemory|out~1_combout ;
wire \InstructionMemory|out~2_combout ;
wire \RegisterFile|Mux31~0_combout ;
wire \InstructionMemory|rom~17_combout ;
wire \InstructionMemory|rom~18_combout ;
wire \InstructionMemory|rom~20_combout ;
wire \InstructionMemory|rom~19_combout ;
wire \InstructionMemory|rom~21_combout ;
wire \InstructionMemory|out~0_combout ;
wire \RegisterFile|Mux63~0_combout ;
wire \ALU|AdderInputB[0]~44_combout ;
wire \ALU|Add0~1_cout ;
wire \ALU|Add0~2_combout ;
wire \ALU|Equal3~0_combout ;
wire \Controller|ALUFunction[1]~1_combout ;
wire \ALUMux|out[0]~81_combout ;
wire \Controller|ALUFunction[0]~0_combout ;
wire \ALU|O_out~57_combout ;
wire \ALU|O_out[2]~1_combout ;
wire \RegisterFile|registers[10][28]~5_combout ;
wire \RegisterFile|registers[10][31]~q ;
wire \RegisterFile|Mux32~0_combout ;
wire \ALUMux|out[31]~57_combout ;
wire \ALU|O_out[31]~0_combout ;
wire \ALU|O_out[31]~2_combout ;
wire \ALU|AdderInputB[31]~20_combout ;
wire \RegisterFile|registers[0][30]~q ;
wire \RegisterFile|registers[10][30]~q ;
wire \RegisterFile|Mux33~0_combout ;
wire \ALUMux|out[30]~58_combout ;
wire \ALU|O_out[30]~4_combout ;
wire \ALU|O_out[30]~5_combout ;
wire \ALU|AdderInputB[30]~21_combout ;
wire \RegisterFile|registers[0][29]~q ;
wire \RegisterFile|registers[20][29]~q ;
wire \RegisterFile|Mux2~0_combout ;
wire \ALUMux|out[29]~59_combout ;
wire \ALU|O_out[29]~7_combout ;
wire \ALU|O_out[29]~8_combout ;
wire \RegisterFile|registers[10][28]~q ;
wire \RegisterFile|Mux35~0_combout ;
wire \ALU|AdderInputB[28]~23_combout ;
wire \ALUMux|out[27]~61_combout ;
wire \RegisterFile|registers[0][27]~q ;
wire \RegisterFile|registers[20][27]~q ;
wire \RegisterFile|Mux4~0_combout ;
wire \ALU|O_out[27]~13_combout ;
wire \ALU|O_out[27]~14_combout ;
wire \RegisterFile|registers[20][26]~q ;
wire \RegisterFile|registers[0][26]~q ;
wire \RegisterFile|Mux5~0_combout ;
wire \RegisterFile|registers[10][25]~q ;
wire \RegisterFile|registers[0][25]~q ;
wire \RegisterFile|Mux38~0_combout ;
wire \ALUMux|out[25]~63_combout ;
wire \ALU|O_out[25]~19_combout ;
wire \ALU|O_out[25]~20_combout ;
wire \ALU|AdderInputB[25]~26_combout ;
wire \RegisterFile|registers[20][24]~q ;
wire \RegisterFile|registers[0][24]~q ;
wire \RegisterFile|Mux7~0_combout ;
wire \ALUMux|out[24]~64_combout ;
wire \ALU|O_out[24]~22_combout ;
wire \ALU|O_out[24]~23_combout ;
wire \RegisterFile|registers[20][23]~q ;
wire \RegisterFile|Mux8~0_combout ;
wire \ALUMux|out[23]~65_combout ;
wire \ALU|O_out[23]~25_combout ;
wire \ALU|O_out[23]~26_combout ;
wire \RegisterFile|registers[10][22]~q ;
wire \RegisterFile|registers[0][22]~q ;
wire \RegisterFile|Mux41~0_combout ;
wire \ALUMux|out[22]~67_combout ;
wire \ALU|O_out[22]~31_combout ;
wire \ALU|O_out[22]~32_combout ;
wire \ALU|AdderInputB[22]~29_combout ;
wire \RegisterFile|registers[20][21]~q ;
wire \RegisterFile|registers[0][21]~q ;
wire \RegisterFile|Mux10~0_combout ;
wire \RegisterFile|registers[10][20]~q ;
wire \RegisterFile|registers[0][20]~q ;
wire \RegisterFile|Mux43~0_combout ;
wire \ALUMux|out[20]~66_combout ;
wire \ALU|O_out[20]~28_combout ;
wire \ALU|O_out[20]~29_combout ;
wire \ALU|AdderInputB[20]~31_combout ;
wire \RegisterFile|registers[20][19]~q ;
wire \RegisterFile|registers[0][19]~feeder_combout ;
wire \RegisterFile|registers[0][19]~q ;
wire \RegisterFile|Mux12~0_combout ;
wire \ALUMux|out[19]~69_combout ;
wire \ALU|O_out[19]~37_combout ;
wire \ALU|O_out[19]~38_combout ;
wire \RegisterFile|registers[10][18]~q ;
wire \RegisterFile|Mux45~0_combout ;
wire \ALUMux|out[18]~70_combout ;
wire \ALU|O_out[18]~40_combout ;
wire \ALU|O_out[18]~41_combout ;
wire \ALU|AdderInputB[18]~33_combout ;
wire \RegisterFile|registers[10][17]~q ;
wire \RegisterFile|Mux46~0_combout ;
wire \ALUMux|out[17]~71_combout ;
wire \ALU|O_out[17]~43_combout ;
wire \ALU|O_out[17]~44_combout ;
wire \ALU|AdderInputB[17]~34_combout ;
wire \ALUMux|out[16]~72_combout ;
wire \RegisterFile|registers[20][16]~q ;
wire \RegisterFile|Mux15~0_combout ;
wire \ALU|O_out[16]~46_combout ;
wire \ALU|O_out[16]~47_combout ;
wire \RegisterFile|registers[10][15]~q ;
wire \RegisterFile|registers[0][15]~q ;
wire \RegisterFile|Mux48~0_combout ;
wire \ALUMux|out[15]~75_combout ;
wire \DataMux|out[15]~9_combout ;
wire \ALU|Equal4~0_combout ;
wire \DataMux|out[15]~10_combout ;
wire \DataMux|out[15]~28_combout ;
wire \ALU|AdderInputB[15]~36_combout ;
wire \RegisterFile|registers[10][14]~feeder_combout ;
wire \RegisterFile|registers[10][14]~q ;
wire \RegisterFile|Mux49~0_combout ;
wire \ALUMux|out[14]~76_combout ;
wire \DataMux|out[14]~12_combout ;
wire \DataMux|out[15]~27_combout ;
wire \ALU|AdderInputB[14]~37_combout ;
wire \RegisterFile|registers[10][13]~feeder_combout ;
wire \RegisterFile|registers[10][13]~q ;
wire \RegisterFile|Mux50~0_combout ;
wire \ALUMux|out[13]~77_combout ;
wire \DataMux|out[13]~14_combout ;
wire \ALU|AdderInputB[13]~38_combout ;
wire \RegisterFile|registers[20][12]~q ;
wire \RegisterFile|Mux19~0_combout ;
wire \RegisterFile|registers[10][12]~q ;
wire \ALUMux|out[12]~50_combout ;
wire \DataMux|out[12]~16_combout ;
wire \RegisterFile|registers[10][11]~q ;
wire \RegisterFile|Mux52~0_combout ;
wire \ALU|AdderInputB[11]~50_combout ;
wire \RegisterFile|registers[20][10]~q ;
wire \RegisterFile|registers[0][10]~feeder_combout ;
wire \RegisterFile|registers[0][10]~q ;
wire \RegisterFile|Mux21~0_combout ;
wire \RegisterFile|registers[20][9]~q ;
wire \RegisterFile|Mux22~0_combout ;
wire \RegisterFile|registers[10][9]~q ;
wire \ALUMux|out[9]~53_combout ;
wire \ALU|O_out[9]~66_combout ;
wire \ALU|O_out[9]~67_combout ;
wire \RegisterFile|registers[20][8]~q ;
wire \RegisterFile|Mux23~0_combout ;
wire \RegisterFile|registers[10][8]~q ;
wire \ALUMux|out[8]~54_combout ;
wire \ALU|O_out[8]~69_combout ;
wire \ALU|O_out[8]~70_combout ;
wire \DataMemory|Equal1~7_combout ;
wire \RegisterFile|registers[10][1]~feeder_combout ;
wire \RegisterFile|registers[10][1]~q ;
wire \RegisterFile|Mux62~0_combout ;
wire \RegisterFile|registers[10][6]~q ;
wire \RegisterFile|Mux57~0_combout ;
wire \RegisterFile|registers[20][7]~q ;
wire \RegisterFile|registers[0][7]~q ;
wire \RegisterFile|Mux24~0_combout ;
wire \ALUMux|out[7]~55_combout ;
wire \ALU|O_out[7]~72_combout ;
wire \ALU|O_out[7]~73_combout ;
wire \InstructionMemory|rom~23_combout ;
wire \InstructionMemory|rom~24_combout ;
wire \ALU|AdderInputB[6]~39_combout ;
wire \RegisterFile|registers[0][5]~q ;
wire \RegisterFile|registers[10][5]~q ;
wire \RegisterFile|Mux58~0_combout ;
wire \ALU|AdderInputB[5]~40_combout ;
wire \RegisterFile|registers[10][4]~q ;
wire \RegisterFile|registers[0][4]~feeder_combout ;
wire \RegisterFile|registers[0][4]~q ;
wire \RegisterFile|Mux59~0_combout ;
wire \ALU|AdderInputB[4]~41_combout ;
wire \RegisterFile|registers[10][3]~feeder_combout ;
wire \RegisterFile|registers[10][3]~q ;
wire \RegisterFile|registers[0][3]~feeder_combout ;
wire \RegisterFile|registers[0][3]~q ;
wire \RegisterFile|Mux60~0_combout ;
wire \ALU|AdderInputB[3]~42_combout ;
wire \RegisterFile|registers[0][2]~feeder_combout ;
wire \RegisterFile|registers[0][2]~q ;
wire \RegisterFile|registers[10][2]~feeder_combout ;
wire \RegisterFile|registers[10][2]~q ;
wire \RegisterFile|Mux61~0_combout ;
wire \ALU|AdderInputB[2]~43_combout ;
wire \ALU|AdderInputB[1]~48_combout ;
wire \ALU|Add0~3 ;
wire \ALU|Add0~5 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~15 ;
wire \ALU|Add0~16_combout ;
wire \ALU|O_out[7]~74_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \serial_in[6]~input_o ;
wire \ALU|Add0~8_combout ;
wire \DataMux|out[1]~8_combout ;
wire \DataMux|out[1]~19_combout ;
wire \DataMux|out[1]~29_combout ;
wire \DataMux|out[1]~30_combout ;
wire \DataMux|out[6]~21_combout ;
wire \RegisterFile|registers~53_combout ;
wire \RegisterFile|registers[0][6]~feeder_combout ;
wire \RegisterFile|registers[0][6]~q ;
wire \RegisterFile|registers[20][6]~q ;
wire \RegisterFile|Mux25~0_combout ;
wire \ALUMux|out[6]~78_combout ;
wire \ALU|O_out[6]~75_combout ;
wire \ALU|O_out[6]~76_combout ;
wire \ALU|Add0~14_combout ;
wire \ALU|O_out[6]~77_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \serial_in[5]~input_o ;
wire \DataMux|out[5]~22_combout ;
wire \RegisterFile|registers~54_combout ;
wire \RegisterFile|registers[20][5]~q ;
wire \RegisterFile|Mux26~0_combout ;
wire \ALU|Add0~12_combout ;
wire \ALUMux|out[5]~56_combout ;
wire \ALU|O_out[5]~78_combout ;
wire \ALU|O_out[5]~79_combout ;
wire \ALU|O_out[5]~80_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ;
wire \serial_in[4]~input_o ;
wire \DataMux|out[4]~23_combout ;
wire \RegisterFile|registers~55_combout ;
wire \RegisterFile|registers[20][4]~q ;
wire \RegisterFile|Mux27~0_combout ;
wire \ALU|Add0~10_combout ;
wire \ALUMux|out[4]~79_combout ;
wire \ALU|O_out[4]~81_combout ;
wire \ALU|O_out[4]~82_combout ;
wire \ALU|O_out[4]~83_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \serial_in[3]~input_o ;
wire \DataMux|out[3]~24_combout ;
wire \RegisterFile|registers~56_combout ;
wire \RegisterFile|registers[20][3]~q ;
wire \RegisterFile|Mux28~0_combout ;
wire \ALUMux|out[3]~74_combout ;
wire \ALU|O_out[3]~52_combout ;
wire \ALU|O_out[3]~53_combout ;
wire \ALU|O_out[3]~54_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \serial_in[1]~input_o ;
wire \DataMux|out[1]~26_combout ;
wire \RegisterFile|registers~58_combout ;
wire \RegisterFile|registers[0][1]~feeder_combout ;
wire \RegisterFile|registers[0][1]~q ;
wire \RegisterFile|registers[20][1]~q ;
wire \RegisterFile|Mux30~0_combout ;
wire \ALUMux|out[1]~80_combout ;
wire \ALU|O_out[1]~84_combout ;
wire \ALU|O_out[1]~85_combout ;
wire \ALU|Add0~4_combout ;
wire \ALU|O_out[1]~86_combout ;
wire \Controller|MemoryWE~0_combout ;
wire \DataMemory|data_seg|mem0~0_combout ;
wire \DataMemory|stack_seg|mem0~0_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \serial_in[7]~input_o ;
wire \DataMux|out[7]~20_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \RegisterFile|registers~52_combout ;
wire \RegisterFile|registers[10][7]~q ;
wire \RegisterFile|Mux56~0_combout ;
wire \ALU|AdderInputB[7]~47_combout ;
wire \ALU|Add0~17 ;
wire \ALU|Add0~18_combout ;
wire \ALU|O_out[8]~71_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \RegisterFile|registers~50_combout ;
wire \RegisterFile|registers~51_combout ;
wire \RegisterFile|registers[0][8]~q ;
wire \RegisterFile|Mux55~0_combout ;
wire \ALU|AdderInputB[8]~46_combout ;
wire \ALU|Add0~19 ;
wire \ALU|Add0~20_combout ;
wire \ALU|O_out[9]~68_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \RegisterFile|registers~48_combout ;
wire \RegisterFile|registers~49_combout ;
wire \RegisterFile|registers[0][9]~q ;
wire \RegisterFile|Mux54~0_combout ;
wire \ALU|AdderInputB[9]~45_combout ;
wire \ALU|Add0~21 ;
wire \ALU|Add0~22_combout ;
wire \ALUMux|out[10]~52_combout ;
wire \ALU|O_out[10]~63_combout ;
wire \ALU|O_out[10]~64_combout ;
wire \ALU|O_out[10]~65_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \RegisterFile|registers~46_combout ;
wire \RegisterFile|registers~47_combout ;
wire \RegisterFile|registers[10][10]~q ;
wire \RegisterFile|Mux53~0_combout ;
wire \ALU|AdderInputB[10]~51_combout ;
wire \ALU|Add0~23 ;
wire \ALU|Add0~24_combout ;
wire \ALUMux|out[11]~51_combout ;
wire \ALU|O_out[11]~60_combout ;
wire \ALU|O_out[11]~61_combout ;
wire \ALU|O_out[11]~62_combout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \RegisterFile|registers~44_combout ;
wire \RegisterFile|registers~45_combout ;
wire \RegisterFile|registers[0][11]~q ;
wire \RegisterFile|registers[20][11]~q ;
wire \RegisterFile|Mux20~0_combout ;
wire \ALU|Add0~25 ;
wire \ALU|Add0~26_combout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|Selector19~0_combout ;
wire \DataMux|out[12]~17_combout ;
wire \RegisterFile|registers~43_combout ;
wire \RegisterFile|registers[0][12]~q ;
wire \RegisterFile|Mux51~0_combout ;
wire \ALU|AdderInputB[12]~49_combout ;
wire \ALU|Add0~27 ;
wire \ALU|Add0~28_combout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|Selector18~0_combout ;
wire \DataMux|out[13]~15_combout ;
wire \RegisterFile|registers~42_combout ;
wire \RegisterFile|registers[0][13]~q ;
wire \RegisterFile|registers[20][13]~q ;
wire \RegisterFile|Mux18~0_combout ;
wire \ALU|Add0~29 ;
wire \ALU|Add0~30_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|Selector17~0_combout ;
wire \DataMux|out[14]~13_combout ;
wire \RegisterFile|registers~41_combout ;
wire \RegisterFile|registers[0][14]~q ;
wire \RegisterFile|registers[20][14]~q ;
wire \RegisterFile|Mux17~0_combout ;
wire \ALU|Add0~31 ;
wire \ALU|Add0~32_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \DataMemory|Selector16~0_combout ;
wire \DataMux|out[15]~11_combout ;
wire \RegisterFile|registers~40_combout ;
wire \RegisterFile|registers[20][15]~q ;
wire \RegisterFile|Mux16~0_combout ;
wire \ALU|Add0~33 ;
wire \ALU|Add0~34_combout ;
wire \ALU|O_out[16]~48_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \RegisterFile|registers~38_combout ;
wire \RegisterFile|registers~39_combout ;
wire \RegisterFile|registers[0][16]~q ;
wire \RegisterFile|registers[10][16]~q ;
wire \RegisterFile|Mux47~0_combout ;
wire \ALU|AdderInputB[16]~35_combout ;
wire \ALU|Add0~35 ;
wire \ALU|Add0~36_combout ;
wire \ALU|O_out[17]~45_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \RegisterFile|registers~36_combout ;
wire \RegisterFile|registers~37_combout ;
wire \RegisterFile|registers[0][17]~q ;
wire \RegisterFile|registers[20][17]~q ;
wire \RegisterFile|Mux14~0_combout ;
wire \ALU|Add0~37 ;
wire \ALU|Add0~38_combout ;
wire \ALU|O_out[18]~42_combout ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \RegisterFile|registers~34_combout ;
wire \RegisterFile|registers~35_combout ;
wire \RegisterFile|registers[0][18]~q ;
wire \RegisterFile|registers[20][18]~q ;
wire \RegisterFile|Mux13~0_combout ;
wire \ALU|Add0~39 ;
wire \ALU|Add0~40_combout ;
wire \ALU|O_out[19]~39_combout ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \RegisterFile|registers~32_combout ;
wire \RegisterFile|registers~33_combout ;
wire \RegisterFile|registers[10][19]~q ;
wire \RegisterFile|Mux44~0_combout ;
wire \ALU|AdderInputB[19]~32_combout ;
wire \ALU|Add0~41 ;
wire \ALU|Add0~42_combout ;
wire \ALU|O_out[20]~30_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \RegisterFile|registers~30_combout ;
wire \RegisterFile|registers~31_combout ;
wire \RegisterFile|registers[20][20]~q ;
wire \RegisterFile|Mux11~0_combout ;
wire \ALU|Add0~43 ;
wire \ALU|Add0~44_combout ;
wire \ALUMux|out[21]~68_combout ;
wire \ALU|O_out[21]~34_combout ;
wire \ALU|O_out[21]~35_combout ;
wire \ALU|O_out[21]~36_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \RegisterFile|registers~28_combout ;
wire \RegisterFile|registers~29_combout ;
wire \RegisterFile|registers[10][21]~q ;
wire \RegisterFile|Mux42~0_combout ;
wire \ALU|AdderInputB[21]~30_combout ;
wire \ALU|Add0~45 ;
wire \ALU|Add0~46_combout ;
wire \ALU|O_out[22]~33_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \RegisterFile|registers~26_combout ;
wire \RegisterFile|registers~27_combout ;
wire \RegisterFile|registers[20][22]~q ;
wire \RegisterFile|Mux9~0_combout ;
wire \ALU|Add0~47 ;
wire \ALU|Add0~48_combout ;
wire \ALU|O_out[23]~27_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \RegisterFile|registers~24_combout ;
wire \RegisterFile|registers~25_combout ;
wire \RegisterFile|registers[0][23]~feeder_combout ;
wire \RegisterFile|registers[0][23]~q ;
wire \RegisterFile|registers[10][23]~feeder_combout ;
wire \RegisterFile|registers[10][23]~q ;
wire \RegisterFile|Mux40~0_combout ;
wire \ALU|AdderInputB[23]~28_combout ;
wire \ALU|Add0~49 ;
wire \ALU|Add0~50_combout ;
wire \ALU|O_out[24]~24_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \RegisterFile|registers~22_combout ;
wire \RegisterFile|registers~23_combout ;
wire \RegisterFile|registers[10][24]~q ;
wire \RegisterFile|Mux39~0_combout ;
wire \ALU|AdderInputB[24]~27_combout ;
wire \ALU|Add0~51 ;
wire \ALU|Add0~52_combout ;
wire \ALU|O_out[25]~21_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \RegisterFile|registers~20_combout ;
wire \RegisterFile|registers~21_combout ;
wire \RegisterFile|registers[20][25]~q ;
wire \RegisterFile|Mux6~0_combout ;
wire \ALU|Add0~53 ;
wire \ALU|Add0~55 ;
wire \ALU|Add0~56_combout ;
wire \ALU|O_out[27]~15_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \RegisterFile|registers~16_combout ;
wire \RegisterFile|registers~17_combout ;
wire \RegisterFile|registers[10][27]~q ;
wire \RegisterFile|Mux36~0_combout ;
wire \ALU|AdderInputB[27]~24_combout ;
wire \ALU|Add0~57 ;
wire \ALU|Add0~58_combout ;
wire \ALUMux|out[28]~60_combout ;
wire \ALU|O_out[28]~10_combout ;
wire \ALU|O_out[28]~11_combout ;
wire \ALU|O_out[28]~12_combout ;
wire \DataMemory|Equal1~2_combout ;
wire \DataMemory|Equal1~3_combout ;
wire \DataMemory|Equal1~4_combout ;
wire \DataMemory|Equal1~5_combout ;
wire \DataMemory|Equal1~6_combout ;
wire \DataMux|out[1]~18_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \serial_in[2]~input_o ;
wire \DataMux|out[2]~25_combout ;
wire \RegisterFile|registers~57_combout ;
wire \RegisterFile|registers[20][2]~q ;
wire \RegisterFile|Mux29~0_combout ;
wire \ALUMux|out[2]~73_combout ;
wire \ALU|O_out[2]~49_combout ;
wire \ALU|O_out[2]~50_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|O_out[2]~51_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \RegisterFile|registers~18_combout ;
wire \RegisterFile|registers~19_combout ;
wire \RegisterFile|registers[10][26]~q ;
wire \RegisterFile|Mux37~0_combout ;
wire \ALU|AdderInputB[26]~25_combout ;
wire \ALU|Add0~54_combout ;
wire \ALUMux|out[26]~62_combout ;
wire \ALU|O_out[26]~16_combout ;
wire \ALU|O_out[26]~17_combout ;
wire \ALU|O_out[26]~18_combout ;
wire \DataMemory|Equal0~0_combout ;
wire \DataMemory|Equal0~1_combout ;
wire \DataMemory|Equal0~2_combout ;
wire \DataMemory|Equal0~3_combout ;
wire \DataMemory|Equal0~4_combout ;
wire \DataMemory|data_seg|mem0~1_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \RegisterFile|registers~14_combout ;
wire \RegisterFile|registers~15_combout ;
wire \RegisterFile|registers[0][28]~q ;
wire \RegisterFile|registers[20][28]~q ;
wire \RegisterFile|Mux3~0_combout ;
wire \ALU|Add0~59 ;
wire \ALU|Add0~60_combout ;
wire \ALU|O_out[29]~9_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \RegisterFile|registers~12_combout ;
wire \RegisterFile|registers~13_combout ;
wire \RegisterFile|registers[10][29]~q ;
wire \RegisterFile|Mux34~0_combout ;
wire \ALU|AdderInputB[29]~22_combout ;
wire \ALU|Add0~61 ;
wire \ALU|Add0~62_combout ;
wire \ALU|O_out[30]~6_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \RegisterFile|registers~10_combout ;
wire \RegisterFile|registers~11_combout ;
wire \RegisterFile|registers[20][30]~q ;
wire \RegisterFile|Mux1~0_combout ;
wire \ALU|Add0~63 ;
wire \ALU|Add0~64_combout ;
wire \ALU|O_out[31]~3_combout ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \RegisterFile|registers~6_combout ;
wire \RegisterFile|registers~7_combout ;
wire \RegisterFile|registers[0][31]~q ;
wire \RegisterFile|registers[20][31]~q ;
wire \RegisterFile|Mux0~0_combout ;
wire \ALU|LessThan1~1_cout ;
wire \ALU|LessThan1~3_cout ;
wire \ALU|LessThan1~5_cout ;
wire \ALU|LessThan1~7_cout ;
wire \ALU|LessThan1~9_cout ;
wire \ALU|LessThan1~11_cout ;
wire \ALU|LessThan1~13_cout ;
wire \ALU|LessThan1~15_cout ;
wire \ALU|LessThan1~17_cout ;
wire \ALU|LessThan1~19_cout ;
wire \ALU|LessThan1~21_cout ;
wire \ALU|LessThan1~23_cout ;
wire \ALU|LessThan1~25_cout ;
wire \ALU|LessThan1~27_cout ;
wire \ALU|LessThan1~29_cout ;
wire \ALU|LessThan1~31_cout ;
wire \ALU|LessThan1~33_cout ;
wire \ALU|LessThan1~35_cout ;
wire \ALU|LessThan1~37_cout ;
wire \ALU|LessThan1~39_cout ;
wire \ALU|LessThan1~41_cout ;
wire \ALU|LessThan1~43_cout ;
wire \ALU|LessThan1~45_cout ;
wire \ALU|LessThan1~47_cout ;
wire \ALU|LessThan1~49_cout ;
wire \ALU|LessThan1~51_cout ;
wire \ALU|LessThan1~53_cout ;
wire \ALU|LessThan1~55_cout ;
wire \ALU|LessThan1~57_cout ;
wire \ALU|LessThan1~59_cout ;
wire \ALU|LessThan1~61_cout ;
wire \ALU|LessThan1~62_combout ;
wire \ALU|LessThan0~1_cout ;
wire \ALU|LessThan0~3_cout ;
wire \ALU|LessThan0~5_cout ;
wire \ALU|LessThan0~7_cout ;
wire \ALU|LessThan0~9_cout ;
wire \ALU|LessThan0~11_cout ;
wire \ALU|LessThan0~13_cout ;
wire \ALU|LessThan0~15_cout ;
wire \ALU|LessThan0~17_cout ;
wire \ALU|LessThan0~19_cout ;
wire \ALU|LessThan0~21_cout ;
wire \ALU|LessThan0~23_cout ;
wire \ALU|LessThan0~25_cout ;
wire \ALU|LessThan0~27_cout ;
wire \ALU|LessThan0~29_cout ;
wire \ALU|LessThan0~31_cout ;
wire \ALU|LessThan0~33_cout ;
wire \ALU|LessThan0~35_cout ;
wire \ALU|LessThan0~37_cout ;
wire \ALU|LessThan0~39_cout ;
wire \ALU|LessThan0~41_cout ;
wire \ALU|LessThan0~43_cout ;
wire \ALU|LessThan0~45_cout ;
wire \ALU|LessThan0~47_cout ;
wire \ALU|LessThan0~49_cout ;
wire \ALU|LessThan0~51_cout ;
wire \ALU|LessThan0~53_cout ;
wire \ALU|LessThan0~55_cout ;
wire \ALU|LessThan0~57_cout ;
wire \ALU|LessThan0~59_cout ;
wire \ALU|LessThan0~61_cout ;
wire \ALU|LessThan0~62_combout ;
wire \ALU|O_out~55_combout ;
wire \ALU|O_out~56_combout ;
wire \ALU|O_out[0]~58_combout ;
wire \ALU|O_out[0]~59_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \serial_in[0]~input_o ;
wire \serial_valid_in~input_o ;
wire \serial_ready_in~input_o ;
wire \RegisterFile|registers~0_combout ;
wire \RegisterFile|registers~1_combout ;
wire \DataMemory|ser|Equal0~2_combout ;
wire \RegisterFile|registers~2_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \RegisterFile|registers~3_combout ;
wire \RegisterFile|registers~4_combout ;
wire \RegisterFile|registers[10][0]~feeder_combout ;
wire \RegisterFile|registers[10][0]~q ;
wire \DataMemory|ser|sbyte~0_combout ;
wire \DataMemory|ser|sbyte[7]~1_combout ;
wire \DataMemory|ser|sbyte[7]~2_combout ;
wire \DataMemory|ser|sbyte~3_combout ;
wire \DataMemory|ser|sbyte~4_combout ;
wire \DataMemory|ser|sbyte~5_combout ;
wire \DataMemory|ser|sbyte~6_combout ;
wire \DataMemory|ser|sbyte~7_combout ;
wire \DataMemory|ser|sbyte~8_combout ;
wire \DataMemory|ser|sbyte~9_combout ;
wire \DataMemory|ser|write_en~q ;
wire [31:0] \InstructionMemory|out ;
wire [7:0] \DataMemory|ser|sbyte ;
wire [31:0] PC;
wire [31:0] \DataMux|out ;

wire [8:0] \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;

assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [4];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [5];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [6];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [7];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [8];

assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [4];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [5];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [6];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [7];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [8];

assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];

assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \serial_out[0]~output (
	.i(\DataMemory|ser|sbyte [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[0]~output .bus_hold = "false";
defparam \serial_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N2
cycloneive_io_obuf \serial_out[1]~output (
	.i(\DataMemory|ser|sbyte [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[1]~output .bus_hold = "false";
defparam \serial_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \serial_out[2]~output (
	.i(\DataMemory|ser|sbyte [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[2]~output .bus_hold = "false";
defparam \serial_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N16
cycloneive_io_obuf \serial_out[3]~output (
	.i(\DataMemory|ser|sbyte [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[3]~output .bus_hold = "false";
defparam \serial_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N9
cycloneive_io_obuf \serial_out[4]~output (
	.i(\DataMemory|ser|sbyte [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[4]~output .bus_hold = "false";
defparam \serial_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N2
cycloneive_io_obuf \serial_out[5]~output (
	.i(\DataMemory|ser|sbyte [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[5]~output .bus_hold = "false";
defparam \serial_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N9
cycloneive_io_obuf \serial_out[6]~output (
	.i(\DataMemory|ser|sbyte [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[6]~output .bus_hold = "false";
defparam \serial_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N23
cycloneive_io_obuf \serial_out[7]~output (
	.i(\DataMemory|ser|sbyte [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[7]~output .bus_hold = "false";
defparam \serial_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \serial_rden_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_rden_out~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_rden_out~output .bus_hold = "false";
defparam \serial_rden_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \serial_wren_out~output (
	.i(\DataMemory|ser|write_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_wren_out~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_wren_out~output .bus_hold = "false";
defparam \serial_wren_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N30
cycloneive_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = (\NextPC[2]~0_combout ) # (\reset~input_o )

	.dataa(\NextPC[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC~5 .lut_mask = 16'hFFAA;
defparam \PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N31
dffeas \PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N12
cycloneive_lcell_comb \NextPC[2]~0 (
// Equation(s):
// \NextPC[2]~0_combout  = PC[2] $ (VCC)
// \NextPC[2]~1  = CARRY(PC[2])

	.dataa(PC[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\NextPC[2]~0_combout ),
	.cout(\NextPC[2]~1 ));
// synopsys translate_off
defparam \NextPC[2]~0 .lut_mask = 16'h55AA;
defparam \NextPC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N8
cycloneive_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = (\NextPC[7]~10_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\NextPC[7]~10_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC~0 .lut_mask = 16'hFFF0;
defparam \PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N9
dffeas \PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N14
cycloneive_lcell_comb \NextPC[3]~2 (
// Equation(s):
// \NextPC[3]~2_combout  = (PC[3] & (!\NextPC[2]~1 )) # (!PC[3] & ((\NextPC[2]~1 ) # (GND)))
// \NextPC[3]~3  = CARRY((!\NextPC[2]~1 ) # (!PC[3]))

	.dataa(gnd),
	.datab(PC[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[2]~1 ),
	.combout(\NextPC[3]~2_combout ),
	.cout(\NextPC[3]~3 ));
// synopsys translate_off
defparam \NextPC[3]~2 .lut_mask = 16'h3C3F;
defparam \NextPC[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N28
cycloneive_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = (\NextPC[3]~2_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\NextPC[3]~2_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC~4 .lut_mask = 16'hFFF0;
defparam \PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N29
dffeas \PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N16
cycloneive_lcell_comb \NextPC[4]~4 (
// Equation(s):
// \NextPC[4]~4_combout  = (PC[4] & (\NextPC[3]~3  $ (GND))) # (!PC[4] & (!\NextPC[3]~3  & VCC))
// \NextPC[4]~5  = CARRY((PC[4] & !\NextPC[3]~3 ))

	.dataa(PC[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[3]~3 ),
	.combout(\NextPC[4]~4_combout ),
	.cout(\NextPC[4]~5 ));
// synopsys translate_off
defparam \NextPC[4]~4 .lut_mask = 16'hA50A;
defparam \NextPC[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N6
cycloneive_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = (\NextPC[4]~4_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(\NextPC[4]~4_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC~3 .lut_mask = 16'hFFCC;
defparam \PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N7
dffeas \PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N18
cycloneive_lcell_comb \NextPC[5]~6 (
// Equation(s):
// \NextPC[5]~6_combout  = (PC[5] & (!\NextPC[4]~5 )) # (!PC[5] & ((\NextPC[4]~5 ) # (GND)))
// \NextPC[5]~7  = CARRY((!\NextPC[4]~5 ) # (!PC[5]))

	.dataa(PC[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[4]~5 ),
	.combout(\NextPC[5]~6_combout ),
	.cout(\NextPC[5]~7 ));
// synopsys translate_off
defparam \NextPC[5]~6 .lut_mask = 16'h5A5F;
defparam \NextPC[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N2
cycloneive_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = (\NextPC[5]~6_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(\NextPC[5]~6_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC~2 .lut_mask = 16'hFFCC;
defparam \PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N3
dffeas \PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N20
cycloneive_lcell_comb \NextPC[6]~8 (
// Equation(s):
// \NextPC[6]~8_combout  = (PC[6] & (\NextPC[5]~7  $ (GND))) # (!PC[6] & (!\NextPC[5]~7  & VCC))
// \NextPC[6]~9  = CARRY((PC[6] & !\NextPC[5]~7 ))

	.dataa(PC[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[5]~7 ),
	.combout(\NextPC[6]~8_combout ),
	.cout(\NextPC[6]~9 ));
// synopsys translate_off
defparam \NextPC[6]~8 .lut_mask = 16'hA50A;
defparam \NextPC[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N4
cycloneive_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = (\NextPC[6]~8_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(\NextPC[6]~8_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC~1 .lut_mask = 16'hFFCC;
defparam \PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N5
dffeas \PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N22
cycloneive_lcell_comb \NextPC[7]~10 (
// Equation(s):
// \NextPC[7]~10_combout  = (PC[7] & (!\NextPC[6]~9 )) # (!PC[7] & ((\NextPC[6]~9 ) # (GND)))
// \NextPC[7]~11  = CARRY((!\NextPC[6]~9 ) # (!PC[7]))

	.dataa(gnd),
	.datab(PC[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[6]~9 ),
	.combout(\NextPC[7]~10_combout ),
	.cout(\NextPC[7]~11 ));
// synopsys translate_off
defparam \NextPC[7]~10 .lut_mask = 16'h3C3F;
defparam \NextPC[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N2
cycloneive_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = (\NextPC[9]~14_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\NextPC[9]~14_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC~7 .lut_mask = 16'hFFF0;
defparam \PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N3
dffeas \PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N24
cycloneive_lcell_comb \NextPC[8]~12 (
// Equation(s):
// \NextPC[8]~12_combout  = (PC[8] & (\NextPC[7]~11  $ (GND))) # (!PC[8] & (!\NextPC[7]~11  & VCC))
// \NextPC[8]~13  = CARRY((PC[8] & !\NextPC[7]~11 ))

	.dataa(gnd),
	.datab(PC[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[7]~11 ),
	.combout(\NextPC[8]~12_combout ),
	.cout(\NextPC[8]~13 ));
// synopsys translate_off
defparam \NextPC[8]~12 .lut_mask = 16'hC30C;
defparam \NextPC[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N4
cycloneive_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = (\NextPC[8]~12_combout ) # (\reset~input_o )

	.dataa(gnd),
	.datab(\NextPC[8]~12_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC~6 .lut_mask = 16'hFFCC;
defparam \PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N5
dffeas \PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N26
cycloneive_lcell_comb \NextPC[9]~14 (
// Equation(s):
// \NextPC[9]~14_combout  = \NextPC[8]~13  $ (PC[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[9]),
	.cin(\NextPC[8]~13 ),
	.combout(\NextPC[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \NextPC[9]~14 .lut_mask = 16'h0FF0;
defparam \NextPC[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N0
cycloneive_lcell_comb \InstructionMemory|rom~0 (
// Equation(s):
// \InstructionMemory|rom~0_combout  = (!\NextPC[7]~10_combout  & (!\NextPC[9]~14_combout  & !\NextPC[8]~12_combout ))

	.dataa(\NextPC[7]~10_combout ),
	.datab(gnd),
	.datac(\NextPC[9]~14_combout ),
	.datad(\NextPC[8]~12_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~0 .lut_mask = 16'h0005;
defparam \InstructionMemory|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N22
cycloneive_lcell_comb \InstructionMemory|rom~4 (
// Equation(s):
// \InstructionMemory|rom~4_combout  = (\NextPC[6]~8_combout  & (((!\NextPC[5]~6_combout )) # (!\NextPC[4]~4_combout ))) # (!\NextPC[6]~8_combout  & ((\NextPC[5]~6_combout ) # ((\NextPC[4]~4_combout  & \NextPC[3]~2_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~4 .lut_mask = 16'h7E7A;
defparam \InstructionMemory|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N4
cycloneive_lcell_comb \InstructionMemory|out~3 (
// Equation(s):
// \InstructionMemory|out~3_combout  = (!\NextPC[2]~0_combout  & (\InstructionMemory|rom~0_combout  & (!\reset~input_o  & \InstructionMemory|rom~4_combout )))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\reset~input_o ),
	.datad(\InstructionMemory|rom~4_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~3 .lut_mask = 16'h0400;
defparam \InstructionMemory|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N5
dffeas \InstructionMemory|out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[2] .is_wysiwyg = "true";
defparam \InstructionMemory|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N20
cycloneive_lcell_comb \InstructionMemory|rom~5 (
// Equation(s):
// \InstructionMemory|rom~5_combout  = (!\NextPC[5]~6_combout  & (\NextPC[4]~4_combout  $ (((\NextPC[3]~2_combout ) # (\NextPC[2]~0_combout )))))

	.dataa(\NextPC[3]~2_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[2]~0_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~5 .lut_mask = 16'h0306;
defparam \InstructionMemory|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N2
cycloneive_lcell_comb \InstructionMemory|rom~1 (
// Equation(s):
// \InstructionMemory|rom~1_combout  = (\NextPC[5]~6_combout  & ((\NextPC[4]~4_combout ) # ((\NextPC[3]~2_combout  & \NextPC[2]~0_combout ))))

	.dataa(\NextPC[5]~6_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[3]~2_combout ),
	.datad(\NextPC[2]~0_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~1 .lut_mask = 16'hA888;
defparam \InstructionMemory|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N12
cycloneive_lcell_comb \InstructionMemory|rom~6 (
// Equation(s):
// \InstructionMemory|rom~6_combout  = (\InstructionMemory|rom~0_combout  & ((\NextPC[6]~8_combout  & ((!\InstructionMemory|rom~1_combout ))) # (!\NextPC[6]~8_combout  & (!\InstructionMemory|rom~5_combout ))))

	.dataa(\InstructionMemory|rom~5_combout ),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\NextPC[6]~8_combout ),
	.datad(\InstructionMemory|rom~1_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~6 .lut_mask = 16'h04C4;
defparam \InstructionMemory|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N13
dffeas \InstructionMemory|out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[5] .is_wysiwyg = "true";
defparam \InstructionMemory|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N22
cycloneive_lcell_comb \Controller|Equal4~0 (
// Equation(s):
// \Controller|Equal4~0_combout  = (\InstructionMemory|out [5]) # (!\InstructionMemory|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|out [2]),
	.datad(\InstructionMemory|out [5]),
	.cin(gnd),
	.combout(\Controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal4~0 .lut_mask = 16'hFF0F;
defparam \Controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N26
cycloneive_lcell_comb \Controller|Equal0~0 (
// Equation(s):
// \Controller|Equal0~0_combout  = (!\InstructionMemory|out [2] & !\InstructionMemory|out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|out [2]),
	.datad(\InstructionMemory|out [5]),
	.cin(gnd),
	.combout(\Controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal0~0 .lut_mask = 16'h000F;
defparam \Controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N6
cycloneive_lcell_comb \InstructionMemory|rom~7 (
// Equation(s):
// \InstructionMemory|rom~7_combout  = (\NextPC[5]~6_combout  & (!\NextPC[6]~8_combout  & ((!\NextPC[2]~0_combout ) # (!\NextPC[3]~2_combout )))) # (!\NextPC[5]~6_combout  & ((\NextPC[3]~2_combout ) # ((\NextPC[6]~8_combout  & !\NextPC[2]~0_combout ))))

	.dataa(\NextPC[3]~2_combout ),
	.datab(\NextPC[5]~6_combout ),
	.datac(\NextPC[6]~8_combout ),
	.datad(\NextPC[2]~0_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~7 .lut_mask = 16'h263E;
defparam \InstructionMemory|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N28
cycloneive_lcell_comb \InstructionMemory|rom~8 (
// Equation(s):
// \InstructionMemory|rom~8_combout  = (\NextPC[5]~6_combout  & (((!\NextPC[2]~0_combout ) # (!\NextPC[6]~8_combout )) # (!\NextPC[3]~2_combout ))) # (!\NextPC[5]~6_combout  & (((\NextPC[6]~8_combout ))))

	.dataa(\NextPC[5]~6_combout ),
	.datab(\NextPC[3]~2_combout ),
	.datac(\NextPC[6]~8_combout ),
	.datad(\NextPC[2]~0_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~8 .lut_mask = 16'h7AFA;
defparam \InstructionMemory|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N30
cycloneive_lcell_comb \InstructionMemory|rom~9 (
// Equation(s):
// \InstructionMemory|rom~9_combout  = (\InstructionMemory|rom~0_combout  & ((\NextPC[4]~4_combout  & (\InstructionMemory|rom~7_combout )) # (!\NextPC[4]~4_combout  & ((\InstructionMemory|rom~8_combout )))))

	.dataa(\InstructionMemory|rom~7_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\InstructionMemory|rom~0_combout ),
	.datad(\InstructionMemory|rom~8_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~9 .lut_mask = 16'hB080;
defparam \InstructionMemory|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N31
dffeas \InstructionMemory|out[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[26] .is_wysiwyg = "true";
defparam \InstructionMemory|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N10
cycloneive_lcell_comb \InstructionMemory|rom~13 (
// Equation(s):
// \InstructionMemory|rom~13_combout  = (!\NextPC[7]~10_combout  & (!\NextPC[8]~12_combout  & (!\NextPC[9]~14_combout  & \NextPC[2]~0_combout )))

	.dataa(\NextPC[7]~10_combout ),
	.datab(\NextPC[8]~12_combout ),
	.datac(\NextPC[9]~14_combout ),
	.datad(\NextPC[2]~0_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~13 .lut_mask = 16'h0100;
defparam \InstructionMemory|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N16
cycloneive_lcell_comb \InstructionMemory|rom~14 (
// Equation(s):
// \InstructionMemory|rom~14_combout  = (\NextPC[6]~8_combout  & (!\NextPC[3]~2_combout  & (\InstructionMemory|rom~13_combout  & !\NextPC[5]~6_combout )))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[3]~2_combout ),
	.datac(\InstructionMemory|rom~13_combout ),
	.datad(\NextPC[5]~6_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~14 .lut_mask = 16'h0020;
defparam \InstructionMemory|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N17
dffeas \InstructionMemory|out[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[28] .is_wysiwyg = "true";
defparam \InstructionMemory|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N26
cycloneive_lcell_comb \InstructionMemory|rom~11 (
// Equation(s):
// \InstructionMemory|rom~11_combout  = (\NextPC[6]~8_combout  & (\NextPC[5]~6_combout  $ (((!\NextPC[4]~4_combout  & !\NextPC[3]~2_combout ))))) # (!\NextPC[6]~8_combout  & (\NextPC[4]~4_combout  & (!\NextPC[5]~6_combout  & !\NextPC[3]~2_combout )))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~11 .lut_mask = 16'hA086;
defparam \InstructionMemory|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N12
cycloneive_lcell_comb \InstructionMemory|rom~10 (
// Equation(s):
// \InstructionMemory|rom~10_combout  = (!\NextPC[6]~8_combout  & (!\NextPC[5]~6_combout  & (\NextPC[4]~4_combout  $ (\NextPC[3]~2_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~10 .lut_mask = 16'h0104;
defparam \InstructionMemory|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \InstructionMemory|rom~12 (
// Equation(s):
// \InstructionMemory|rom~12_combout  = (\InstructionMemory|rom~0_combout  & ((\NextPC[2]~0_combout  & (!\InstructionMemory|rom~11_combout )) # (!\NextPC[2]~0_combout  & ((\InstructionMemory|rom~10_combout )))))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\InstructionMemory|rom~11_combout ),
	.datad(\InstructionMemory|rom~10_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~12 .lut_mask = 16'h4C08;
defparam \InstructionMemory|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N9
dffeas \InstructionMemory|out[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[29] .is_wysiwyg = "true";
defparam \InstructionMemory|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N26
cycloneive_lcell_comb \ALU|Equal2~0 (
// Equation(s):
// \ALU|Equal2~0_combout  = (\InstructionMemory|out [5]) # ((\InstructionMemory|out [2]) # ((!\InstructionMemory|out [28] & \InstructionMemory|out [29])))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [28]),
	.datac(\InstructionMemory|out [29]),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~0 .lut_mask = 16'hFFBA;
defparam \ALU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N0
cycloneive_lcell_comb \InstructionMemory|rom~15 (
// Equation(s):
// \InstructionMemory|rom~15_combout  = (\NextPC[6]~8_combout  & (((!\NextPC[5]~6_combout  & \NextPC[3]~2_combout )))) # (!\NextPC[6]~8_combout  & ((\NextPC[4]~4_combout  & ((!\NextPC[3]~2_combout ))) # (!\NextPC[4]~4_combout  & (\NextPC[5]~6_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~15 .lut_mask = 16'h1A54;
defparam \InstructionMemory|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N16
cycloneive_lcell_comb \InstructionMemory|rom~16 (
// Equation(s):
// \InstructionMemory|rom~16_combout  = (\InstructionMemory|rom~0_combout  & ((\NextPC[2]~0_combout  & (\InstructionMemory|rom~15_combout )) # (!\NextPC[2]~0_combout  & ((\InstructionMemory|rom~4_combout )))))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\InstructionMemory|rom~15_combout ),
	.datad(\InstructionMemory|rom~4_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~16 .lut_mask = 16'hC480;
defparam \InstructionMemory|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N17
dffeas \InstructionMemory|out[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[27] .is_wysiwyg = "true";
defparam \InstructionMemory|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N12
cycloneive_lcell_comb \ALU|Equal2~1 (
// Equation(s):
// \ALU|Equal2~1_combout  = ((\Controller|Equal0~0_combout  & ((\InstructionMemory|out [26]) # (\InstructionMemory|out [27])))) # (!\ALU|Equal2~0_combout )

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\InstructionMemory|out [26]),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\InstructionMemory|out [27]),
	.cin(gnd),
	.combout(\ALU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~1 .lut_mask = 16'hAF8F;
defparam \ALU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneive_lcell_comb \RegisterFile|registers[20][0]~feeder (
// Equation(s):
// \RegisterFile|registers[20][0]~feeder_combout  = \RegisterFile|registers~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][0]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N8
cycloneive_lcell_comb \InstructionMemory|out~4 (
// Equation(s):
// \InstructionMemory|out~4_combout  = (\InstructionMemory|rom~5_combout  & (!\reset~input_o  & (\InstructionMemory|rom~0_combout  & !\NextPC[6]~8_combout )))

	.dataa(\InstructionMemory|rom~5_combout ),
	.datab(\reset~input_o ),
	.datac(\InstructionMemory|rom~0_combout ),
	.datad(\NextPC[6]~8_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~4 .lut_mask = 16'h0020;
defparam \InstructionMemory|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N9
dffeas \InstructionMemory|out[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[21] .is_wysiwyg = "true";
defparam \InstructionMemory|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N14
cycloneive_lcell_comb \InstructionMemory|rom~2 (
// Equation(s):
// \InstructionMemory|rom~2_combout  = (!\NextPC[6]~8_combout  & (!\NextPC[5]~6_combout  & !\NextPC[4]~4_combout ))

	.dataa(\NextPC[6]~8_combout ),
	.datab(gnd),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[4]~4_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~2 .lut_mask = 16'h0005;
defparam \InstructionMemory|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N0
cycloneive_lcell_comb \InstructionMemory|rom~22 (
// Equation(s):
// \InstructionMemory|rom~22_combout  = (!\NextPC[2]~0_combout  & (\InstructionMemory|rom~0_combout  & (!\NextPC[3]~2_combout  & \InstructionMemory|rom~2_combout )))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\NextPC[3]~2_combout ),
	.datad(\InstructionMemory|rom~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~22 .lut_mask = 16'h0400;
defparam \InstructionMemory|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N1
dffeas \InstructionMemory|out[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[22] .is_wysiwyg = "true";
defparam \InstructionMemory|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \RegisterFile|registers[20][2]~8 (
// Equation(s):
// \RegisterFile|registers[20][2]~8_combout  = (\InstructionMemory|out [2]) # ((\InstructionMemory|out [5]) # ((\InstructionMemory|out [22]) # (!\InstructionMemory|out [21])))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [21]),
	.datad(\InstructionMemory|out [22]),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][2]~8 .lut_mask = 16'hFFEF;
defparam \RegisterFile|registers[20][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \RegisterFile|registers[20][2]~9 (
// Equation(s):
// \RegisterFile|registers[20][2]~9_combout  = (\reset~input_o ) # (!\RegisterFile|registers[20][2]~8_combout )

	.dataa(\RegisterFile|registers[20][2]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][2]~9 .lut_mask = 16'hFF55;
defparam \RegisterFile|registers[20][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N13
dffeas \RegisterFile|registers[20][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][0] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N9
dffeas \RegisterFile|registers[0][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][0] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneive_lcell_comb \InstructionMemory|rom~3 (
// Equation(s):
// \InstructionMemory|rom~3_combout  = (\NextPC[6]~8_combout  & (((!\NextPC[5]~6_combout )) # (!\NextPC[4]~4_combout ))) # (!\NextPC[6]~8_combout  & ((\NextPC[4]~4_combout ) # ((\NextPC[5]~6_combout ) # (\NextPC[3]~2_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~3 .lut_mask = 16'h7F7E;
defparam \InstructionMemory|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \InstructionMemory|out~1 (
// Equation(s):
// \InstructionMemory|out~1_combout  = (\NextPC[2]~0_combout  & (((\InstructionMemory|rom~2_combout  & \NextPC[3]~2_combout )))) # (!\NextPC[2]~0_combout  & (\InstructionMemory|rom~3_combout ))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\InstructionMemory|rom~3_combout ),
	.datac(\InstructionMemory|rom~2_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~1 .lut_mask = 16'hE444;
defparam \InstructionMemory|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N4
cycloneive_lcell_comb \InstructionMemory|out~2 (
// Equation(s):
// \InstructionMemory|out~2_combout  = (\InstructionMemory|rom~0_combout  & (!\reset~input_o  & \InstructionMemory|out~1_combout ))

	.dataa(gnd),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\reset~input_o ),
	.datad(\InstructionMemory|out~1_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~2 .lut_mask = 16'h0C00;
defparam \InstructionMemory|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N27
dffeas \InstructionMemory|out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\InstructionMemory|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[15] .is_wysiwyg = "true";
defparam \InstructionMemory|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneive_lcell_comb \RegisterFile|Mux31~0 (
// Equation(s):
// \RegisterFile|Mux31~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][0]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][0]~q )))

	.dataa(\RegisterFile|registers[20][0]~q ),
	.datab(\RegisterFile|registers[0][0]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux31~0 .lut_mask = 16'hAACC;
defparam \RegisterFile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N18
cycloneive_lcell_comb \InstructionMemory|rom~17 (
// Equation(s):
// \InstructionMemory|rom~17_combout  = (\NextPC[6]~8_combout  & (!\NextPC[4]~4_combout  & (!\NextPC[5]~6_combout ))) # (!\NextPC[6]~8_combout  & (\NextPC[4]~4_combout  & (\NextPC[5]~6_combout  $ (\NextPC[3]~2_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~17 .lut_mask = 16'h0642;
defparam \InstructionMemory|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N30
cycloneive_lcell_comb \InstructionMemory|rom~18 (
// Equation(s):
// \InstructionMemory|rom~18_combout  = (\InstructionMemory|rom~13_combout  & \InstructionMemory|rom~17_combout )

	.dataa(\InstructionMemory|rom~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|rom~17_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~18 .lut_mask = 16'hAA00;
defparam \InstructionMemory|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N31
dffeas \InstructionMemory|out[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[24] .is_wysiwyg = "true";
defparam \InstructionMemory|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \InstructionMemory|rom~20 (
// Equation(s):
// \InstructionMemory|rom~20_combout  = (\NextPC[4]~4_combout  & ((\NextPC[3]~2_combout ) # (\NextPC[6]~8_combout  $ (!\NextPC[5]~6_combout )))) # (!\NextPC[4]~4_combout  & (((\NextPC[5]~6_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~20 .lut_mask = 16'hFCB4;
defparam \InstructionMemory|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N10
cycloneive_lcell_comb \InstructionMemory|rom~19 (
// Equation(s):
// \InstructionMemory|rom~19_combout  = (\NextPC[5]~6_combout  & ((\NextPC[3]~2_combout ) # ((\NextPC[6]~8_combout ) # (!\NextPC[4]~4_combout )))) # (!\NextPC[5]~6_combout  & (\NextPC[3]~2_combout  & ((\NextPC[4]~4_combout ) # (!\NextPC[6]~8_combout ))))

	.dataa(\NextPC[5]~6_combout ),
	.datab(\NextPC[3]~2_combout ),
	.datac(\NextPC[6]~8_combout ),
	.datad(\NextPC[4]~4_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~19 .lut_mask = 16'hECAE;
defparam \InstructionMemory|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N14
cycloneive_lcell_comb \InstructionMemory|rom~21 (
// Equation(s):
// \InstructionMemory|rom~21_combout  = (\InstructionMemory|rom~0_combout  & (\InstructionMemory|rom~20_combout  $ (((\NextPC[2]~0_combout ) # (\InstructionMemory|rom~19_combout )))))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\InstructionMemory|rom~0_combout ),
	.datac(\InstructionMemory|rom~20_combout ),
	.datad(\InstructionMemory|rom~19_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~21 .lut_mask = 16'h0C48;
defparam \InstructionMemory|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N15
dffeas \InstructionMemory|out[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[25] .is_wysiwyg = "true";
defparam \InstructionMemory|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N6
cycloneive_lcell_comb \InstructionMemory|out~0 (
// Equation(s):
// \InstructionMemory|out~0_combout  = (!\reset~input_o  & (\InstructionMemory|rom~0_combout  & ((!\InstructionMemory|rom~1_combout ) # (!\NextPC[6]~8_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\reset~input_o ),
	.datac(\InstructionMemory|rom~0_combout ),
	.datad(\InstructionMemory|rom~1_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~0 .lut_mask = 16'h1030;
defparam \InstructionMemory|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N7
dffeas \InstructionMemory|out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[11] .is_wysiwyg = "true";
defparam \InstructionMemory|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
cycloneive_lcell_comb \RegisterFile|Mux63~0 (
// Equation(s):
// \RegisterFile|Mux63~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][0]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][0]~q )))

	.dataa(\RegisterFile|registers[10][0]~q ),
	.datab(\RegisterFile|registers[0][0]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux63~0 .lut_mask = 16'hAACC;
defparam \RegisterFile|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N0
cycloneive_lcell_comb \ALU|AdderInputB[0]~44 (
// Equation(s):
// \ALU|AdderInputB[0]~44_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [25] $ (\RegisterFile|Mux63~0_combout )))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [24]))

	.dataa(\InstructionMemory|out [24]),
	.datab(\Controller|Equal0~0_combout ),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux63~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[0]~44 .lut_mask = 16'h2EE2;
defparam \ALU|AdderInputB[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N16
cycloneive_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_cout  = CARRY((\InstructionMemory|out [25] & \Controller|Equal0~0_combout ))

	.dataa(\InstructionMemory|out [25]),
	.datab(\Controller|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~1_cout ));
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h0088;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N18
cycloneive_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = (\RegisterFile|Mux31~0_combout  & ((\ALU|AdderInputB[0]~44_combout  & (\ALU|Add0~1_cout  & VCC)) # (!\ALU|AdderInputB[0]~44_combout  & (!\ALU|Add0~1_cout )))) # (!\RegisterFile|Mux31~0_combout  & ((\ALU|AdderInputB[0]~44_combout  & 
// (!\ALU|Add0~1_cout )) # (!\ALU|AdderInputB[0]~44_combout  & ((\ALU|Add0~1_cout ) # (GND)))))
// \ALU|Add0~3  = CARRY((\RegisterFile|Mux31~0_combout  & (!\ALU|AdderInputB[0]~44_combout  & !\ALU|Add0~1_cout )) # (!\RegisterFile|Mux31~0_combout  & ((!\ALU|Add0~1_cout ) # (!\ALU|AdderInputB[0]~44_combout ))))

	.dataa(\RegisterFile|Mux31~0_combout ),
	.datab(\ALU|AdderInputB[0]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~1_cout ),
	.combout(\ALU|Add0~2_combout ),
	.cout(\ALU|Add0~3 ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N4
cycloneive_lcell_comb \ALU|Equal3~0 (
// Equation(s):
// \ALU|Equal3~0_combout  = (\ALU|Equal2~0_combout  & (\InstructionMemory|out [26] & (\Controller|Equal0~0_combout  & !\InstructionMemory|out [27])))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\InstructionMemory|out [26]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\InstructionMemory|out [27]),
	.cin(gnd),
	.combout(\ALU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal3~0 .lut_mask = 16'h0080;
defparam \ALU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N8
cycloneive_lcell_comb \Controller|ALUFunction[1]~1 (
// Equation(s):
// \Controller|ALUFunction[1]~1_combout  = (!\InstructionMemory|out [5] & (\InstructionMemory|out [25] & !\InstructionMemory|out [2]))

	.dataa(gnd),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [25]),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\Controller|ALUFunction[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction[1]~1 .lut_mask = 16'h0030;
defparam \Controller|ALUFunction[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N26
cycloneive_lcell_comb \ALUMux|out[0]~81 (
// Equation(s):
// \ALUMux|out[0]~81_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [24])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [24])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux63~0_combout )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [24]),
	.datac(\InstructionMemory|out [5]),
	.datad(\RegisterFile|Mux63~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[0]~81 .lut_mask = 16'hCDC8;
defparam \ALUMux|out[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneive_lcell_comb \Controller|ALUFunction[0]~0 (
// Equation(s):
// \Controller|ALUFunction[0]~0_combout  = (!\InstructionMemory|out [5] & (\InstructionMemory|out [24] & !\InstructionMemory|out [2]))

	.dataa(gnd),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [24]),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\Controller|ALUFunction[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction[0]~0 .lut_mask = 16'h0030;
defparam \Controller|ALUFunction[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cycloneive_lcell_comb \ALU|O_out~57 (
// Equation(s):
// \ALU|O_out~57_combout  = (\ALUMux|out[0]~81_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux31~0_combout ))))) # (!\ALUMux|out[0]~81_combout  & ((\Controller|ALUFunction[1]~1_combout  & 
// (\Controller|ALUFunction[0]~0_combout  $ (\RegisterFile|Mux31~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \RegisterFile|Mux31~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\ALUMux|out[0]~81_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\RegisterFile|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~57 .lut_mask = 16'h5668;
defparam \ALU|O_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N22
cycloneive_lcell_comb \ALU|O_out[2]~1 (
// Equation(s):
// \ALU|O_out[2]~1_combout  = (((!\InstructionMemory|out [26] & !\InstructionMemory|out [27])) # (!\Controller|Equal0~0_combout )) # (!\ALU|Equal2~0_combout )

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\InstructionMemory|out [26]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\InstructionMemory|out [27]),
	.cin(gnd),
	.combout(\ALU|O_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[2]~1 .lut_mask = 16'h5F7F;
defparam \ALU|O_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N20
cycloneive_lcell_comb \RegisterFile|registers[10][28]~5 (
// Equation(s):
// \RegisterFile|registers[10][28]~5_combout  = (\reset~input_o ) # ((\InstructionMemory|out [11] & (\InstructionMemory|out [5] $ (\InstructionMemory|out [2]))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [2]),
	.datac(\reset~input_o ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][28]~5 .lut_mask = 16'hF6F0;
defparam \RegisterFile|registers[10][28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N5
dffeas \RegisterFile|registers[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][31] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N2
cycloneive_lcell_comb \RegisterFile|Mux32~0 (
// Equation(s):
// \RegisterFile|Mux32~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][31]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][31]~q )))

	.dataa(\RegisterFile|registers[10][31]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][31]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux32~0 .lut_mask = 16'hAAF0;
defparam \RegisterFile|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N4
cycloneive_lcell_comb \ALUMux|out[31]~57 (
// Equation(s):
// \ALUMux|out[31]~57_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux32~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [21]),
	.datad(\RegisterFile|Mux32~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[31]~57 .lut_mask = 16'hF1E0;
defparam \ALUMux|out[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N8
cycloneive_lcell_comb \ALU|O_out[31]~0 (
// Equation(s):
// \ALU|O_out[31]~0_combout  = (\ALUMux|out[31]~57_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux0~0_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\ALUMux|out[31]~57_combout  & ((\RegisterFile|Mux0~0_combout  & 
// (\Controller|ALUFunction[1]~1_combout  $ (\Controller|ALUFunction[0]~0_combout ))) # (!\RegisterFile|Mux0~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \Controller|ALUFunction[0]~0_combout ))))

	.dataa(\ALUMux|out[31]~57_combout ),
	.datab(\RegisterFile|Mux0~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\Controller|ALUFunction[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[31]~0 .lut_mask = 16'h1E68;
defparam \ALU|O_out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N18
cycloneive_lcell_comb \ALU|O_out[31]~2 (
// Equation(s):
// \ALU|O_out[31]~2_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux0~0_combout ) # ((\ALU|O_out[31]~0_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (((\ALU|O_out[31]~0_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\RegisterFile|Mux0~0_combout ),
	.datac(\ALU|O_out[31]~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[31]~2 .lut_mask = 16'hF888;
defparam \ALU|O_out[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N20
cycloneive_lcell_comb \ALU|AdderInputB[31]~20 (
// Equation(s):
// \ALU|AdderInputB[31]~20_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux32~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\RegisterFile|Mux32~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[31]~20 .lut_mask = 16'h3C5A;
defparam \ALU|AdderInputB[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N15
dffeas \RegisterFile|registers[0][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][30] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N15
dffeas \RegisterFile|registers[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][30] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneive_lcell_comb \RegisterFile|Mux33~0 (
// Equation(s):
// \RegisterFile|Mux33~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][30]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][30]~q ))

	.dataa(\RegisterFile|registers[0][30]~q ),
	.datab(\RegisterFile|registers[10][30]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux33~0 .lut_mask = 16'hCCAA;
defparam \RegisterFile|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N22
cycloneive_lcell_comb \ALUMux|out[30]~58 (
// Equation(s):
// \ALUMux|out[30]~58_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux33~0_combout 
// )))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux33~0_combout ),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[30]~58 .lut_mask = 16'hAAB8;
defparam \ALUMux|out[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N12
cycloneive_lcell_comb \ALU|O_out[30]~4 (
// Equation(s):
// \ALU|O_out[30]~4_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[30]~58_combout ) # (\RegisterFile|Mux1~0_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[30]~58_combout  $ (\RegisterFile|Mux1~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[30]~58_combout  & \RegisterFile|Mux1~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[30]~58_combout ),
	.datad(\RegisterFile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[30]~4 .lut_mask = 16'h5668;
defparam \ALU|O_out[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N2
cycloneive_lcell_comb \ALU|O_out[30]~5 (
// Equation(s):
// \ALU|O_out[30]~5_combout  = (\ALU|O_out[30]~4_combout  & ((\ALU|Equal3~0_combout ) # ((\RegisterFile|Mux1~0_combout  & \ALU|O_out[2]~1_combout )))) # (!\ALU|O_out[30]~4_combout  & (((\RegisterFile|Mux1~0_combout  & \ALU|O_out[2]~1_combout ))))

	.dataa(\ALU|O_out[30]~4_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\RegisterFile|Mux1~0_combout ),
	.datad(\ALU|O_out[2]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[30]~5 .lut_mask = 16'hF888;
defparam \ALU|O_out[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
cycloneive_lcell_comb \ALU|AdderInputB[30]~21 (
// Equation(s):
// \ALU|AdderInputB[30]~21_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux33~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\RegisterFile|Mux33~0_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[30]~21 .lut_mask = 16'h3C66;
defparam \ALU|AdderInputB[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N3
dffeas \RegisterFile|registers[0][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][29] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N5
dffeas \RegisterFile|registers[20][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][29] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneive_lcell_comb \RegisterFile|Mux2~0 (
// Equation(s):
// \RegisterFile|Mux2~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][29]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][29]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][29]~q ),
	.datac(\RegisterFile|registers[20][29]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux2~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N28
cycloneive_lcell_comb \ALUMux|out[29]~59 (
// Equation(s):
// \ALUMux|out[29]~59_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux34~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [21]),
	.datad(\RegisterFile|Mux34~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[29]~59 .lut_mask = 16'hF1E0;
defparam \ALUMux|out[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N12
cycloneive_lcell_comb \ALU|O_out[29]~7 (
// Equation(s):
// \ALU|O_out[29]~7_combout  = (\RegisterFile|Mux2~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[29]~59_combout ))))) # (!\RegisterFile|Mux2~0_combout  & ((\Controller|ALUFunction[0]~0_combout  
// & (\Controller|ALUFunction[1]~1_combout  $ (\ALUMux|out[29]~59_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \ALUMux|out[29]~59_combout ))))

	.dataa(\RegisterFile|Mux2~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\ALUMux|out[29]~59_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[29]~7 .lut_mask = 16'h1E68;
defparam \ALU|O_out[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N30
cycloneive_lcell_comb \ALU|O_out[29]~8 (
// Equation(s):
// \ALU|O_out[29]~8_combout  = (\ALU|O_out[29]~7_combout  & ((\ALU|Equal3~0_combout ) # ((\ALU|O_out[2]~1_combout  & \RegisterFile|Mux2~0_combout )))) # (!\ALU|O_out[29]~7_combout  & (\ALU|O_out[2]~1_combout  & (\RegisterFile|Mux2~0_combout )))

	.dataa(\ALU|O_out[29]~7_combout ),
	.datab(\ALU|O_out[2]~1_combout ),
	.datac(\RegisterFile|Mux2~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[29]~8 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N31
dffeas \RegisterFile|registers[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][28] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneive_lcell_comb \RegisterFile|Mux35~0 (
// Equation(s):
// \RegisterFile|Mux35~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][28]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][28]~q ))

	.dataa(\InstructionMemory|out [11]),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][28]~q ),
	.datad(\RegisterFile|registers[10][28]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux35~0 .lut_mask = 16'hFA50;
defparam \RegisterFile|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N4
cycloneive_lcell_comb \ALU|AdderInputB[28]~23 (
// Equation(s):
// \ALU|AdderInputB[28]~23_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux35~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\RegisterFile|Mux35~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[28]~23 .lut_mask = 16'h2D78;
defparam \ALU|AdderInputB[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N30
cycloneive_lcell_comb \ALUMux|out[27]~61 (
// Equation(s):
// \ALUMux|out[27]~61_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & ((\InstructionMemory|out [21]))) # (!\InstructionMemory|out [5] & (\RegisterFile|Mux36~0_combout 
// ))))

	.dataa(\RegisterFile|Mux36~0_combout ),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [5]),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALUMux|out[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[27]~61 .lut_mask = 16'hFE02;
defparam \ALUMux|out[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N1
dffeas \RegisterFile|registers[0][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][27] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N19
dffeas \RegisterFile|registers[20][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][27] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
cycloneive_lcell_comb \RegisterFile|Mux4~0 (
// Equation(s):
// \RegisterFile|Mux4~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][27]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][27]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][27]~q ),
	.datac(\RegisterFile|registers[20][27]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux4~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \ALU|O_out[27]~13 (
// Equation(s):
// \ALU|O_out[27]~13_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[27]~61_combout ) # (\RegisterFile|Mux4~0_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[27]~61_combout  $ (\RegisterFile|Mux4~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[27]~61_combout  & \RegisterFile|Mux4~0_combout ))))

	.dataa(\Controller|ALUFunction[0]~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\ALUMux|out[27]~61_combout ),
	.datad(\RegisterFile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[27]~13 .lut_mask = 16'h3668;
defparam \ALU|O_out[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \ALU|O_out[27]~14 (
// Equation(s):
// \ALU|O_out[27]~14_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux4~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[27]~13_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|Equal3~0_combout  & (\ALU|O_out[27]~13_combout )))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out[27]~13_combout ),
	.datad(\RegisterFile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[27]~14 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N19
dffeas \RegisterFile|registers[20][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][26] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N11
dffeas \RegisterFile|registers[0][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][26] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N18
cycloneive_lcell_comb \RegisterFile|Mux5~0 (
// Equation(s):
// \RegisterFile|Mux5~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][26]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][26]~q )))

	.dataa(gnd),
	.datab(\InstructionMemory|out [15]),
	.datac(\RegisterFile|registers[20][26]~q ),
	.datad(\RegisterFile|registers[0][26]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux5~0 .lut_mask = 16'hF3C0;
defparam \RegisterFile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N27
dffeas \RegisterFile|registers[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][25] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N5
dffeas \RegisterFile|registers[0][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][25] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneive_lcell_comb \RegisterFile|Mux38~0 (
// Equation(s):
// \RegisterFile|Mux38~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][25]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][25]~q )))

	.dataa(\RegisterFile|registers[10][25]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][25]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux38~0 .lut_mask = 16'hAAF0;
defparam \RegisterFile|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N24
cycloneive_lcell_comb \ALUMux|out[25]~63 (
// Equation(s):
// \ALUMux|out[25]~63_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux38~0_combout 
// )))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [21]),
	.datac(\InstructionMemory|out [2]),
	.datad(\RegisterFile|Mux38~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[25]~63 .lut_mask = 16'hCDC8;
defparam \ALUMux|out[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N6
cycloneive_lcell_comb \ALU|O_out[25]~19 (
// Equation(s):
// \ALU|O_out[25]~19_combout  = (\RegisterFile|Mux6~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[25]~63_combout ))))) # (!\RegisterFile|Mux6~0_combout  & ((\Controller|ALUFunction[0]~0_combout 
//  & (\ALUMux|out[25]~63_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[25]~63_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux6~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[25]~63_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[25]~19 .lut_mask = 16'h16E8;
defparam \ALU|O_out[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \ALU|O_out[25]~20 (
// Equation(s):
// \ALU|O_out[25]~20_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux6~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[25]~19_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|Equal3~0_combout  & ((\ALU|O_out[25]~19_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\RegisterFile|Mux6~0_combout ),
	.datad(\ALU|O_out[25]~19_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[25]~20 .lut_mask = 16'hECA0;
defparam \ALU|O_out[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N30
cycloneive_lcell_comb \ALU|AdderInputB[25]~26 (
// Equation(s):
// \ALU|AdderInputB[25]~26_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux38~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\RegisterFile|Mux38~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[25]~26 .lut_mask = 16'h2D78;
defparam \ALU|AdderInputB[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N29
dffeas \RegisterFile|registers[20][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][24] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N17
dffeas \RegisterFile|registers[0][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][24] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N28
cycloneive_lcell_comb \RegisterFile|Mux7~0 (
// Equation(s):
// \RegisterFile|Mux7~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][24]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][24]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][24]~q ),
	.datad(\RegisterFile|registers[0][24]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux7~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N6
cycloneive_lcell_comb \ALUMux|out[24]~64 (
// Equation(s):
// \ALUMux|out[24]~64_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux39~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [21]),
	.datad(\RegisterFile|Mux39~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[24]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[24]~64 .lut_mask = 16'hF1E0;
defparam \ALUMux|out[24]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N4
cycloneive_lcell_comb \ALU|O_out[24]~22 (
// Equation(s):
// \ALU|O_out[24]~22_combout  = (\ALUMux|out[24]~64_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux7~0_combout ))))) # (!\ALUMux|out[24]~64_combout  & ((\Controller|ALUFunction[1]~1_combout  
// & (\Controller|ALUFunction[0]~0_combout  $ (\RegisterFile|Mux7~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \RegisterFile|Mux7~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\ALUMux|out[24]~64_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\RegisterFile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[24]~22 .lut_mask = 16'h5668;
defparam \ALU|O_out[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N30
cycloneive_lcell_comb \ALU|O_out[24]~23 (
// Equation(s):
// \ALU|O_out[24]~23_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux7~0_combout ) # ((\ALU|O_out[24]~22_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (((\ALU|O_out[24]~22_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\RegisterFile|Mux7~0_combout ),
	.datac(\ALU|O_out[24]~22_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[24]~23 .lut_mask = 16'hF888;
defparam \ALU|O_out[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N29
dffeas \RegisterFile|registers[20][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][23] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \RegisterFile|Mux8~0 (
// Equation(s):
// \RegisterFile|Mux8~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][23]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][23]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][23]~q ),
	.datad(\RegisterFile|registers[0][23]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux8~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N18
cycloneive_lcell_comb \ALUMux|out[23]~65 (
// Equation(s):
// \ALUMux|out[23]~65_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & ((\InstructionMemory|out [21]))) # (!\InstructionMemory|out [5] & (\RegisterFile|Mux40~0_combout 
// ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux40~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALUMux|out[23]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[23]~65 .lut_mask = 16'hFE10;
defparam \ALUMux|out[23]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneive_lcell_comb \ALU|O_out[23]~25 (
// Equation(s):
// \ALU|O_out[23]~25_combout  = (\RegisterFile|Mux8~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[23]~65_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\RegisterFile|Mux8~0_combout  & ((\Controller|ALUFunction[1]~1_combout 
//  & (\ALUMux|out[23]~65_combout  $ (\Controller|ALUFunction[0]~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[23]~65_combout  & \Controller|ALUFunction[0]~0_combout ))))

	.dataa(\RegisterFile|Mux8~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\ALUMux|out[23]~65_combout ),
	.datad(\Controller|ALUFunction[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[23]~25 .lut_mask = 16'h3668;
defparam \ALU|O_out[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \ALU|O_out[23]~26 (
// Equation(s):
// \ALU|O_out[23]~26_combout  = (\ALU|O_out[23]~25_combout  & ((\ALU|Equal3~0_combout ) # ((\ALU|O_out[2]~1_combout  & \RegisterFile|Mux8~0_combout )))) # (!\ALU|O_out[23]~25_combout  & (((\ALU|O_out[2]~1_combout  & \RegisterFile|Mux8~0_combout ))))

	.dataa(\ALU|O_out[23]~25_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out[2]~1_combout ),
	.datad(\RegisterFile|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[23]~26 .lut_mask = 16'hF888;
defparam \ALU|O_out[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N31
dffeas \RegisterFile|registers[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][22] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N25
dffeas \RegisterFile|registers[0][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][22] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N24
cycloneive_lcell_comb \RegisterFile|Mux41~0 (
// Equation(s):
// \RegisterFile|Mux41~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][22]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][22]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][22]~q ),
	.datac(\RegisterFile|registers[0][22]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux41~0 .lut_mask = 16'hCCF0;
defparam \RegisterFile|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N12
cycloneive_lcell_comb \ALUMux|out[22]~67 (
// Equation(s):
// \ALUMux|out[22]~67_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux41~0_combout 
// )))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux41~0_combout ),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[22]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[22]~67 .lut_mask = 16'hAAB8;
defparam \ALUMux|out[22]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N16
cycloneive_lcell_comb \ALU|O_out[22]~31 (
// Equation(s):
// \ALU|O_out[22]~31_combout  = (\RegisterFile|Mux9~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[22]~67_combout ))))) # (!\RegisterFile|Mux9~0_combout  & ((\Controller|ALUFunction[0]~0_combout 
//  & (\ALUMux|out[22]~67_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[22]~67_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux9~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[22]~67_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[22]~31 .lut_mask = 16'h16E8;
defparam \ALU|O_out[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N14
cycloneive_lcell_comb \ALU|O_out[22]~32 (
// Equation(s):
// \ALU|O_out[22]~32_combout  = (\RegisterFile|Mux9~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|O_out[22]~31_combout  & \ALU|Equal3~0_combout )))) # (!\RegisterFile|Mux9~0_combout  & (\ALU|O_out[22]~31_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\RegisterFile|Mux9~0_combout ),
	.datab(\ALU|O_out[22]~31_combout ),
	.datac(\ALU|O_out[2]~1_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[22]~32 .lut_mask = 16'hECA0;
defparam \ALU|O_out[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N20
cycloneive_lcell_comb \ALU|AdderInputB[22]~29 (
// Equation(s):
// \ALU|AdderInputB[22]~29_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux41~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\RegisterFile|Mux41~0_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[22]~29 .lut_mask = 16'h3C66;
defparam \ALU|AdderInputB[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N7
dffeas \RegisterFile|registers[20][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][21] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N11
dffeas \RegisterFile|registers[0][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][21] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N6
cycloneive_lcell_comb \RegisterFile|Mux10~0 (
// Equation(s):
// \RegisterFile|Mux10~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][21]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][21]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][21]~q ),
	.datad(\RegisterFile|registers[0][21]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux10~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N7
dffeas \RegisterFile|registers[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][20] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N1
dffeas \RegisterFile|registers[0][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][20] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N12
cycloneive_lcell_comb \RegisterFile|Mux43~0 (
// Equation(s):
// \RegisterFile|Mux43~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][20]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][20]~q )))

	.dataa(\RegisterFile|registers[10][20]~q ),
	.datab(\RegisterFile|registers[0][20]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux43~0 .lut_mask = 16'hAACC;
defparam \RegisterFile|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N22
cycloneive_lcell_comb \ALUMux|out[20]~66 (
// Equation(s):
// \ALUMux|out[20]~66_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & ((\InstructionMemory|out [21]))) # (!\InstructionMemory|out [5] & (\RegisterFile|Mux43~0_combout 
// ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux43~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALUMux|out[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[20]~66 .lut_mask = 16'hFE10;
defparam \ALUMux|out[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N4
cycloneive_lcell_comb \ALU|O_out[20]~28 (
// Equation(s):
// \ALU|O_out[20]~28_combout  = (\RegisterFile|Mux11~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[20]~66_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\RegisterFile|Mux11~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[20]~66_combout  $ (\Controller|ALUFunction[0]~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[20]~66_combout  & \Controller|ALUFunction[0]~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\RegisterFile|Mux11~0_combout ),
	.datac(\ALUMux|out[20]~66_combout ),
	.datad(\Controller|ALUFunction[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[20]~28 .lut_mask = 16'h5668;
defparam \ALU|O_out[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N2
cycloneive_lcell_comb \ALU|O_out[20]~29 (
// Equation(s):
// \ALU|O_out[20]~29_combout  = (\RegisterFile|Mux11~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|O_out[20]~28_combout  & \ALU|Equal3~0_combout )))) # (!\RegisterFile|Mux11~0_combout  & (((\ALU|O_out[20]~28_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\RegisterFile|Mux11~0_combout ),
	.datab(\ALU|O_out[2]~1_combout ),
	.datac(\ALU|O_out[20]~28_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[20]~29 .lut_mask = 16'hF888;
defparam \ALU|O_out[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N28
cycloneive_lcell_comb \ALU|AdderInputB[20]~31 (
// Equation(s):
// \ALU|AdderInputB[20]~31_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux43~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\RegisterFile|Mux43~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[20]~31 .lut_mask = 16'h36C6;
defparam \ALU|AdderInputB[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N23
dffeas \RegisterFile|registers[20][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][19] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneive_lcell_comb \RegisterFile|registers[0][19]~feeder (
// Equation(s):
// \RegisterFile|registers[0][19]~feeder_combout  = \RegisterFile|registers~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~33_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][19]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N29
dffeas \RegisterFile|registers[0][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][19] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
cycloneive_lcell_comb \RegisterFile|Mux12~0 (
// Equation(s):
// \RegisterFile|Mux12~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][19]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][19]~q )))

	.dataa(gnd),
	.datab(\InstructionMemory|out [15]),
	.datac(\RegisterFile|registers[20][19]~q ),
	.datad(\RegisterFile|registers[0][19]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux12~0 .lut_mask = 16'hF3C0;
defparam \RegisterFile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N22
cycloneive_lcell_comb \ALUMux|out[19]~69 (
// Equation(s):
// \ALUMux|out[19]~69_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux44~0_combout 
// )))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux44~0_combout ),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[19]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[19]~69 .lut_mask = 16'hAAB8;
defparam \ALUMux|out[19]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N4
cycloneive_lcell_comb \ALU|O_out[19]~37 (
// Equation(s):
// \ALU|O_out[19]~37_combout  = (\RegisterFile|Mux12~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[19]~69_combout ))))) # (!\RegisterFile|Mux12~0_combout  & 
// ((\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[19]~69_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[19]~69_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux12~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[19]~69_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[19]~37 .lut_mask = 16'h16E8;
defparam \ALU|O_out[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N26
cycloneive_lcell_comb \ALU|O_out[19]~38 (
// Equation(s):
// \ALU|O_out[19]~38_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux12~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[19]~37_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|Equal3~0_combout  & (\ALU|O_out[19]~37_combout )))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out[19]~37_combout ),
	.datad(\RegisterFile|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[19]~38 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N11
dffeas \RegisterFile|registers[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][18] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
cycloneive_lcell_comb \RegisterFile|Mux45~0 (
// Equation(s):
// \RegisterFile|Mux45~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][18]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][18]~q )))

	.dataa(\RegisterFile|registers[10][18]~q ),
	.datab(\RegisterFile|registers[0][18]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux45~0 .lut_mask = 16'hAACC;
defparam \RegisterFile|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N18
cycloneive_lcell_comb \ALUMux|out[18]~70 (
// Equation(s):
// \ALUMux|out[18]~70_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux45~0_combout 
// )))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux45~0_combout ),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[18]~70 .lut_mask = 16'hAAB8;
defparam \ALUMux|out[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N22
cycloneive_lcell_comb \ALU|O_out[18]~40 (
// Equation(s):
// \ALU|O_out[18]~40_combout  = (\RegisterFile|Mux13~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[18]~70_combout ))))) # (!\RegisterFile|Mux13~0_combout  & 
// ((\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[18]~70_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[18]~70_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux13~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[18]~70_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[18]~40 .lut_mask = 16'h16E8;
defparam \ALU|O_out[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneive_lcell_comb \ALU|O_out[18]~41 (
// Equation(s):
// \ALU|O_out[18]~41_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux13~0_combout ) # ((\ALU|O_out[18]~40_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (((\ALU|O_out[18]~40_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\RegisterFile|Mux13~0_combout ),
	.datac(\ALU|O_out[18]~40_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[18]~41 .lut_mask = 16'hF888;
defparam \ALU|O_out[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N30
cycloneive_lcell_comb \ALU|AdderInputB[18]~33 (
// Equation(s):
// \ALU|AdderInputB[18]~33_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux45~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\RegisterFile|Mux45~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[18]~33 .lut_mask = 16'h3C5A;
defparam \ALU|AdderInputB[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N31
dffeas \RegisterFile|registers[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][17] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N24
cycloneive_lcell_comb \RegisterFile|Mux46~0 (
// Equation(s):
// \RegisterFile|Mux46~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][17]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][17]~q ))

	.dataa(\InstructionMemory|out [11]),
	.datab(\RegisterFile|registers[0][17]~q ),
	.datac(gnd),
	.datad(\RegisterFile|registers[10][17]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux46~0 .lut_mask = 16'hEE44;
defparam \RegisterFile|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N28
cycloneive_lcell_comb \ALUMux|out[17]~71 (
// Equation(s):
// \ALUMux|out[17]~71_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & ((\InstructionMemory|out [21]))) # (!\InstructionMemory|out [5] & (\RegisterFile|Mux46~0_combout 
// ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux46~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALUMux|out[17]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[17]~71 .lut_mask = 16'hFE10;
defparam \ALUMux|out[17]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N24
cycloneive_lcell_comb \ALU|O_out[17]~43 (
// Equation(s):
// \ALU|O_out[17]~43_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[17]~71_combout ) # (\RegisterFile|Mux14~0_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[17]~71_combout  $ (\RegisterFile|Mux14~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\ALUMux|out[17]~71_combout  & \RegisterFile|Mux14~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[17]~71_combout ),
	.datad(\RegisterFile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[17]~43 .lut_mask = 16'h5668;
defparam \ALU|O_out[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N14
cycloneive_lcell_comb \ALU|O_out[17]~44 (
// Equation(s):
// \ALU|O_out[17]~44_combout  = (\RegisterFile|Mux14~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[17]~43_combout )))) # (!\RegisterFile|Mux14~0_combout  & (\ALU|Equal3~0_combout  & ((\ALU|O_out[17]~43_combout ))))

	.dataa(\RegisterFile|Mux14~0_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out[2]~1_combout ),
	.datad(\ALU|O_out[17]~43_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[17]~44 .lut_mask = 16'hECA0;
defparam \ALU|O_out[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N2
cycloneive_lcell_comb \ALU|AdderInputB[17]~34 (
// Equation(s):
// \ALU|AdderInputB[17]~34_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux46~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\RegisterFile|Mux46~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[17]~34 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N30
cycloneive_lcell_comb \ALUMux|out[16]~72 (
// Equation(s):
// \ALUMux|out[16]~72_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux47~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [21]),
	.datac(\RegisterFile|Mux47~0_combout ),
	.datad(\InstructionMemory|out [5]),
	.cin(gnd),
	.combout(\ALUMux|out[16]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[16]~72 .lut_mask = 16'hCCD8;
defparam \ALUMux|out[16]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N13
dffeas \RegisterFile|registers[20][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][16] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N12
cycloneive_lcell_comb \RegisterFile|Mux15~0 (
// Equation(s):
// \RegisterFile|Mux15~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][16]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][16]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][16]~q ),
	.datac(\RegisterFile|registers[20][16]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux15~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N14
cycloneive_lcell_comb \ALU|O_out[16]~46 (
// Equation(s):
// \ALU|O_out[16]~46_combout  = (\ALUMux|out[16]~72_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux15~0_combout ))))) # (!\ALUMux|out[16]~72_combout  & ((\Controller|ALUFunction[1]~1_combout  
// & (\Controller|ALUFunction[0]~0_combout  $ (\RegisterFile|Mux15~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \RegisterFile|Mux15~0_combout ))))

	.dataa(\ALUMux|out[16]~72_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\RegisterFile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[16]~46 .lut_mask = 16'h3668;
defparam \ALU|O_out[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \ALU|O_out[16]~47 (
// Equation(s):
// \ALU|O_out[16]~47_combout  = (\ALU|O_out[16]~46_combout  & ((\ALU|Equal3~0_combout ) # ((\RegisterFile|Mux15~0_combout  & \ALU|O_out[2]~1_combout )))) # (!\ALU|O_out[16]~46_combout  & (((\RegisterFile|Mux15~0_combout  & \ALU|O_out[2]~1_combout ))))

	.dataa(\ALU|O_out[16]~46_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\RegisterFile|Mux15~0_combout ),
	.datad(\ALU|O_out[2]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[16]~47 .lut_mask = 16'hF888;
defparam \ALU|O_out[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N5
dffeas \RegisterFile|registers[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][15] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N27
dffeas \RegisterFile|registers[0][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][15] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \RegisterFile|Mux48~0 (
// Equation(s):
// \RegisterFile|Mux48~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][15]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][15]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][15]~q ),
	.datac(\RegisterFile|registers[0][15]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux48~0 .lut_mask = 16'hCCF0;
defparam \RegisterFile|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \ALUMux|out[15]~75 (
// Equation(s):
// \ALUMux|out[15]~75_combout  = (\InstructionMemory|out [5] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & ((\InstructionMemory|out [21]))) # (!\InstructionMemory|out [2] & (\RegisterFile|Mux48~0_combout 
// ))))

	.dataa(\RegisterFile|Mux48~0_combout ),
	.datab(\InstructionMemory|out [21]),
	.datac(\InstructionMemory|out [5]),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[15]~75 .lut_mask = 16'hCCCA;
defparam \ALUMux|out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \DataMux|out[15]~9 (
// Equation(s):
// \DataMux|out[15]~9_combout  = (\ALUMux|out[15]~75_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux16~0_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\ALUMux|out[15]~75_combout  & ((\Controller|ALUFunction[1]~1_combout 
//  & (\RegisterFile|Mux16~0_combout  $ (\Controller|ALUFunction[0]~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\RegisterFile|Mux16~0_combout  & \Controller|ALUFunction[0]~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\ALUMux|out[15]~75_combout ),
	.datac(\RegisterFile|Mux16~0_combout ),
	.datad(\Controller|ALUFunction[0]~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15]~9 .lut_mask = 16'h5668;
defparam \DataMux|out[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N28
cycloneive_lcell_comb \ALU|Equal4~0 (
// Equation(s):
// \ALU|Equal4~0_combout  = (\InstructionMemory|out [29] & (!\InstructionMemory|out [28] & (\Controller|Equal0~0_combout  & \InstructionMemory|out [27])))

	.dataa(\InstructionMemory|out [29]),
	.datab(\InstructionMemory|out [28]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\InstructionMemory|out [27]),
	.cin(gnd),
	.combout(\ALU|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal4~0 .lut_mask = 16'h2000;
defparam \ALU|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cycloneive_lcell_comb \DataMux|out[15]~10 (
// Equation(s):
// \DataMux|out[15]~10_combout  = (\ALU|Equal2~1_combout  & (\Controller|Equal4~0_combout  & ((\ALU|Equal3~0_combout ) # (!\ALU|Equal4~0_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\Controller|Equal4~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15]~10 .lut_mask = 16'h8A00;
defparam \DataMux|out[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N6
cycloneive_lcell_comb \DataMux|out[15]~28 (
// Equation(s):
// \DataMux|out[15]~28_combout  = (\InstructionMemory|out [2] & (((\ALU|Equal3~0_combout  & \ALU|Equal2~1_combout )) # (!\InstructionMemory|out [5]))) # (!\InstructionMemory|out [2] & (\ALU|Equal3~0_combout  & ((\ALU|Equal2~1_combout ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\InstructionMemory|out [5]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\DataMux|out[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15]~28 .lut_mask = 16'hCE0A;
defparam \DataMux|out[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \ALU|AdderInputB[15]~36 (
// Equation(s):
// \ALU|AdderInputB[15]~36_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux48~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\RegisterFile|Mux48~0_combout ),
	.datab(\InstructionMemory|out [21]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[15]~36 .lut_mask = 16'h53AC;
defparam \ALU|AdderInputB[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneive_lcell_comb \RegisterFile|registers[10][14]~feeder (
// Equation(s):
// \RegisterFile|registers[10][14]~feeder_combout  = \RegisterFile|registers~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegisterFile|registers~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][14]~feeder .lut_mask = 16'hF0F0;
defparam \RegisterFile|registers[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N9
dffeas \RegisterFile|registers[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][14] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \RegisterFile|Mux49~0 (
// Equation(s):
// \RegisterFile|Mux49~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][14]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][14]~q )))

	.dataa(\RegisterFile|registers[10][14]~q ),
	.datab(gnd),
	.datac(\InstructionMemory|out [11]),
	.datad(\RegisterFile|registers[0][14]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux49~0 .lut_mask = 16'hAFA0;
defparam \RegisterFile|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \ALUMux|out[14]~76 (
// Equation(s):
// \ALUMux|out[14]~76_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [22])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & ((\InstructionMemory|out [22]))) # (!\InstructionMemory|out [5] & (\RegisterFile|Mux49~0_combout 
// ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\RegisterFile|Mux49~0_combout ),
	.datac(\InstructionMemory|out [5]),
	.datad(\InstructionMemory|out [22]),
	.cin(gnd),
	.combout(\ALUMux|out[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[14]~76 .lut_mask = 16'hFE04;
defparam \ALUMux|out[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \DataMux|out[14]~12 (
// Equation(s):
// \DataMux|out[14]~12_combout  = (\ALUMux|out[14]~76_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux17~0_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\ALUMux|out[14]~76_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\RegisterFile|Mux17~0_combout  $ (\Controller|ALUFunction[0]~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\RegisterFile|Mux17~0_combout  & \Controller|ALUFunction[0]~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\ALUMux|out[14]~76_combout ),
	.datac(\RegisterFile|Mux17~0_combout ),
	.datad(\Controller|ALUFunction[0]~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[14]~12 .lut_mask = 16'h5668;
defparam \DataMux|out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneive_lcell_comb \DataMux|out[15]~27 (
// Equation(s):
// \DataMux|out[15]~27_combout  = (\ALU|Equal2~1_combout  & ((\InstructionMemory|out [5]) # (!\InstructionMemory|out [2])))

	.dataa(\InstructionMemory|out [5]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\DataMux|out[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15]~27 .lut_mask = 16'h88CC;
defparam \DataMux|out[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \ALU|AdderInputB[14]~37 (
// Equation(s):
// \ALU|AdderInputB[14]~37_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux49~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [22]))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\InstructionMemory|out [22]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\RegisterFile|Mux49~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[14]~37 .lut_mask = 16'h56A6;
defparam \ALU|AdderInputB[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneive_lcell_comb \RegisterFile|registers[10][13]~feeder (
// Equation(s):
// \RegisterFile|registers[10][13]~feeder_combout  = \RegisterFile|registers~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegisterFile|registers~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][13]~feeder .lut_mask = 16'hF0F0;
defparam \RegisterFile|registers[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N23
dffeas \RegisterFile|registers[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][13] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \RegisterFile|Mux50~0 (
// Equation(s):
// \RegisterFile|Mux50~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][13]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][13]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][13]~q ),
	.datac(\RegisterFile|registers[0][13]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux50~0 .lut_mask = 16'hCCF0;
defparam \RegisterFile|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \ALUMux|out[13]~77 (
// Equation(s):
// \ALUMux|out[13]~77_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux50~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [21]),
	.datac(\InstructionMemory|out [5]),
	.datad(\RegisterFile|Mux50~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[13]~77 .lut_mask = 16'hCDC8;
defparam \ALUMux|out[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \DataMux|out[13]~14 (
// Equation(s):
// \DataMux|out[13]~14_combout  = (\RegisterFile|Mux18~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[13]~77_combout ))))) # (!\RegisterFile|Mux18~0_combout  & 
// ((\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[13]~77_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[13]~77_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux18~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[13]~77_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\DataMux|out[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[13]~14 .lut_mask = 16'h16E8;
defparam \DataMux|out[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \ALU|AdderInputB[13]~38 (
// Equation(s):
// \ALU|AdderInputB[13]~38_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux50~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\InstructionMemory|out [21]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\RegisterFile|Mux50~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[13]~38 .lut_mask = 16'h56A6;
defparam \ALU|AdderInputB[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N1
dffeas \RegisterFile|registers[20][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][12] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N0
cycloneive_lcell_comb \RegisterFile|Mux19~0 (
// Equation(s):
// \RegisterFile|Mux19~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][12]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][12]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][12]~q ),
	.datad(\RegisterFile|registers[0][12]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux19~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N23
dffeas \RegisterFile|registers[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][12] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cycloneive_lcell_comb \ALUMux|out[12]~50 (
// Equation(s):
// \ALUMux|out[12]~50_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][12]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][12]~q )))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\RegisterFile|registers[10][12]~q ),
	.datac(\RegisterFile|registers[0][12]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\ALUMux|out[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[12]~50 .lut_mask = 16'h88A0;
defparam \ALUMux|out[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cycloneive_lcell_comb \DataMux|out[12]~16 (
// Equation(s):
// \DataMux|out[12]~16_combout  = (\RegisterFile|Mux19~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[12]~50_combout ))))) # (!\RegisterFile|Mux19~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  $ (\ALUMux|out[12]~50_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \ALUMux|out[12]~50_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\RegisterFile|Mux19~0_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\ALUMux|out[12]~50_combout ),
	.cin(gnd),
	.combout(\DataMux|out[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[12]~16 .lut_mask = 16'h5668;
defparam \DataMux|out[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N9
dffeas \RegisterFile|registers[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][11] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N14
cycloneive_lcell_comb \RegisterFile|Mux52~0 (
// Equation(s):
// \RegisterFile|Mux52~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][11]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][11]~q ))

	.dataa(\RegisterFile|registers[0][11]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[10][11]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux52~0 .lut_mask = 16'hF0AA;
defparam \RegisterFile|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneive_lcell_comb \ALU|AdderInputB[11]~50 (
// Equation(s):
// \ALU|AdderInputB[11]~50_combout  = (!\InstructionMemory|out [2] & (!\InstructionMemory|out [5] & (\InstructionMemory|out [25] $ (\RegisterFile|Mux52~0_combout ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux52~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[11]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[11]~50 .lut_mask = 16'h0110;
defparam \ALU|AdderInputB[11]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N27
dffeas \RegisterFile|registers[20][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][10] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N28
cycloneive_lcell_comb \RegisterFile|registers[0][10]~feeder (
// Equation(s):
// \RegisterFile|registers[0][10]~feeder_combout  = \RegisterFile|registers~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~47_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][10]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N29
dffeas \RegisterFile|registers[0][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][10] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N26
cycloneive_lcell_comb \RegisterFile|Mux21~0 (
// Equation(s):
// \RegisterFile|Mux21~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][10]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][10]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][10]~q ),
	.datad(\RegisterFile|registers[0][10]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux21~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N27
dffeas \RegisterFile|registers[20][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][9] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N26
cycloneive_lcell_comb \RegisterFile|Mux22~0 (
// Equation(s):
// \RegisterFile|Mux22~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][9]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][9]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][9]~q ),
	.datac(\RegisterFile|registers[20][9]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux22~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N5
dffeas \RegisterFile|registers[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][9] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N28
cycloneive_lcell_comb \ALUMux|out[9]~53 (
// Equation(s):
// \ALUMux|out[9]~53_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [11] & ((\RegisterFile|registers[10][9]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][9]~q ))))

	.dataa(\InstructionMemory|out [11]),
	.datab(\Controller|Equal0~0_combout ),
	.datac(\RegisterFile|registers[0][9]~q ),
	.datad(\RegisterFile|registers[10][9]~q ),
	.cin(gnd),
	.combout(\ALUMux|out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[9]~53 .lut_mask = 16'hC840;
defparam \ALUMux|out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N20
cycloneive_lcell_comb \ALU|O_out[9]~66 (
// Equation(s):
// \ALU|O_out[9]~66_combout  = (\RegisterFile|Mux22~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[9]~53_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\RegisterFile|Mux22~0_combout  & ((\ALUMux|out[9]~53_combout  & 
// (\Controller|ALUFunction[0]~0_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\ALUMux|out[9]~53_combout  & (\Controller|ALUFunction[0]~0_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux22~0_combout ),
	.datab(\ALUMux|out[9]~53_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[9]~66 .lut_mask = 16'h16E8;
defparam \ALU|O_out[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N18
cycloneive_lcell_comb \ALU|O_out[9]~67 (
// Equation(s):
// \ALU|O_out[9]~67_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux22~0_combout ) # ((\ALU|O_out[9]~66_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|O_out[9]~66_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|O_out[9]~66_combout ),
	.datac(\RegisterFile|Mux22~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[9]~67 .lut_mask = 16'hECA0;
defparam \ALU|O_out[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N5
dffeas \RegisterFile|registers[20][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][8] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N4
cycloneive_lcell_comb \RegisterFile|Mux23~0 (
// Equation(s):
// \RegisterFile|Mux23~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][8]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][8]~q ))

	.dataa(\RegisterFile|registers[0][8]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][8]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux23~0 .lut_mask = 16'hF0AA;
defparam \RegisterFile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N25
dffeas \RegisterFile|registers[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][8] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N10
cycloneive_lcell_comb \ALUMux|out[8]~54 (
// Equation(s):
// \ALUMux|out[8]~54_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][8]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][8]~q )))))

	.dataa(\InstructionMemory|out [11]),
	.datab(\RegisterFile|registers[10][8]~q ),
	.datac(\RegisterFile|registers[0][8]~q ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[8]~54 .lut_mask = 16'hD800;
defparam \ALUMux|out[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N2
cycloneive_lcell_comb \ALU|O_out[8]~69 (
// Equation(s):
// \ALU|O_out[8]~69_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux23~0_combout ) # (\ALUMux|out[8]~54_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & ((\RegisterFile|Mux23~0_combout 
//  & (\Controller|ALUFunction[1]~1_combout  $ (\ALUMux|out[8]~54_combout ))) # (!\RegisterFile|Mux23~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \ALUMux|out[8]~54_combout ))))

	.dataa(\Controller|ALUFunction[0]~0_combout ),
	.datab(\RegisterFile|Mux23~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\ALUMux|out[8]~54_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[8]~69 .lut_mask = 16'h1E68;
defparam \ALU|O_out[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N16
cycloneive_lcell_comb \ALU|O_out[8]~70 (
// Equation(s):
// \ALU|O_out[8]~70_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux23~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[8]~69_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|Equal3~0_combout  & ((\ALU|O_out[8]~69_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\RegisterFile|Mux23~0_combout ),
	.datad(\ALU|O_out[8]~69_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[8]~70 .lut_mask = 16'hECA0;
defparam \ALU|O_out[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N28
cycloneive_lcell_comb \DataMemory|Equal1~7 (
// Equation(s):
// \DataMemory|Equal1~7_combout  = (\DataMemory|Equal1~6_combout  & ((\ALU|Equal2~1_combout  & (!\ALU|O_out[31]~2_combout )) # (!\ALU|Equal2~1_combout  & ((!\ALU|Add0~64_combout )))))

	.dataa(\ALU|O_out[31]~2_combout ),
	.datab(\ALU|Add0~64_combout ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~7 .lut_mask = 16'h5030;
defparam \DataMemory|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N6
cycloneive_lcell_comb \RegisterFile|registers[10][1]~feeder (
// Equation(s):
// \RegisterFile|registers[10][1]~feeder_combout  = \RegisterFile|registers~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~58_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][1]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N7
dffeas \RegisterFile|registers[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][1] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N22
cycloneive_lcell_comb \RegisterFile|Mux62~0 (
// Equation(s):
// \RegisterFile|Mux62~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][1]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][1]~q )))

	.dataa(\InstructionMemory|out [11]),
	.datab(\RegisterFile|registers[10][1]~q ),
	.datac(gnd),
	.datad(\RegisterFile|registers[0][1]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux62~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N23
dffeas \RegisterFile|registers[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][6] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N30
cycloneive_lcell_comb \RegisterFile|Mux57~0 (
// Equation(s):
// \RegisterFile|Mux57~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][6]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][6]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][6]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\RegisterFile|registers[10][6]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux57~0 .lut_mask = 16'hFC0C;
defparam \RegisterFile|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N9
dffeas \RegisterFile|registers[20][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][7] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N1
dffeas \RegisterFile|registers[0][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][7] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N8
cycloneive_lcell_comb \RegisterFile|Mux24~0 (
// Equation(s):
// \RegisterFile|Mux24~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][7]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][7]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][7]~q ),
	.datad(\RegisterFile|registers[0][7]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux24~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N2
cycloneive_lcell_comb \ALUMux|out[7]~55 (
// Equation(s):
// \ALUMux|out[7]~55_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][7]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][7]~q )))))

	.dataa(\RegisterFile|registers[10][7]~q ),
	.datab(\InstructionMemory|out [11]),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\RegisterFile|registers[0][7]~q ),
	.cin(gnd),
	.combout(\ALUMux|out[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[7]~55 .lut_mask = 16'hB080;
defparam \ALUMux|out[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N0
cycloneive_lcell_comb \ALU|O_out[7]~72 (
// Equation(s):
// \ALU|O_out[7]~72_combout  = (\ALUMux|out[7]~55_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux24~0_combout ))))) # (!\ALUMux|out[7]~55_combout  & ((\Controller|ALUFunction[0]~0_combout  & 
// (\Controller|ALUFunction[1]~1_combout  $ (\RegisterFile|Mux24~0_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \RegisterFile|Mux24~0_combout ))))

	.dataa(\ALUMux|out[7]~55_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\RegisterFile|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[7]~72 .lut_mask = 16'h1E68;
defparam \ALU|O_out[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N6
cycloneive_lcell_comb \ALU|O_out[7]~73 (
// Equation(s):
// \ALU|O_out[7]~73_combout  = (\RegisterFile|Mux24~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|O_out[7]~72_combout  & \ALU|Equal3~0_combout )))) # (!\RegisterFile|Mux24~0_combout  & (((\ALU|O_out[7]~72_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\RegisterFile|Mux24~0_combout ),
	.datab(\ALU|O_out[2]~1_combout ),
	.datac(\ALU|O_out[7]~72_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[7]~73 .lut_mask = 16'hF888;
defparam \ALU|O_out[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneive_lcell_comb \InstructionMemory|rom~23 (
// Equation(s):
// \InstructionMemory|rom~23_combout  = (\NextPC[6]~8_combout  & (((!\NextPC[4]~4_combout  & !\NextPC[3]~2_combout )) # (!\NextPC[5]~6_combout ))) # (!\NextPC[6]~8_combout  & ((\NextPC[4]~4_combout  & ((!\NextPC[3]~2_combout ) # (!\NextPC[5]~6_combout ))) # 
// (!\NextPC[4]~4_combout  & (\NextPC[5]~6_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\NextPC[4]~4_combout ),
	.datac(\NextPC[5]~6_combout ),
	.datad(\NextPC[3]~2_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~23 .lut_mask = 16'h1E7E;
defparam \InstructionMemory|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N16
cycloneive_lcell_comb \InstructionMemory|rom~24 (
// Equation(s):
// \InstructionMemory|rom~24_combout  = (\InstructionMemory|rom~13_combout  & \InstructionMemory|rom~23_combout )

	.dataa(\InstructionMemory|rom~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|rom~23_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~24_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~24 .lut_mask = 16'hAA00;
defparam \InstructionMemory|rom~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N17
dffeas \InstructionMemory|out[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[30] .is_wysiwyg = "true";
defparam \InstructionMemory|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N12
cycloneive_lcell_comb \ALU|AdderInputB[6]~39 (
// Equation(s):
// \ALU|AdderInputB[6]~39_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [25] $ (\RegisterFile|Mux57~0_combout )))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [30]))

	.dataa(\InstructionMemory|out [30]),
	.datab(\InstructionMemory|out [25]),
	.datac(\RegisterFile|Mux57~0_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[6]~39 .lut_mask = 16'h3CAA;
defparam \ALU|AdderInputB[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N15
dffeas \RegisterFile|registers[0][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][5] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N27
dffeas \RegisterFile|registers[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][5] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N14
cycloneive_lcell_comb \RegisterFile|Mux58~0 (
// Equation(s):
// \RegisterFile|Mux58~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][5]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][5]~q ))

	.dataa(\InstructionMemory|out [11]),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][5]~q ),
	.datad(\RegisterFile|registers[10][5]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux58~0 .lut_mask = 16'hFA50;
defparam \RegisterFile|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N8
cycloneive_lcell_comb \ALU|AdderInputB[5]~40 (
// Equation(s):
// \ALU|AdderInputB[5]~40_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [25] $ (\RegisterFile|Mux58~0_combout )))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [29]))

	.dataa(\InstructionMemory|out [29]),
	.datab(\InstructionMemory|out [25]),
	.datac(\RegisterFile|Mux58~0_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[5]~40 .lut_mask = 16'h3CAA;
defparam \ALU|AdderInputB[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N23
dffeas \RegisterFile|registers[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][4] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N8
cycloneive_lcell_comb \RegisterFile|registers[0][4]~feeder (
// Equation(s):
// \RegisterFile|registers[0][4]~feeder_combout  = \RegisterFile|registers~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~55_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][4]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N9
dffeas \RegisterFile|registers[0][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][4] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N24
cycloneive_lcell_comb \RegisterFile|Mux59~0 (
// Equation(s):
// \RegisterFile|Mux59~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][4]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][4]~q )))

	.dataa(\RegisterFile|registers[10][4]~q ),
	.datab(\RegisterFile|registers[0][4]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux59~0 .lut_mask = 16'hAACC;
defparam \RegisterFile|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N2
cycloneive_lcell_comb \ALU|AdderInputB[4]~41 (
// Equation(s):
// \ALU|AdderInputB[4]~41_combout  = (\Controller|Equal0~0_combout  & (\RegisterFile|Mux59~0_combout  $ (((\InstructionMemory|out [25]))))) # (!\Controller|Equal0~0_combout  & (((\InstructionMemory|out [28]))))

	.dataa(\RegisterFile|Mux59~0_combout ),
	.datab(\InstructionMemory|out [28]),
	.datac(\InstructionMemory|out [25]),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[4]~41 .lut_mask = 16'h5ACC;
defparam \ALU|AdderInputB[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N4
cycloneive_lcell_comb \RegisterFile|registers[10][3]~feeder (
// Equation(s):
// \RegisterFile|registers[10][3]~feeder_combout  = \RegisterFile|registers~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~56_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][3]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N5
dffeas \RegisterFile|registers[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][3] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N2
cycloneive_lcell_comb \RegisterFile|registers[0][3]~feeder (
// Equation(s):
// \RegisterFile|registers[0][3]~feeder_combout  = \RegisterFile|registers~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~56_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][3]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N3
dffeas \RegisterFile|registers[0][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][3] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N30
cycloneive_lcell_comb \RegisterFile|Mux60~0 (
// Equation(s):
// \RegisterFile|Mux60~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][3]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][3]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][3]~q ),
	.datac(\RegisterFile|registers[0][3]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux60~0 .lut_mask = 16'hCCF0;
defparam \RegisterFile|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N4
cycloneive_lcell_comb \ALU|AdderInputB[3]~42 (
// Equation(s):
// \ALU|AdderInputB[3]~42_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [25] $ (\RegisterFile|Mux60~0_combout )))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [27]))

	.dataa(\InstructionMemory|out [27]),
	.datab(\Controller|Equal0~0_combout ),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux60~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[3]~42 .lut_mask = 16'h2EE2;
defparam \ALU|AdderInputB[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N12
cycloneive_lcell_comb \RegisterFile|registers[0][2]~feeder (
// Equation(s):
// \RegisterFile|registers[0][2]~feeder_combout  = \RegisterFile|registers~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~57_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][2]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N13
dffeas \RegisterFile|registers[0][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][2] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N0
cycloneive_lcell_comb \RegisterFile|registers[10][2]~feeder (
// Equation(s):
// \RegisterFile|registers[10][2]~feeder_combout  = \RegisterFile|registers~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~57_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][2]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N1
dffeas \RegisterFile|registers[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][2] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N14
cycloneive_lcell_comb \RegisterFile|Mux61~0 (
// Equation(s):
// \RegisterFile|Mux61~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][2]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][2]~q ))

	.dataa(\RegisterFile|registers[0][2]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[10][2]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux61~0 .lut_mask = 16'hF0AA;
defparam \RegisterFile|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N10
cycloneive_lcell_comb \ALU|AdderInputB[2]~43 (
// Equation(s):
// \ALU|AdderInputB[2]~43_combout  = (\Controller|Equal0~0_combout  & (\RegisterFile|Mux61~0_combout  $ (((\InstructionMemory|out [25]))))) # (!\Controller|Equal0~0_combout  & (((\InstructionMemory|out [26]))))

	.dataa(\RegisterFile|Mux61~0_combout ),
	.datab(\InstructionMemory|out [26]),
	.datac(\InstructionMemory|out [25]),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[2]~43 .lut_mask = 16'h5ACC;
defparam \ALU|AdderInputB[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N6
cycloneive_lcell_comb \ALU|AdderInputB[1]~48 (
// Equation(s):
// \ALU|AdderInputB[1]~48_combout  = \InstructionMemory|out [25] $ (((!\InstructionMemory|out [2] & (!\InstructionMemory|out [5] & \RegisterFile|Mux62~0_combout ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux62~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[1]~48 .lut_mask = 16'hE1F0;
defparam \ALU|AdderInputB[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N20
cycloneive_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ((\ALU|AdderInputB[1]~48_combout  $ (\RegisterFile|Mux30~0_combout  $ (!\ALU|Add0~3 )))) # (GND)
// \ALU|Add0~5  = CARRY((\ALU|AdderInputB[1]~48_combout  & ((\RegisterFile|Mux30~0_combout ) # (!\ALU|Add0~3 ))) # (!\ALU|AdderInputB[1]~48_combout  & (\RegisterFile|Mux30~0_combout  & !\ALU|Add0~3 )))

	.dataa(\ALU|AdderInputB[1]~48_combout ),
	.datab(\RegisterFile|Mux30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~3 ),
	.combout(\ALU|Add0~4_combout ),
	.cout(\ALU|Add0~5 ));
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N22
cycloneive_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\ALU|AdderInputB[2]~43_combout  & ((\RegisterFile|Mux29~0_combout  & (\ALU|Add0~5  & VCC)) # (!\RegisterFile|Mux29~0_combout  & (!\ALU|Add0~5 )))) # (!\ALU|AdderInputB[2]~43_combout  & ((\RegisterFile|Mux29~0_combout  & 
// (!\ALU|Add0~5 )) # (!\RegisterFile|Mux29~0_combout  & ((\ALU|Add0~5 ) # (GND)))))
// \ALU|Add0~7  = CARRY((\ALU|AdderInputB[2]~43_combout  & (!\RegisterFile|Mux29~0_combout  & !\ALU|Add0~5 )) # (!\ALU|AdderInputB[2]~43_combout  & ((!\ALU|Add0~5 ) # (!\RegisterFile|Mux29~0_combout ))))

	.dataa(\ALU|AdderInputB[2]~43_combout ),
	.datab(\RegisterFile|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N24
cycloneive_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\RegisterFile|Mux28~0_combout  $ (\ALU|AdderInputB[3]~42_combout  $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\RegisterFile|Mux28~0_combout  & ((\ALU|AdderInputB[3]~42_combout ) # (!\ALU|Add0~7 ))) # (!\RegisterFile|Mux28~0_combout  & (\ALU|AdderInputB[3]~42_combout  & !\ALU|Add0~7 )))

	.dataa(\RegisterFile|Mux28~0_combout ),
	.datab(\ALU|AdderInputB[3]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N26
cycloneive_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\RegisterFile|Mux27~0_combout  & ((\ALU|AdderInputB[4]~41_combout  & (\ALU|Add0~9  & VCC)) # (!\ALU|AdderInputB[4]~41_combout  & (!\ALU|Add0~9 )))) # (!\RegisterFile|Mux27~0_combout  & ((\ALU|AdderInputB[4]~41_combout  & 
// (!\ALU|Add0~9 )) # (!\ALU|AdderInputB[4]~41_combout  & ((\ALU|Add0~9 ) # (GND)))))
// \ALU|Add0~11  = CARRY((\RegisterFile|Mux27~0_combout  & (!\ALU|AdderInputB[4]~41_combout  & !\ALU|Add0~9 )) # (!\RegisterFile|Mux27~0_combout  & ((!\ALU|Add0~9 ) # (!\ALU|AdderInputB[4]~41_combout ))))

	.dataa(\RegisterFile|Mux27~0_combout ),
	.datab(\ALU|AdderInputB[4]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N28
cycloneive_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\RegisterFile|Mux26~0_combout  $ (\ALU|AdderInputB[5]~40_combout  $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\RegisterFile|Mux26~0_combout  & ((\ALU|AdderInputB[5]~40_combout ) # (!\ALU|Add0~11 ))) # (!\RegisterFile|Mux26~0_combout  & (\ALU|AdderInputB[5]~40_combout  & !\ALU|Add0~11 )))

	.dataa(\RegisterFile|Mux26~0_combout ),
	.datab(\ALU|AdderInputB[5]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N30
cycloneive_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = (\ALU|AdderInputB[6]~39_combout  & ((\RegisterFile|Mux25~0_combout  & (\ALU|Add0~13  & VCC)) # (!\RegisterFile|Mux25~0_combout  & (!\ALU|Add0~13 )))) # (!\ALU|AdderInputB[6]~39_combout  & ((\RegisterFile|Mux25~0_combout  & 
// (!\ALU|Add0~13 )) # (!\RegisterFile|Mux25~0_combout  & ((\ALU|Add0~13 ) # (GND)))))
// \ALU|Add0~15  = CARRY((\ALU|AdderInputB[6]~39_combout  & (!\RegisterFile|Mux25~0_combout  & !\ALU|Add0~13 )) # (!\ALU|AdderInputB[6]~39_combout  & ((!\ALU|Add0~13 ) # (!\RegisterFile|Mux25~0_combout ))))

	.dataa(\ALU|AdderInputB[6]~39_combout ),
	.datab(\RegisterFile|Mux25~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout(\ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneive_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = ((\ALU|AdderInputB[7]~47_combout  $ (\RegisterFile|Mux24~0_combout  $ (!\ALU|Add0~15 )))) # (GND)
// \ALU|Add0~17  = CARRY((\ALU|AdderInputB[7]~47_combout  & ((\RegisterFile|Mux24~0_combout ) # (!\ALU|Add0~15 ))) # (!\ALU|AdderInputB[7]~47_combout  & (\RegisterFile|Mux24~0_combout  & !\ALU|Add0~15 )))

	.dataa(\ALU|AdderInputB[7]~47_combout ),
	.datab(\RegisterFile|Mux24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~15 ),
	.combout(\ALU|Add0~16_combout ),
	.cout(\ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N16
cycloneive_lcell_comb \ALU|O_out[7]~74 (
// Equation(s):
// \ALU|O_out[7]~74_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[7]~73_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~16_combout )))

	.dataa(\ALU|O_out[7]~73_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[7]~74 .lut_mask = 16'hBB88;
defparam \ALU|O_out[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y19_N0
cycloneive_ram_block \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegisterFile|Mux49~0_combout ,\RegisterFile|Mux50~0_combout ,\RegisterFile|Mux51~0_combout ,\RegisterFile|Mux52~0_combout ,\RegisterFile|Mux53~0_combout ,\RegisterFile|Mux54~0_combout ,\RegisterFile|Mux55~0_combout ,\RegisterFile|Mux56~0_combout ,
\RegisterFile|Mux57~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X58_Y21_N0
cycloneive_ram_block \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegisterFile|Mux49~0_combout ,\RegisterFile|Mux50~0_combout ,\RegisterFile|Mux51~0_combout ,\RegisterFile|Mux52~0_combout ,\RegisterFile|Mux53~0_combout ,\RegisterFile|Mux54~0_combout ,\RegisterFile|Mux55~0_combout ,\RegisterFile|Mux56~0_combout ,
\RegisterFile|Mux57~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .init_file = "db/processor.ram0_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N8
cycloneive_io_ibuf \serial_in[6]~input (
	.i(serial_in[6]),
	.ibar(gnd),
	.o(\serial_in[6]~input_o ));
// synopsys translate_off
defparam \serial_in[6]~input .bus_hold = "false";
defparam \serial_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N10
cycloneive_lcell_comb \DataMux|out[1]~8 (
// Equation(s):
// \DataMux|out[1]~8_combout  = (\ALU|O_out[2]~51_combout  & ((\ALU|Equal2~1_combout  & ((!\ALU|O_out[3]~53_combout ))) # (!\ALU|Equal2~1_combout  & (!\ALU|Add0~8_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Add0~8_combout ),
	.datac(\ALU|O_out[3]~53_combout ),
	.datad(\ALU|O_out[2]~51_combout ),
	.cin(gnd),
	.combout(\DataMux|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1]~8 .lut_mask = 16'h1B00;
defparam \DataMux|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N14
cycloneive_lcell_comb \DataMux|out[1]~19 (
// Equation(s):
// \DataMux|out[1]~19_combout  = (\DataMux|out[1]~8_combout  & ((\DataMemory|Equal1~6_combout ) # (\DataMemory|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\DataMux|out[1]~8_combout ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DataMux|out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1]~19 .lut_mask = 16'hCCC0;
defparam \DataMux|out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N20
cycloneive_lcell_comb \DataMux|out[1]~29 (
// Equation(s):
// \DataMux|out[1]~29_combout  = (!\DataMux|out[1]~18_combout  & (((\InstructionMemory|out [5]) # (\DataMux|out[1]~19_combout )) # (!\InstructionMemory|out [2])))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\DataMux|out[1]~19_combout ),
	.datad(\DataMux|out[1]~18_combout ),
	.cin(gnd),
	.combout(\DataMux|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1]~29 .lut_mask = 16'h00FD;
defparam \DataMux|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N30
cycloneive_lcell_comb \DataMux|out[1]~30 (
// Equation(s):
// \DataMux|out[1]~30_combout  = (\InstructionMemory|out [2] & (!\InstructionMemory|out [5] & ((\DataMemory|Equal1~6_combout ) # (!\DataMemory|Equal0~4_combout ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DataMux|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1]~30 .lut_mask = 16'h2022;
defparam \DataMux|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N18
cycloneive_lcell_comb \DataMux|out[6]~21 (
// Equation(s):
// \DataMux|out[6]~21_combout  = (\DataMux|out[1]~29_combout  & ((\DataMux|out[1]~30_combout  & ((\serial_in[6]~input_o ))) # (!\DataMux|out[1]~30_combout  & (\ALU|O_out[6]~77_combout )))) # (!\DataMux|out[1]~29_combout  & (((!\DataMux|out[1]~30_combout ))))

	.dataa(\ALU|O_out[6]~77_combout ),
	.datab(\serial_in[6]~input_o ),
	.datac(\DataMux|out[1]~29_combout ),
	.datad(\DataMux|out[1]~30_combout ),
	.cin(gnd),
	.combout(\DataMux|out[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[6]~21 .lut_mask = 16'hC0AF;
defparam \DataMux|out[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N0
cycloneive_lcell_comb \DataMux|out[6] (
// Equation(s):
// \DataMux|out [6] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[6]~21_combout  & ((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (!\DataMux|out[6]~21_combout  & 
// (\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout )))) # (!\DataMux|out[1]~18_combout  & (((\DataMux|out[6]~21_combout ))))

	.dataa(\DataMux|out[1]~18_combout ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\DataMux|out[6]~21_combout ),
	.cin(gnd),
	.combout(\DataMux|out [6]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[6] .lut_mask = 16'hF588;
defparam \DataMux|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N10
cycloneive_lcell_comb \RegisterFile|registers~53 (
// Equation(s):
// \RegisterFile|registers~53_combout  = (!\reset~input_o  & \DataMux|out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [6]),
	.cin(gnd),
	.combout(\RegisterFile|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~53 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N24
cycloneive_lcell_comb \RegisterFile|registers[0][6]~feeder (
// Equation(s):
// \RegisterFile|registers[0][6]~feeder_combout  = \RegisterFile|registers~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegisterFile|registers~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][6]~feeder .lut_mask = 16'hF0F0;
defparam \RegisterFile|registers[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N25
dffeas \RegisterFile|registers[0][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][6] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N5
dffeas \RegisterFile|registers[20][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][6] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N4
cycloneive_lcell_comb \RegisterFile|Mux25~0 (
// Equation(s):
// \RegisterFile|Mux25~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][6]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][6]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][6]~q ),
	.datac(\RegisterFile|registers[20][6]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux25~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneive_lcell_comb \ALUMux|out[6]~78 (
// Equation(s):
// \ALUMux|out[6]~78_combout  = (\InstructionMemory|out [5] & (((\InstructionMemory|out [30])))) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & ((\InstructionMemory|out [30]))) # (!\InstructionMemory|out [2] & (\RegisterFile|Mux57~0_combout 
// ))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\RegisterFile|Mux57~0_combout ),
	.datac(\InstructionMemory|out [30]),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[6]~78 .lut_mask = 16'hF0E4;
defparam \ALUMux|out[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N8
cycloneive_lcell_comb \ALU|O_out[6]~75 (
// Equation(s):
// \ALU|O_out[6]~75_combout  = (\RegisterFile|Mux25~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\ALUMux|out[6]~78_combout ) # (\Controller|ALUFunction[0]~0_combout ))))) # (!\RegisterFile|Mux25~0_combout  & ((\ALUMux|out[6]~78_combout  & 
// (\Controller|ALUFunction[0]~0_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\ALUMux|out[6]~78_combout  & (\Controller|ALUFunction[0]~0_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux25~0_combout ),
	.datab(\ALUMux|out[6]~78_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[6]~75 .lut_mask = 16'h16E8;
defparam \ALU|O_out[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \ALU|O_out[6]~76 (
// Equation(s):
// \ALU|O_out[6]~76_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux25~0_combout ) # ((\ALU|O_out[6]~75_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|O_out[6]~75_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|O_out[6]~75_combout ),
	.datac(\RegisterFile|Mux25~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[6]~76 .lut_mask = 16'hECA0;
defparam \ALU|O_out[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneive_lcell_comb \ALU|O_out[6]~77 (
// Equation(s):
// \ALU|O_out[6]~77_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[6]~76_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~14_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[6]~76_combout ),
	.datac(\ALU|Add0~14_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[6]~77 .lut_mask = 16'hCCF0;
defparam \ALU|O_out[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y17_N0
cycloneive_ram_block \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\RegisterFile|Mux58~0_combout ,\RegisterFile|Mux59~0_combout ,\RegisterFile|Mux60~0_combout ,\RegisterFile|Mux61~0_combout ,\RegisterFile|Mux62~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .init_file = "db/processor.ram0_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y16_N0
cycloneive_ram_block \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\RegisterFile|Mux58~0_combout ,\RegisterFile|Mux59~0_combout ,\RegisterFile|Mux60~0_combout ,\RegisterFile|Mux61~0_combout ,\RegisterFile|Mux62~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N15
cycloneive_io_ibuf \serial_in[5]~input (
	.i(serial_in[5]),
	.ibar(gnd),
	.o(\serial_in[5]~input_o ));
// synopsys translate_off
defparam \serial_in[5]~input .bus_hold = "false";
defparam \serial_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N12
cycloneive_lcell_comb \DataMux|out[5]~22 (
// Equation(s):
// \DataMux|out[5]~22_combout  = (\DataMux|out[1]~29_combout  & ((\DataMux|out[1]~30_combout  & ((\serial_in[5]~input_o ))) # (!\DataMux|out[1]~30_combout  & (\ALU|O_out[5]~80_combout )))) # (!\DataMux|out[1]~29_combout  & (((!\DataMux|out[1]~30_combout ))))

	.dataa(\ALU|O_out[5]~80_combout ),
	.datab(\serial_in[5]~input_o ),
	.datac(\DataMux|out[1]~29_combout ),
	.datad(\DataMux|out[1]~30_combout ),
	.cin(gnd),
	.combout(\DataMux|out[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[5]~22 .lut_mask = 16'hC0AF;
defparam \DataMux|out[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N6
cycloneive_lcell_comb \DataMux|out[5] (
// Equation(s):
// \DataMux|out [5] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[5]~22_combout  & (\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 )) # (!\DataMux|out[5]~22_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ))))) # 
// (!\DataMux|out[1]~18_combout  & (((\DataMux|out[5]~22_combout ))))

	.dataa(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\DataMux|out[1]~18_combout ),
	.datad(\DataMux|out[5]~22_combout ),
	.cin(gnd),
	.combout(\DataMux|out [5]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[5] .lut_mask = 16'hAFC0;
defparam \DataMux|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N26
cycloneive_lcell_comb \RegisterFile|registers~54 (
// Equation(s):
// \RegisterFile|registers~54_combout  = (!\reset~input_o  & \DataMux|out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [5]),
	.cin(gnd),
	.combout(\RegisterFile|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~54 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N17
dffeas \RegisterFile|registers[20][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][5] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N16
cycloneive_lcell_comb \RegisterFile|Mux26~0 (
// Equation(s):
// \RegisterFile|Mux26~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][5]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][5]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][5]~q ),
	.datad(\RegisterFile|registers[0][5]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux26~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N24
cycloneive_lcell_comb \ALUMux|out[5]~56 (
// Equation(s):
// \ALUMux|out[5]~56_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [29])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [29])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux58~0_combout )))))

	.dataa(\InstructionMemory|out [29]),
	.datab(\InstructionMemory|out [5]),
	.datac(\RegisterFile|Mux58~0_combout ),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[5]~56 .lut_mask = 16'hAAB8;
defparam \ALUMux|out[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N20
cycloneive_lcell_comb \ALU|O_out[5]~78 (
// Equation(s):
// \ALU|O_out[5]~78_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux26~0_combout ) # (\ALUMux|out[5]~56_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\RegisterFile|Mux26~0_combout  $ (\ALUMux|out[5]~56_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\RegisterFile|Mux26~0_combout  & \ALUMux|out[5]~56_combout ))))

	.dataa(\Controller|ALUFunction[0]~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\RegisterFile|Mux26~0_combout ),
	.datad(\ALUMux|out[5]~56_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[5]~78 .lut_mask = 16'h3668;
defparam \ALU|O_out[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N2
cycloneive_lcell_comb \ALU|O_out[5]~79 (
// Equation(s):
// \ALU|O_out[5]~79_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux26~0_combout ) # ((\ALU|O_out[5]~78_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|O_out[5]~78_combout  & (\ALU|Equal3~0_combout )))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|O_out[5]~78_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\RegisterFile|Mux26~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[5]~79 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N22
cycloneive_lcell_comb \ALU|O_out[5]~80 (
// Equation(s):
// \ALU|O_out[5]~80_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[5]~79_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~12_combout ))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Add0~12_combout ),
	.datac(gnd),
	.datad(\ALU|O_out[5]~79_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[5]~80 .lut_mask = 16'hEE44;
defparam \ALU|O_out[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N1
cycloneive_io_ibuf \serial_in[4]~input (
	.i(serial_in[4]),
	.ibar(gnd),
	.o(\serial_in[4]~input_o ));
// synopsys translate_off
defparam \serial_in[4]~input .bus_hold = "false";
defparam \serial_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N6
cycloneive_lcell_comb \DataMux|out[4]~23 (
// Equation(s):
// \DataMux|out[4]~23_combout  = (\DataMux|out[1]~30_combout  & (\serial_in[4]~input_o  & ((\DataMux|out[1]~29_combout )))) # (!\DataMux|out[1]~30_combout  & (((\ALU|O_out[4]~83_combout ) # (!\DataMux|out[1]~29_combout ))))

	.dataa(\serial_in[4]~input_o ),
	.datab(\ALU|O_out[4]~83_combout ),
	.datac(\DataMux|out[1]~30_combout ),
	.datad(\DataMux|out[1]~29_combout ),
	.cin(gnd),
	.combout(\DataMux|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[4]~23 .lut_mask = 16'hAC0F;
defparam \DataMux|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N20
cycloneive_lcell_comb \DataMux|out[4] (
// Equation(s):
// \DataMux|out [4] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[4]~23_combout  & ((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ))) # (!\DataMux|out[4]~23_combout  & (\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\DataMux|out[1]~18_combout  & (((\DataMux|out[4]~23_combout ))))

	.dataa(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\DataMux|out[1]~18_combout ),
	.datac(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\DataMux|out[4]~23_combout ),
	.cin(gnd),
	.combout(\DataMux|out [4]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[4] .lut_mask = 16'hF388;
defparam \DataMux|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N18
cycloneive_lcell_comb \RegisterFile|registers~55 (
// Equation(s):
// \RegisterFile|registers~55_combout  = (!\reset~input_o  & \DataMux|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [4]),
	.cin(gnd),
	.combout(\RegisterFile|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~55 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N29
dffeas \RegisterFile|registers[20][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][4] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N28
cycloneive_lcell_comb \RegisterFile|Mux27~0 (
// Equation(s):
// \RegisterFile|Mux27~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][4]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][4]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][4]~q ),
	.datad(\RegisterFile|registers[0][4]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux27~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N2
cycloneive_lcell_comb \ALUMux|out[4]~79 (
// Equation(s):
// \ALUMux|out[4]~79_combout  = (\InstructionMemory|out [5] & (\InstructionMemory|out [28])) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [28])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux59~0_combout )))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [28]),
	.datac(\RegisterFile|Mux59~0_combout ),
	.datad(\InstructionMemory|out [2]),
	.cin(gnd),
	.combout(\ALUMux|out[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[4]~79 .lut_mask = 16'hCCD8;
defparam \ALUMux|out[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N22
cycloneive_lcell_comb \ALU|O_out[4]~81 (
// Equation(s):
// \ALU|O_out[4]~81_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux27~0_combout ) # (\ALUMux|out[4]~79_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & ((\RegisterFile|Mux27~0_combout 
//  & (\Controller|ALUFunction[1]~1_combout  $ (\ALUMux|out[4]~79_combout ))) # (!\RegisterFile|Mux27~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \ALUMux|out[4]~79_combout ))))

	.dataa(\Controller|ALUFunction[0]~0_combout ),
	.datab(\RegisterFile|Mux27~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\ALUMux|out[4]~79_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[4]~81 .lut_mask = 16'h1E68;
defparam \ALU|O_out[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N24
cycloneive_lcell_comb \ALU|O_out[4]~82 (
// Equation(s):
// \ALU|O_out[4]~82_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux27~0_combout ) # ((\ALU|O_out[4]~81_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (((\ALU|O_out[4]~81_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\RegisterFile|Mux27~0_combout ),
	.datac(\ALU|O_out[4]~81_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[4]~82 .lut_mask = 16'hF888;
defparam \ALU|O_out[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N18
cycloneive_lcell_comb \ALU|O_out[4]~83 (
// Equation(s):
// \ALU|O_out[4]~83_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[4]~82_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~10_combout ))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Add0~10_combout ),
	.datad(\ALU|O_out[4]~82_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[4]~83 .lut_mask = 16'hFC30;
defparam \ALU|O_out[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N8
cycloneive_io_ibuf \serial_in[3]~input (
	.i(serial_in[3]),
	.ibar(gnd),
	.o(\serial_in[3]~input_o ));
// synopsys translate_off
defparam \serial_in[3]~input .bus_hold = "false";
defparam \serial_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N28
cycloneive_lcell_comb \DataMux|out[3]~24 (
// Equation(s):
// \DataMux|out[3]~24_combout  = (\DataMux|out[1]~30_combout  & (((\serial_in[3]~input_o  & \DataMux|out[1]~29_combout )))) # (!\DataMux|out[1]~30_combout  & ((\ALU|O_out[3]~54_combout ) # ((!\DataMux|out[1]~29_combout ))))

	.dataa(\ALU|O_out[3]~54_combout ),
	.datab(\serial_in[3]~input_o ),
	.datac(\DataMux|out[1]~30_combout ),
	.datad(\DataMux|out[1]~29_combout ),
	.cin(gnd),
	.combout(\DataMux|out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[3]~24 .lut_mask = 16'hCA0F;
defparam \DataMux|out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N10
cycloneive_lcell_comb \DataMux|out[3] (
// Equation(s):
// \DataMux|out [3] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[3]~24_combout  & ((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ))) # (!\DataMux|out[3]~24_combout  & (\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 )))) # 
// (!\DataMux|out[1]~18_combout  & (((\DataMux|out[3]~24_combout ))))

	.dataa(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\DataMux|out[1]~18_combout ),
	.datac(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DataMux|out[3]~24_combout ),
	.cin(gnd),
	.combout(\DataMux|out [3]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[3] .lut_mask = 16'hF388;
defparam \DataMux|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N16
cycloneive_lcell_comb \RegisterFile|registers~56 (
// Equation(s):
// \RegisterFile|registers~56_combout  = (!\reset~input_o  & \DataMux|out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [3]),
	.cin(gnd),
	.combout(\RegisterFile|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~56 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N15
dffeas \RegisterFile|registers[20][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][3] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N14
cycloneive_lcell_comb \RegisterFile|Mux28~0 (
// Equation(s):
// \RegisterFile|Mux28~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][3]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][3]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][3]~q ),
	.datad(\RegisterFile|registers[0][3]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux28~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N24
cycloneive_lcell_comb \ALUMux|out[3]~74 (
// Equation(s):
// \ALUMux|out[3]~74_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [27])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [27])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux60~0_combout )))))

	.dataa(\InstructionMemory|out [27]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [5]),
	.datad(\RegisterFile|Mux60~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[3]~74 .lut_mask = 16'hABA8;
defparam \ALUMux|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N20
cycloneive_lcell_comb \ALU|O_out[3]~52 (
// Equation(s):
// \ALU|O_out[3]~52_combout  = (\RegisterFile|Mux28~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[3]~74_combout ))))) # (!\RegisterFile|Mux28~0_combout  & ((\Controller|ALUFunction[1]~1_combout 
//  & (\Controller|ALUFunction[0]~0_combout  $ (\ALUMux|out[3]~74_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \ALUMux|out[3]~74_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\RegisterFile|Mux28~0_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\ALUMux|out[3]~74_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[3]~52 .lut_mask = 16'h5668;
defparam \ALU|O_out[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N14
cycloneive_lcell_comb \ALU|O_out[3]~53 (
// Equation(s):
// \ALU|O_out[3]~53_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux28~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[3]~52_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|Equal3~0_combout  & ((\ALU|O_out[3]~52_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\RegisterFile|Mux28~0_combout ),
	.datad(\ALU|O_out[3]~52_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[3]~53 .lut_mask = 16'hECA0;
defparam \ALU|O_out[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N0
cycloneive_lcell_comb \ALU|O_out[3]~54 (
// Equation(s):
// \ALU|O_out[3]~54_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[3]~53_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~8_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(gnd),
	.datac(\ALU|O_out[3]~53_combout ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[3]~54 .lut_mask = 16'hF5A0;
defparam \ALU|O_out[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N15
cycloneive_io_ibuf \serial_in[1]~input (
	.i(serial_in[1]),
	.ibar(gnd),
	.o(\serial_in[1]~input_o ));
// synopsys translate_off
defparam \serial_in[1]~input .bus_hold = "false";
defparam \serial_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N26
cycloneive_lcell_comb \DataMux|out[1]~26 (
// Equation(s):
// \DataMux|out[1]~26_combout  = (\DataMux|out[1]~30_combout  & (((\serial_in[1]~input_o  & \DataMux|out[1]~29_combout )))) # (!\DataMux|out[1]~30_combout  & ((\ALU|O_out[1]~86_combout ) # ((!\DataMux|out[1]~29_combout ))))

	.dataa(\ALU|O_out[1]~86_combout ),
	.datab(\serial_in[1]~input_o ),
	.datac(\DataMux|out[1]~30_combout ),
	.datad(\DataMux|out[1]~29_combout ),
	.cin(gnd),
	.combout(\DataMux|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1]~26 .lut_mask = 16'hCA0F;
defparam \DataMux|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N16
cycloneive_lcell_comb \DataMux|out[1] (
// Equation(s):
// \DataMux|out [1] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[1]~26_combout  & ((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (!\DataMux|out[1]~26_combout  & 
// (\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (!\DataMux|out[1]~18_combout  & (((\DataMux|out[1]~26_combout ))))

	.dataa(\DataMux|out[1]~18_combout ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\DataMux|out[1]~26_combout ),
	.cin(gnd),
	.combout(\DataMux|out [1]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1] .lut_mask = 16'hF588;
defparam \DataMux|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N10
cycloneive_lcell_comb \RegisterFile|registers~58 (
// Equation(s):
// \RegisterFile|registers~58_combout  = (!\reset~input_o  & \DataMux|out [1])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [1]),
	.cin(gnd),
	.combout(\RegisterFile|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~58 .lut_mask = 16'h3300;
defparam \RegisterFile|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N0
cycloneive_lcell_comb \RegisterFile|registers[0][1]~feeder (
// Equation(s):
// \RegisterFile|registers[0][1]~feeder_combout  = \RegisterFile|registers~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~58_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][1]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N1
dffeas \RegisterFile|registers[0][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][1] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N21
dffeas \RegisterFile|registers[20][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][1] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N10
cycloneive_lcell_comb \RegisterFile|Mux30~0 (
// Equation(s):
// \RegisterFile|Mux30~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][1]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][1]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][1]~q ),
	.datac(\InstructionMemory|out [15]),
	.datad(\RegisterFile|registers[20][1]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux30~0 .lut_mask = 16'hFC0C;
defparam \RegisterFile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N2
cycloneive_lcell_comb \ALUMux|out[1]~80 (
// Equation(s):
// \ALUMux|out[1]~80_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [25])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [25])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux62~0_combout )))))

	.dataa(\InstructionMemory|out [25]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [5]),
	.datad(\RegisterFile|Mux62~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[1]~80 .lut_mask = 16'hABA8;
defparam \ALUMux|out[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneive_lcell_comb \ALU|O_out[1]~84 (
// Equation(s):
// \ALU|O_out[1]~84_combout  = (\RegisterFile|Mux30~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[1]~80_combout ))))) # (!\RegisterFile|Mux30~0_combout  & ((\Controller|ALUFunction[0]~0_combout 
//  & (\ALUMux|out[1]~80_combout  $ (\Controller|ALUFunction[1]~1_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALUMux|out[1]~80_combout  & \Controller|ALUFunction[1]~1_combout ))))

	.dataa(\RegisterFile|Mux30~0_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\ALUMux|out[1]~80_combout ),
	.datad(\Controller|ALUFunction[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[1]~84 .lut_mask = 16'h16E8;
defparam \ALU|O_out[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
cycloneive_lcell_comb \ALU|O_out[1]~85 (
// Equation(s):
// \ALU|O_out[1]~85_combout  = (\RegisterFile|Mux30~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[1]~84_combout )))) # (!\RegisterFile|Mux30~0_combout  & (\ALU|Equal3~0_combout  & (\ALU|O_out[1]~84_combout )))

	.dataa(\RegisterFile|Mux30~0_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out[1]~84_combout ),
	.datad(\ALU|O_out[2]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[1]~85 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N16
cycloneive_lcell_comb \ALU|O_out[1]~86 (
// Equation(s):
// \ALU|O_out[1]~86_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[1]~85_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~4_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|O_out[1]~85_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|O_out[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[1]~86 .lut_mask = 16'hD8D8;
defparam \ALU|O_out[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneive_lcell_comb \Controller|MemoryWE~0 (
// Equation(s):
// \Controller|MemoryWE~0_combout  = (\InstructionMemory|out [2] & \InstructionMemory|out [5])

	.dataa(\InstructionMemory|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|out [5]),
	.cin(gnd),
	.combout(\Controller|MemoryWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|MemoryWE~0 .lut_mask = 16'hAA00;
defparam \Controller|MemoryWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N6
cycloneive_lcell_comb \DataMemory|data_seg|mem0~0 (
// Equation(s):
// \DataMemory|data_seg|mem0~0_combout  = (!\ALU|O_out[1]~86_combout  & (!\reset~input_o  & (!\ALU|O_out[0]~59_combout  & \Controller|MemoryWE~0_combout )))

	.dataa(\ALU|O_out[1]~86_combout ),
	.datab(\reset~input_o ),
	.datac(\ALU|O_out[0]~59_combout ),
	.datad(\Controller|MemoryWE~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|data_seg|mem0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|data_seg|mem0~0 .lut_mask = 16'h0100;
defparam \DataMemory|data_seg|mem0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N14
cycloneive_lcell_comb \DataMemory|stack_seg|mem0~0 (
// Equation(s):
// \DataMemory|stack_seg|mem0~0_combout  = (\DataMemory|Equal1~7_combout  & \DataMemory|data_seg|mem0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|data_seg|mem0~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|mem0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0~0 .lut_mask = 16'hF000;
defparam \DataMemory|stack_seg|mem0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N22
cycloneive_io_ibuf \serial_in[7]~input (
	.i(serial_in[7]),
	.ibar(gnd),
	.o(\serial_in[7]~input_o ));
// synopsys translate_off
defparam \serial_in[7]~input .bus_hold = "false";
defparam \serial_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N14
cycloneive_lcell_comb \DataMux|out[7]~20 (
// Equation(s):
// \DataMux|out[7]~20_combout  = (\DataMux|out[1]~29_combout  & ((\DataMux|out[1]~30_combout  & (\serial_in[7]~input_o )) # (!\DataMux|out[1]~30_combout  & ((\ALU|O_out[7]~74_combout ))))) # (!\DataMux|out[1]~29_combout  & (((!\DataMux|out[1]~30_combout ))))

	.dataa(\serial_in[7]~input_o ),
	.datab(\ALU|O_out[7]~74_combout ),
	.datac(\DataMux|out[1]~29_combout ),
	.datad(\DataMux|out[1]~30_combout ),
	.cin(gnd),
	.combout(\DataMux|out[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[7]~20 .lut_mask = 16'hA0CF;
defparam \DataMux|out[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N28
cycloneive_lcell_comb \DataMux|out[7] (
// Equation(s):
// \DataMux|out [7] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[7]~20_combout  & ((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ))) # (!\DataMux|out[7]~20_combout  & (\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\DataMux|out[1]~18_combout  & (((\DataMux|out[7]~20_combout ))))

	.dataa(\DataMux|out[1]~18_combout ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\DataMux|out[7]~20_combout ),
	.datad(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\DataMux|out [7]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[7] .lut_mask = 16'hF858;
defparam \DataMux|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N30
cycloneive_lcell_comb \RegisterFile|registers~52 (
// Equation(s):
// \RegisterFile|registers~52_combout  = (!\reset~input_o  & \DataMux|out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [7]),
	.cin(gnd),
	.combout(\RegisterFile|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~52 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N31
dffeas \RegisterFile|registers[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][7] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N0
cycloneive_lcell_comb \RegisterFile|Mux56~0 (
// Equation(s):
// \RegisterFile|Mux56~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][7]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][7]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][7]~q ),
	.datac(\RegisterFile|registers[0][7]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux56~0 .lut_mask = 16'hCCF0;
defparam \RegisterFile|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneive_lcell_comb \ALU|AdderInputB[7]~47 (
// Equation(s):
// \ALU|AdderInputB[7]~47_combout  = (!\InstructionMemory|out [5] & (!\InstructionMemory|out [2] & (\InstructionMemory|out [25] $ (\RegisterFile|Mux56~0_combout ))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux56~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[7]~47 .lut_mask = 16'h0110;
defparam \ALU|AdderInputB[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = (\ALU|AdderInputB[8]~46_combout  & ((\RegisterFile|Mux23~0_combout  & (\ALU|Add0~17  & VCC)) # (!\RegisterFile|Mux23~0_combout  & (!\ALU|Add0~17 )))) # (!\ALU|AdderInputB[8]~46_combout  & ((\RegisterFile|Mux23~0_combout  & 
// (!\ALU|Add0~17 )) # (!\RegisterFile|Mux23~0_combout  & ((\ALU|Add0~17 ) # (GND)))))
// \ALU|Add0~19  = CARRY((\ALU|AdderInputB[8]~46_combout  & (!\RegisterFile|Mux23~0_combout  & !\ALU|Add0~17 )) # (!\ALU|AdderInputB[8]~46_combout  & ((!\ALU|Add0~17 ) # (!\RegisterFile|Mux23~0_combout ))))

	.dataa(\ALU|AdderInputB[8]~46_combout ),
	.datab(\RegisterFile|Mux23~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~17 ),
	.combout(\ALU|Add0~18_combout ),
	.cout(\ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N6
cycloneive_lcell_comb \ALU|O_out[8]~71 (
// Equation(s):
// \ALU|O_out[8]~71_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[8]~70_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~18_combout )))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|O_out[8]~70_combout ),
	.datad(\ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[8]~71 .lut_mask = 16'hF3C0;
defparam \ALU|O_out[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N16
cycloneive_lcell_comb \RegisterFile|registers~50 (
// Equation(s):
// \RegisterFile|registers~50_combout  = (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )))) # 
// (!\DataMemory|Equal1~7_combout  & (\DataMemory|Equal0~4_combout  & (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~50 .lut_mask = 16'hEAC0;
defparam \RegisterFile|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N22
cycloneive_lcell_comb \RegisterFile|registers~51 (
// Equation(s):
// \RegisterFile|registers~51_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[8]~71_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~50_combout )))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[8]~71_combout ),
	.datad(\RegisterFile|registers~50_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~51 .lut_mask = 16'h5140;
defparam \RegisterFile|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N11
dffeas \RegisterFile|registers[0][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][8] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N24
cycloneive_lcell_comb \RegisterFile|Mux55~0 (
// Equation(s):
// \RegisterFile|Mux55~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][8]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][8]~q ))

	.dataa(\RegisterFile|registers[0][8]~q ),
	.datab(gnd),
	.datac(\InstructionMemory|out [11]),
	.datad(\RegisterFile|registers[10][8]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux55~0 .lut_mask = 16'hFA0A;
defparam \RegisterFile|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N2
cycloneive_lcell_comb \ALU|AdderInputB[8]~46 (
// Equation(s):
// \ALU|AdderInputB[8]~46_combout  = (!\InstructionMemory|out [2] & (!\InstructionMemory|out [5] & (\InstructionMemory|out [25] $ (\RegisterFile|Mux55~0_combout ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux55~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[8]~46 .lut_mask = 16'h0110;
defparam \ALU|AdderInputB[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = ((\ALU|AdderInputB[9]~45_combout  $ (\RegisterFile|Mux22~0_combout  $ (!\ALU|Add0~19 )))) # (GND)
// \ALU|Add0~21  = CARRY((\ALU|AdderInputB[9]~45_combout  & ((\RegisterFile|Mux22~0_combout ) # (!\ALU|Add0~19 ))) # (!\ALU|AdderInputB[9]~45_combout  & (\RegisterFile|Mux22~0_combout  & !\ALU|Add0~19 )))

	.dataa(\ALU|AdderInputB[9]~45_combout ),
	.datab(\RegisterFile|Mux22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~19 ),
	.combout(\ALU|Add0~20_combout ),
	.cout(\ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \ALU|O_out[9]~68 (
// Equation(s):
// \ALU|O_out[9]~68_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[9]~67_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~20_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[9]~67_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[9]~68 .lut_mask = 16'hCFC0;
defparam \ALU|O_out[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N10
cycloneive_lcell_comb \RegisterFile|registers~48 (
// Equation(s):
// \RegisterFile|registers~48_combout  = (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\DataMemory|Equal1~7_combout  & (\DataMemory|Equal0~4_combout  & (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~48 .lut_mask = 16'hEAC0;
defparam \RegisterFile|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N4
cycloneive_lcell_comb \RegisterFile|registers~49 (
// Equation(s):
// \RegisterFile|registers~49_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[9]~68_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~48_combout )))))

	.dataa(\ALU|O_out[9]~68_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|registers~48_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~49 .lut_mask = 16'h0B08;
defparam \RegisterFile|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N29
dffeas \RegisterFile|registers[0][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][9] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N6
cycloneive_lcell_comb \RegisterFile|Mux54~0 (
// Equation(s):
// \RegisterFile|Mux54~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][9]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][9]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][9]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\RegisterFile|registers[10][9]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux54~0 .lut_mask = 16'hFC0C;
defparam \RegisterFile|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneive_lcell_comb \ALU|AdderInputB[9]~45 (
// Equation(s):
// \ALU|AdderInputB[9]~45_combout  = (!\InstructionMemory|out [5] & (!\InstructionMemory|out [2] & (\InstructionMemory|out [25] $ (\RegisterFile|Mux54~0_combout ))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux54~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[9]~45 .lut_mask = 16'h0110;
defparam \ALU|AdderInputB[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneive_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = (\ALU|AdderInputB[10]~51_combout  & ((\RegisterFile|Mux21~0_combout  & (\ALU|Add0~21  & VCC)) # (!\RegisterFile|Mux21~0_combout  & (!\ALU|Add0~21 )))) # (!\ALU|AdderInputB[10]~51_combout  & ((\RegisterFile|Mux21~0_combout  & 
// (!\ALU|Add0~21 )) # (!\RegisterFile|Mux21~0_combout  & ((\ALU|Add0~21 ) # (GND)))))
// \ALU|Add0~23  = CARRY((\ALU|AdderInputB[10]~51_combout  & (!\RegisterFile|Mux21~0_combout  & !\ALU|Add0~21 )) # (!\ALU|AdderInputB[10]~51_combout  & ((!\ALU|Add0~21 ) # (!\RegisterFile|Mux21~0_combout ))))

	.dataa(\ALU|AdderInputB[10]~51_combout ),
	.datab(\RegisterFile|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~21 ),
	.combout(\ALU|Add0~22_combout ),
	.cout(\ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N6
cycloneive_lcell_comb \ALUMux|out[10]~52 (
// Equation(s):
// \ALUMux|out[10]~52_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [11] & ((\RegisterFile|registers[10][10]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][10]~q ))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\RegisterFile|registers[0][10]~q ),
	.datac(\RegisterFile|registers[10][10]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\ALUMux|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[10]~52 .lut_mask = 16'hA088;
defparam \ALUMux|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N14
cycloneive_lcell_comb \ALU|O_out[10]~63 (
// Equation(s):
// \ALU|O_out[10]~63_combout  = (\ALUMux|out[10]~52_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux21~0_combout ))))) # (!\ALUMux|out[10]~52_combout  & ((\Controller|ALUFunction[1]~1_combout  
// & (\Controller|ALUFunction[0]~0_combout  $ (\RegisterFile|Mux21~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \RegisterFile|Mux21~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\ALUMux|out[10]~52_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\RegisterFile|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[10]~63 .lut_mask = 16'h5668;
defparam \ALU|O_out[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N28
cycloneive_lcell_comb \ALU|O_out[10]~64 (
// Equation(s):
// \ALU|O_out[10]~64_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux21~0_combout ) # ((\ALU|O_out[10]~63_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out[2]~1_combout  & (((\ALU|O_out[10]~63_combout  & \ALU|Equal3~0_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\RegisterFile|Mux21~0_combout ),
	.datac(\ALU|O_out[10]~63_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[10]~64 .lut_mask = 16'hF888;
defparam \ALU|O_out[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
cycloneive_lcell_comb \ALU|O_out[10]~65 (
// Equation(s):
// \ALU|O_out[10]~65_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[10]~64_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~22_combout ))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Add0~22_combout ),
	.datad(\ALU|O_out[10]~64_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[10]~65 .lut_mask = 16'hFC30;
defparam \ALU|O_out[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N2
cycloneive_lcell_comb \RegisterFile|registers~46 (
// Equation(s):
// \RegisterFile|registers~46_combout  = (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 )))) # 
// (!\DataMemory|Equal1~7_combout  & (\DataMemory|Equal0~4_combout  & (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~46 .lut_mask = 16'hEAC0;
defparam \RegisterFile|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N0
cycloneive_lcell_comb \RegisterFile|registers~47 (
// Equation(s):
// \RegisterFile|registers~47_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[10]~65_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~46_combout )))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[10]~65_combout ),
	.datad(\RegisterFile|registers~46_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~47 .lut_mask = 16'h5140;
defparam \RegisterFile|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N7
dffeas \RegisterFile|registers[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][10] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N20
cycloneive_lcell_comb \RegisterFile|Mux53~0 (
// Equation(s):
// \RegisterFile|Mux53~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][10]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][10]~q )))

	.dataa(\RegisterFile|registers[10][10]~q ),
	.datab(\RegisterFile|registers[0][10]~q ),
	.datac(gnd),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux53~0 .lut_mask = 16'hAACC;
defparam \RegisterFile|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N18
cycloneive_lcell_comb \ALU|AdderInputB[10]~51 (
// Equation(s):
// \ALU|AdderInputB[10]~51_combout  = (!\InstructionMemory|out [5] & (!\InstructionMemory|out [2] & (\InstructionMemory|out [25] $ (\RegisterFile|Mux53~0_combout ))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux53~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[10]~51 .lut_mask = 16'h0110;
defparam \ALU|AdderInputB[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \ALU|Add0~24 (
// Equation(s):
// \ALU|Add0~24_combout  = ((\RegisterFile|Mux20~0_combout  $ (\ALU|AdderInputB[11]~50_combout  $ (!\ALU|Add0~23 )))) # (GND)
// \ALU|Add0~25  = CARRY((\RegisterFile|Mux20~0_combout  & ((\ALU|AdderInputB[11]~50_combout ) # (!\ALU|Add0~23 ))) # (!\RegisterFile|Mux20~0_combout  & (\ALU|AdderInputB[11]~50_combout  & !\ALU|Add0~23 )))

	.dataa(\RegisterFile|Mux20~0_combout ),
	.datab(\ALU|AdderInputB[11]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~23 ),
	.combout(\ALU|Add0~24_combout ),
	.cout(\ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N26
cycloneive_lcell_comb \ALUMux|out[11]~51 (
// Equation(s):
// \ALUMux|out[11]~51_combout  = (\Controller|Equal0~0_combout  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][11]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][11]~q )))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\RegisterFile|registers[10][11]~q ),
	.datac(\RegisterFile|registers[0][11]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\ALUMux|out[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[11]~51 .lut_mask = 16'h88A0;
defparam \ALUMux|out[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N0
cycloneive_lcell_comb \ALU|O_out[11]~60 (
// Equation(s):
// \ALU|O_out[11]~60_combout  = (\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\RegisterFile|Mux20~0_combout ) # (\ALUMux|out[11]~51_combout ))))) # (!\Controller|ALUFunction[0]~0_combout  & 
// ((\RegisterFile|Mux20~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (\ALUMux|out[11]~51_combout ))) # (!\RegisterFile|Mux20~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \ALUMux|out[11]~51_combout ))))

	.dataa(\Controller|ALUFunction[0]~0_combout ),
	.datab(\RegisterFile|Mux20~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\ALUMux|out[11]~51_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[11]~60 .lut_mask = 16'h1E68;
defparam \ALU|O_out[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N18
cycloneive_lcell_comb \ALU|O_out[11]~61 (
// Equation(s):
// \ALU|O_out[11]~61_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux20~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[11]~60_combout )))) # (!\ALU|O_out[2]~1_combout  & (\ALU|Equal3~0_combout  & ((\ALU|O_out[11]~60_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\RegisterFile|Mux20~0_combout ),
	.datad(\ALU|O_out[11]~60_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[11]~61 .lut_mask = 16'hECA0;
defparam \ALU|O_out[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N20
cycloneive_lcell_comb \ALU|O_out[11]~62 (
// Equation(s):
// \ALU|O_out[11]~62_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[11]~61_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~24_combout ))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Add0~24_combout ),
	.datad(\ALU|O_out[11]~61_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[11]~62 .lut_mask = 16'hFC30;
defparam \ALU|O_out[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N12
cycloneive_lcell_comb \RegisterFile|registers~44 (
// Equation(s):
// \RegisterFile|registers~44_combout  = (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 )))) # 
// (!\DataMemory|Equal1~7_combout  & (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~44 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N8
cycloneive_lcell_comb \RegisterFile|registers~45 (
// Equation(s):
// \RegisterFile|registers~45_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[11]~62_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~44_combout )))))

	.dataa(\ALU|O_out[11]~62_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|registers~44_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~45 .lut_mask = 16'h0B08;
defparam \RegisterFile|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N27
dffeas \RegisterFile|registers[0][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][11] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y21_N7
dffeas \RegisterFile|registers[20][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][11] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N6
cycloneive_lcell_comb \RegisterFile|Mux20~0 (
// Equation(s):
// \RegisterFile|Mux20~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][11]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][11]~q ))

	.dataa(\RegisterFile|registers[0][11]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][11]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux20~0 .lut_mask = 16'hF0AA;
defparam \RegisterFile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = (\ALU|AdderInputB[12]~49_combout  & ((\RegisterFile|Mux19~0_combout  & (\ALU|Add0~25  & VCC)) # (!\RegisterFile|Mux19~0_combout  & (!\ALU|Add0~25 )))) # (!\ALU|AdderInputB[12]~49_combout  & ((\RegisterFile|Mux19~0_combout  & 
// (!\ALU|Add0~25 )) # (!\RegisterFile|Mux19~0_combout  & ((\ALU|Add0~25 ) # (GND)))))
// \ALU|Add0~27  = CARRY((\ALU|AdderInputB[12]~49_combout  & (!\RegisterFile|Mux19~0_combout  & !\ALU|Add0~25 )) # (!\ALU|AdderInputB[12]~49_combout  & ((!\ALU|Add0~25 ) # (!\RegisterFile|Mux19~0_combout ))))

	.dataa(\ALU|AdderInputB[12]~49_combout ),
	.datab(\RegisterFile|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~25 ),
	.combout(\ALU|Add0~26_combout ),
	.cout(\ALU|Add0~27 ));
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h9617;
defparam \ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cycloneive_lcell_comb \DataMemory|Selector19~0 (
// Equation(s):
// \DataMemory|Selector19~0_combout  = (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\DataMemory|Equal1~7_combout  & (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\DataMemory|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector19~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \DataMux|out[12]~17 (
// Equation(s):
// \DataMux|out[12]~17_combout  = (\DataMux|out[15]~27_combout  & (\DataMux|out[15]~28_combout )) # (!\DataMux|out[15]~27_combout  & ((\DataMux|out[15]~28_combout  & ((\DataMemory|Selector19~0_combout ))) # (!\DataMux|out[15]~28_combout  & 
// (\ALU|Add0~26_combout ))))

	.dataa(\DataMux|out[15]~27_combout ),
	.datab(\DataMux|out[15]~28_combout ),
	.datac(\ALU|Add0~26_combout ),
	.datad(\DataMemory|Selector19~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[12]~17 .lut_mask = 16'hDC98;
defparam \DataMux|out[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cycloneive_lcell_comb \DataMux|out[12] (
// Equation(s):
// \DataMux|out [12] = (\DataMux|out[15]~10_combout  & ((\DataMux|out[12]~17_combout  & (\DataMux|out[12]~16_combout )) # (!\DataMux|out[12]~17_combout  & ((\RegisterFile|Mux19~0_combout ))))) # (!\DataMux|out[15]~10_combout  & (((\DataMux|out[12]~17_combout 
// ))))

	.dataa(\DataMux|out[12]~16_combout ),
	.datab(\RegisterFile|Mux19~0_combout ),
	.datac(\DataMux|out[15]~10_combout ),
	.datad(\DataMux|out[12]~17_combout ),
	.cin(gnd),
	.combout(\DataMux|out [12]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[12] .lut_mask = 16'hAFC0;
defparam \DataMux|out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cycloneive_lcell_comb \RegisterFile|registers~43 (
// Equation(s):
// \RegisterFile|registers~43_combout  = (!\reset~input_o  & \DataMux|out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [12]),
	.cin(gnd),
	.combout(\RegisterFile|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~43 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N29
dffeas \RegisterFile|registers[0][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][12] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cycloneive_lcell_comb \RegisterFile|Mux51~0 (
// Equation(s):
// \RegisterFile|Mux51~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][12]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][12]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][12]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\RegisterFile|registers[10][12]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux51~0 .lut_mask = 16'hFC0C;
defparam \RegisterFile|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneive_lcell_comb \ALU|AdderInputB[12]~49 (
// Equation(s):
// \ALU|AdderInputB[12]~49_combout  = (!\InstructionMemory|out [2] & (!\InstructionMemory|out [5] & (\InstructionMemory|out [25] $ (\RegisterFile|Mux51~0_combout ))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [25]),
	.datad(\RegisterFile|Mux51~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[12]~49 .lut_mask = 16'h0110;
defparam \ALU|AdderInputB[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \ALU|Add0~28 (
// Equation(s):
// \ALU|Add0~28_combout  = ((\RegisterFile|Mux18~0_combout  $ (\ALU|AdderInputB[13]~38_combout  $ (!\ALU|Add0~27 )))) # (GND)
// \ALU|Add0~29  = CARRY((\RegisterFile|Mux18~0_combout  & ((\ALU|AdderInputB[13]~38_combout ) # (!\ALU|Add0~27 ))) # (!\RegisterFile|Mux18~0_combout  & (\ALU|AdderInputB[13]~38_combout  & !\ALU|Add0~27 )))

	.dataa(\RegisterFile|Mux18~0_combout ),
	.datab(\ALU|AdderInputB[13]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~27 ),
	.combout(\ALU|Add0~28_combout ),
	.cout(\ALU|Add0~29 ));
// synopsys translate_off
defparam \ALU|Add0~28 .lut_mask = 16'h698E;
defparam \ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneive_lcell_comb \DataMemory|Selector18~0 (
// Equation(s):
// \DataMemory|Selector18~0_combout  = (\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal1~7_combout ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\DataMemory|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector18~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneive_lcell_comb \DataMux|out[13]~15 (
// Equation(s):
// \DataMux|out[13]~15_combout  = (\DataMux|out[15]~28_combout  & ((\DataMux|out[15]~27_combout ) # ((\DataMemory|Selector18~0_combout )))) # (!\DataMux|out[15]~28_combout  & (!\DataMux|out[15]~27_combout  & (\ALU|Add0~28_combout )))

	.dataa(\DataMux|out[15]~28_combout ),
	.datab(\DataMux|out[15]~27_combout ),
	.datac(\ALU|Add0~28_combout ),
	.datad(\DataMemory|Selector18~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[13]~15 .lut_mask = 16'hBA98;
defparam \DataMux|out[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneive_lcell_comb \DataMux|out[13] (
// Equation(s):
// \DataMux|out [13] = (\DataMux|out[15]~10_combout  & ((\DataMux|out[13]~15_combout  & (\DataMux|out[13]~14_combout )) # (!\DataMux|out[13]~15_combout  & ((\RegisterFile|Mux18~0_combout ))))) # (!\DataMux|out[15]~10_combout  & (((\DataMux|out[13]~15_combout 
// ))))

	.dataa(\DataMux|out[13]~14_combout ),
	.datab(\DataMux|out[15]~10_combout ),
	.datac(\RegisterFile|Mux18~0_combout ),
	.datad(\DataMux|out[13]~15_combout ),
	.cin(gnd),
	.combout(\DataMux|out [13]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[13] .lut_mask = 16'hBBC0;
defparam \DataMux|out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneive_lcell_comb \RegisterFile|registers~42 (
// Equation(s):
// \RegisterFile|registers~42_combout  = (!\reset~input_o  & \DataMux|out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [13]),
	.cin(gnd),
	.combout(\RegisterFile|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~42 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N25
dffeas \RegisterFile|registers[0][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][13] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y22_N31
dffeas \RegisterFile|registers[20][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][13] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \RegisterFile|Mux18~0 (
// Equation(s):
// \RegisterFile|Mux18~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][13]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][13]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][13]~q ),
	.datac(\RegisterFile|registers[20][13]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux18~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = (\RegisterFile|Mux17~0_combout  & ((\ALU|AdderInputB[14]~37_combout  & (\ALU|Add0~29  & VCC)) # (!\ALU|AdderInputB[14]~37_combout  & (!\ALU|Add0~29 )))) # (!\RegisterFile|Mux17~0_combout  & ((\ALU|AdderInputB[14]~37_combout  & 
// (!\ALU|Add0~29 )) # (!\ALU|AdderInputB[14]~37_combout  & ((\ALU|Add0~29 ) # (GND)))))
// \ALU|Add0~31  = CARRY((\RegisterFile|Mux17~0_combout  & (!\ALU|AdderInputB[14]~37_combout  & !\ALU|Add0~29 )) # (!\RegisterFile|Mux17~0_combout  & ((!\ALU|Add0~29 ) # (!\ALU|AdderInputB[14]~37_combout ))))

	.dataa(\RegisterFile|Mux17~0_combout ),
	.datab(\ALU|AdderInputB[14]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~29 ),
	.combout(\ALU|Add0~30_combout ),
	.cout(\ALU|Add0~31 ));
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h9617;
defparam \ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneive_lcell_comb \DataMemory|Selector17~0 (
// Equation(s):
// \DataMemory|Selector17~0_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\DataMemory|Equal0~4_combout  & (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|Equal1~7_combout ),
	.datac(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\DataMemory|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector17~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneive_lcell_comb \DataMux|out[14]~13 (
// Equation(s):
// \DataMux|out[14]~13_combout  = (\DataMux|out[15]~28_combout  & ((\DataMux|out[15]~27_combout ) # ((\DataMemory|Selector17~0_combout )))) # (!\DataMux|out[15]~28_combout  & (!\DataMux|out[15]~27_combout  & (\ALU|Add0~30_combout )))

	.dataa(\DataMux|out[15]~28_combout ),
	.datab(\DataMux|out[15]~27_combout ),
	.datac(\ALU|Add0~30_combout ),
	.datad(\DataMemory|Selector17~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[14]~13 .lut_mask = 16'hBA98;
defparam \DataMux|out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
cycloneive_lcell_comb \DataMux|out[14] (
// Equation(s):
// \DataMux|out [14] = (\DataMux|out[15]~10_combout  & ((\DataMux|out[14]~13_combout  & (\DataMux|out[14]~12_combout )) # (!\DataMux|out[14]~13_combout  & ((\RegisterFile|Mux17~0_combout ))))) # (!\DataMux|out[15]~10_combout  & (((\DataMux|out[14]~13_combout 
// ))))

	.dataa(\DataMux|out[14]~12_combout ),
	.datab(\DataMux|out[15]~10_combout ),
	.datac(\RegisterFile|Mux17~0_combout ),
	.datad(\DataMux|out[14]~13_combout ),
	.cin(gnd),
	.combout(\DataMux|out [14]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[14] .lut_mask = 16'hBBC0;
defparam \DataMux|out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneive_lcell_comb \RegisterFile|registers~41 (
// Equation(s):
// \RegisterFile|registers~41_combout  = (!\reset~input_o  & \DataMux|out [14])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [14]),
	.cin(gnd),
	.combout(\RegisterFile|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~41 .lut_mask = 16'h3300;
defparam \RegisterFile|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N3
dffeas \RegisterFile|registers[0][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][14] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y22_N15
dffeas \RegisterFile|registers[20][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][14] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneive_lcell_comb \RegisterFile|Mux17~0 (
// Equation(s):
// \RegisterFile|Mux17~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][14]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][14]~q ))

	.dataa(\RegisterFile|registers[0][14]~q ),
	.datab(\InstructionMemory|out [15]),
	.datac(\RegisterFile|registers[20][14]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegisterFile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux17~0 .lut_mask = 16'hE2E2;
defparam \RegisterFile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \ALU|Add0~32 (
// Equation(s):
// \ALU|Add0~32_combout  = ((\RegisterFile|Mux16~0_combout  $ (\ALU|AdderInputB[15]~36_combout  $ (!\ALU|Add0~31 )))) # (GND)
// \ALU|Add0~33  = CARRY((\RegisterFile|Mux16~0_combout  & ((\ALU|AdderInputB[15]~36_combout ) # (!\ALU|Add0~31 ))) # (!\RegisterFile|Mux16~0_combout  & (\ALU|AdderInputB[15]~36_combout  & !\ALU|Add0~31 )))

	.dataa(\RegisterFile|Mux16~0_combout ),
	.datab(\ALU|AdderInputB[15]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~31 ),
	.combout(\ALU|Add0~32_combout ),
	.cout(\ALU|Add0~33 ));
// synopsys translate_off
defparam \ALU|Add0~32 .lut_mask = 16'h698E;
defparam \ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cycloneive_ram_block \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegisterFile|Mux40~0_combout ,\RegisterFile|Mux41~0_combout ,\RegisterFile|Mux42~0_combout ,\RegisterFile|Mux43~0_combout ,\RegisterFile|Mux44~0_combout ,\RegisterFile|Mux45~0_combout ,\RegisterFile|Mux46~0_combout ,\RegisterFile|Mux47~0_combout ,
\RegisterFile|Mux48~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .init_file = "db/processor.ram1_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cycloneive_ram_block \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegisterFile|Mux40~0_combout ,\RegisterFile|Mux41~0_combout ,\RegisterFile|Mux42~0_combout ,\RegisterFile|Mux43~0_combout ,\RegisterFile|Mux44~0_combout ,\RegisterFile|Mux45~0_combout ,\RegisterFile|Mux46~0_combout ,\RegisterFile|Mux47~0_combout ,
\RegisterFile|Mux48~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneive_lcell_comb \DataMemory|Selector16~0 (
// Equation(s):
// \DataMemory|Selector16~0_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout 
// )))) # (!\DataMemory|Equal0~4_combout  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\DataMemory|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector16~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneive_lcell_comb \DataMux|out[15]~11 (
// Equation(s):
// \DataMux|out[15]~11_combout  = (\DataMux|out[15]~28_combout  & (((\DataMux|out[15]~27_combout ) # (\DataMemory|Selector16~0_combout )))) # (!\DataMux|out[15]~28_combout  & (\ALU|Add0~32_combout  & (!\DataMux|out[15]~27_combout )))

	.dataa(\DataMux|out[15]~28_combout ),
	.datab(\ALU|Add0~32_combout ),
	.datac(\DataMux|out[15]~27_combout ),
	.datad(\DataMemory|Selector16~0_combout ),
	.cin(gnd),
	.combout(\DataMux|out[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15]~11 .lut_mask = 16'hAEA4;
defparam \DataMux|out[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneive_lcell_comb \DataMux|out[15] (
// Equation(s):
// \DataMux|out [15] = (\DataMux|out[15]~10_combout  & ((\DataMux|out[15]~11_combout  & ((\DataMux|out[15]~9_combout ))) # (!\DataMux|out[15]~11_combout  & (\RegisterFile|Mux16~0_combout )))) # (!\DataMux|out[15]~10_combout  & (((\DataMux|out[15]~11_combout 
// ))))

	.dataa(\RegisterFile|Mux16~0_combout ),
	.datab(\DataMux|out[15]~9_combout ),
	.datac(\DataMux|out[15]~10_combout ),
	.datad(\DataMux|out[15]~11_combout ),
	.cin(gnd),
	.combout(\DataMux|out [15]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15] .lut_mask = 16'hCFA0;
defparam \DataMux|out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneive_lcell_comb \RegisterFile|registers~40 (
// Equation(s):
// \RegisterFile|registers~40_combout  = (!\reset~input_o  & \DataMux|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\DataMux|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~40 .lut_mask = 16'h0F00;
defparam \RegisterFile|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N17
dffeas \RegisterFile|registers[20][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][15] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneive_lcell_comb \RegisterFile|Mux16~0 (
// Equation(s):
// \RegisterFile|Mux16~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][15]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][15]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(\RegisterFile|registers[20][15]~q ),
	.datac(gnd),
	.datad(\RegisterFile|registers[0][15]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux16~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_combout  = (\ALU|AdderInputB[16]~35_combout  & ((\RegisterFile|Mux15~0_combout  & (\ALU|Add0~33  & VCC)) # (!\RegisterFile|Mux15~0_combout  & (!\ALU|Add0~33 )))) # (!\ALU|AdderInputB[16]~35_combout  & ((\RegisterFile|Mux15~0_combout  & 
// (!\ALU|Add0~33 )) # (!\RegisterFile|Mux15~0_combout  & ((\ALU|Add0~33 ) # (GND)))))
// \ALU|Add0~35  = CARRY((\ALU|AdderInputB[16]~35_combout  & (!\RegisterFile|Mux15~0_combout  & !\ALU|Add0~33 )) # (!\ALU|AdderInputB[16]~35_combout  & ((!\ALU|Add0~33 ) # (!\RegisterFile|Mux15~0_combout ))))

	.dataa(\ALU|AdderInputB[16]~35_combout ),
	.datab(\RegisterFile|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~33 ),
	.combout(\ALU|Add0~34_combout ),
	.cout(\ALU|Add0~35 ));
// synopsys translate_off
defparam \ALU|Add0~34 .lut_mask = 16'h9617;
defparam \ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \ALU|O_out[16]~48 (
// Equation(s):
// \ALU|O_out[16]~48_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[16]~47_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~34_combout )))

	.dataa(\ALU|O_out[16]~47_combout ),
	.datab(gnd),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[16]~48 .lut_mask = 16'hAFA0;
defparam \ALU|O_out[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneive_lcell_comb \RegisterFile|registers~38 (
// Equation(s):
// \RegisterFile|registers~38_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 )))) # 
// (!\DataMemory|Equal0~4_combout  & (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|Equal1~7_combout ),
	.datac(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~38_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~38 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N14
cycloneive_lcell_comb \RegisterFile|registers~39 (
// Equation(s):
// \RegisterFile|registers~39_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[16]~48_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~38_combout )))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\ALU|O_out[16]~48_combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|registers~38_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~39_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~39 .lut_mask = 16'h0D08;
defparam \RegisterFile|registers~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N23
dffeas \RegisterFile|registers[0][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][16] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N23
dffeas \RegisterFile|registers[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][16] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N22
cycloneive_lcell_comb \RegisterFile|Mux47~0 (
// Equation(s):
// \RegisterFile|Mux47~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][16]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][16]~q ))

	.dataa(\InstructionMemory|out [11]),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][16]~q ),
	.datad(\RegisterFile|registers[10][16]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux47~0 .lut_mask = 16'hFA50;
defparam \RegisterFile|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N8
cycloneive_lcell_comb \ALU|AdderInputB[16]~35 (
// Equation(s):
// \ALU|AdderInputB[16]~35_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux47~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\RegisterFile|Mux47~0_combout ),
	.datab(\Controller|Equal0~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[16]~35 .lut_mask = 16'h4B78;
defparam \ALU|AdderInputB[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \ALU|Add0~36 (
// Equation(s):
// \ALU|Add0~36_combout  = ((\RegisterFile|Mux14~0_combout  $ (\ALU|AdderInputB[17]~34_combout  $ (!\ALU|Add0~35 )))) # (GND)
// \ALU|Add0~37  = CARRY((\RegisterFile|Mux14~0_combout  & ((\ALU|AdderInputB[17]~34_combout ) # (!\ALU|Add0~35 ))) # (!\RegisterFile|Mux14~0_combout  & (\ALU|AdderInputB[17]~34_combout  & !\ALU|Add0~35 )))

	.dataa(\RegisterFile|Mux14~0_combout ),
	.datab(\ALU|AdderInputB[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~35 ),
	.combout(\ALU|Add0~36_combout ),
	.cout(\ALU|Add0~37 ));
// synopsys translate_off
defparam \ALU|Add0~36 .lut_mask = 16'h698E;
defparam \ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneive_lcell_comb \ALU|O_out[17]~45 (
// Equation(s):
// \ALU|O_out[17]~45_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[17]~44_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~36_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[17]~44_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[17]~45 .lut_mask = 16'hCFC0;
defparam \ALU|O_out[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N18
cycloneive_lcell_comb \RegisterFile|registers~36 (
// Equation(s):
// \RegisterFile|registers~36_combout  = (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\DataMemory|Equal1~7_combout  & (\DataMemory|Equal0~4_combout  & (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~36_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~36 .lut_mask = 16'hEAC0;
defparam \RegisterFile|registers~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N30
cycloneive_lcell_comb \RegisterFile|registers~37 (
// Equation(s):
// \RegisterFile|registers~37_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[17]~45_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~36_combout )))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[17]~45_combout ),
	.datad(\RegisterFile|registers~36_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~37_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~37 .lut_mask = 16'h5140;
defparam \RegisterFile|registers~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N21
dffeas \RegisterFile|registers[0][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][17] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y21_N13
dffeas \RegisterFile|registers[20][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][17] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N12
cycloneive_lcell_comb \RegisterFile|Mux14~0 (
// Equation(s):
// \RegisterFile|Mux14~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][17]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][17]~q ))

	.dataa(\RegisterFile|registers[0][17]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][17]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux14~0 .lut_mask = 16'hF0AA;
defparam \RegisterFile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \ALU|Add0~38 (
// Equation(s):
// \ALU|Add0~38_combout  = (\RegisterFile|Mux13~0_combout  & ((\ALU|AdderInputB[18]~33_combout  & (\ALU|Add0~37  & VCC)) # (!\ALU|AdderInputB[18]~33_combout  & (!\ALU|Add0~37 )))) # (!\RegisterFile|Mux13~0_combout  & ((\ALU|AdderInputB[18]~33_combout  & 
// (!\ALU|Add0~37 )) # (!\ALU|AdderInputB[18]~33_combout  & ((\ALU|Add0~37 ) # (GND)))))
// \ALU|Add0~39  = CARRY((\RegisterFile|Mux13~0_combout  & (!\ALU|AdderInputB[18]~33_combout  & !\ALU|Add0~37 )) # (!\RegisterFile|Mux13~0_combout  & ((!\ALU|Add0~37 ) # (!\ALU|AdderInputB[18]~33_combout ))))

	.dataa(\RegisterFile|Mux13~0_combout ),
	.datab(\ALU|AdderInputB[18]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~37 ),
	.combout(\ALU|Add0~38_combout ),
	.cout(\ALU|Add0~39 ));
// synopsys translate_off
defparam \ALU|Add0~38 .lut_mask = 16'h9617;
defparam \ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N30
cycloneive_lcell_comb \ALU|O_out[18]~42 (
// Equation(s):
// \ALU|O_out[18]~42_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[18]~41_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~38_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[18]~41_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[18]~42 .lut_mask = 16'hCFC0;
defparam \ALU|O_out[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N2
cycloneive_lcell_comb \RegisterFile|registers~34 (
// Equation(s):
// \RegisterFile|registers~34_combout  = (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ((\DataMemory|Equal1~7_combout ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 )))) # 
// (!\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~34_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~34 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N10
cycloneive_lcell_comb \RegisterFile|registers~35 (
// Equation(s):
// \RegisterFile|registers~35_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[18]~42_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~34_combout )))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\reset~input_o ),
	.datac(\ALU|O_out[18]~42_combout ),
	.datad(\RegisterFile|registers~34_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~35_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~35 .lut_mask = 16'h3120;
defparam \RegisterFile|registers~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N25
dffeas \RegisterFile|registers[0][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][18] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N27
dffeas \RegisterFile|registers[20][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][18] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneive_lcell_comb \RegisterFile|Mux13~0 (
// Equation(s):
// \RegisterFile|Mux13~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][18]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][18]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][18]~q ),
	.datac(\RegisterFile|registers[20][18]~q ),
	.datad(\InstructionMemory|out [15]),
	.cin(gnd),
	.combout(\RegisterFile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux13~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \ALU|Add0~40 (
// Equation(s):
// \ALU|Add0~40_combout  = ((\ALU|AdderInputB[19]~32_combout  $ (\RegisterFile|Mux12~0_combout  $ (!\ALU|Add0~39 )))) # (GND)
// \ALU|Add0~41  = CARRY((\ALU|AdderInputB[19]~32_combout  & ((\RegisterFile|Mux12~0_combout ) # (!\ALU|Add0~39 ))) # (!\ALU|AdderInputB[19]~32_combout  & (\RegisterFile|Mux12~0_combout  & !\ALU|Add0~39 )))

	.dataa(\ALU|AdderInputB[19]~32_combout ),
	.datab(\RegisterFile|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~39 ),
	.combout(\ALU|Add0~40_combout ),
	.cout(\ALU|Add0~41 ));
// synopsys translate_off
defparam \ALU|Add0~40 .lut_mask = 16'h698E;
defparam \ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N8
cycloneive_lcell_comb \ALU|O_out[19]~39 (
// Equation(s):
// \ALU|O_out[19]~39_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[19]~38_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~40_combout )))

	.dataa(\ALU|O_out[19]~38_combout ),
	.datab(gnd),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[19]~39 .lut_mask = 16'hAFA0;
defparam \ALU|O_out[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneive_lcell_comb \RegisterFile|registers~32 (
// Equation(s):
// \RegisterFile|registers~32_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 )))) # 
// (!\DataMemory|Equal0~4_combout  & (\DataMemory|Equal1~7_combout  & (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|Equal1~7_combout ),
	.datac(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~32_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~32 .lut_mask = 16'hEAC0;
defparam \RegisterFile|registers~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N28
cycloneive_lcell_comb \RegisterFile|registers~33 (
// Equation(s):
// \RegisterFile|registers~33_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[19]~39_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~32_combout )))))

	.dataa(\ALU|O_out[19]~39_combout ),
	.datab(\reset~input_o ),
	.datac(\Controller|Equal4~0_combout ),
	.datad(\RegisterFile|registers~32_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~33 .lut_mask = 16'h2320;
defparam \RegisterFile|registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N29
dffeas \RegisterFile|registers[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][19] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N26
cycloneive_lcell_comb \RegisterFile|Mux44~0 (
// Equation(s):
// \RegisterFile|Mux44~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][19]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][19]~q )))

	.dataa(gnd),
	.datab(\InstructionMemory|out [11]),
	.datac(\RegisterFile|registers[10][19]~q ),
	.datad(\RegisterFile|registers[0][19]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux44~0 .lut_mask = 16'hF3C0;
defparam \RegisterFile|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N12
cycloneive_lcell_comb \ALU|AdderInputB[19]~32 (
// Equation(s):
// \ALU|AdderInputB[19]~32_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux44~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\RegisterFile|Mux44~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[19]~32 .lut_mask = 16'h636C;
defparam \ALU|AdderInputB[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \ALU|Add0~42 (
// Equation(s):
// \ALU|Add0~42_combout  = (\RegisterFile|Mux11~0_combout  & ((\ALU|AdderInputB[20]~31_combout  & (\ALU|Add0~41  & VCC)) # (!\ALU|AdderInputB[20]~31_combout  & (!\ALU|Add0~41 )))) # (!\RegisterFile|Mux11~0_combout  & ((\ALU|AdderInputB[20]~31_combout  & 
// (!\ALU|Add0~41 )) # (!\ALU|AdderInputB[20]~31_combout  & ((\ALU|Add0~41 ) # (GND)))))
// \ALU|Add0~43  = CARRY((\RegisterFile|Mux11~0_combout  & (!\ALU|AdderInputB[20]~31_combout  & !\ALU|Add0~41 )) # (!\RegisterFile|Mux11~0_combout  & ((!\ALU|Add0~41 ) # (!\ALU|AdderInputB[20]~31_combout ))))

	.dataa(\RegisterFile|Mux11~0_combout ),
	.datab(\ALU|AdderInputB[20]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~41 ),
	.combout(\ALU|Add0~42_combout ),
	.cout(\ALU|Add0~43 ));
// synopsys translate_off
defparam \ALU|Add0~42 .lut_mask = 16'h9617;
defparam \ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N4
cycloneive_lcell_comb \ALU|O_out[20]~30 (
// Equation(s):
// \ALU|O_out[20]~30_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[20]~29_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~42_combout )))

	.dataa(\ALU|O_out[20]~29_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~42_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[20]~30 .lut_mask = 16'hBB88;
defparam \ALU|O_out[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N2
cycloneive_lcell_comb \RegisterFile|registers~30 (
// Equation(s):
// \RegisterFile|registers~30_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\DataMemory|Equal0~4_combout  & (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|Equal1~7_combout ),
	.datac(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~30_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~30 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N6
cycloneive_lcell_comb \RegisterFile|registers~31 (
// Equation(s):
// \RegisterFile|registers~31_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[20]~30_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~30_combout )))))

	.dataa(\ALU|O_out[20]~30_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|registers~30_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~31_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~31 .lut_mask = 16'h0B08;
defparam \RegisterFile|registers~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N25
dffeas \RegisterFile|registers[20][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][20] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N24
cycloneive_lcell_comb \RegisterFile|Mux11~0 (
// Equation(s):
// \RegisterFile|Mux11~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][20]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][20]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][20]~q ),
	.datad(\RegisterFile|registers[0][20]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux11~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \ALU|Add0~44 (
// Equation(s):
// \ALU|Add0~44_combout  = ((\ALU|AdderInputB[21]~30_combout  $ (\RegisterFile|Mux10~0_combout  $ (!\ALU|Add0~43 )))) # (GND)
// \ALU|Add0~45  = CARRY((\ALU|AdderInputB[21]~30_combout  & ((\RegisterFile|Mux10~0_combout ) # (!\ALU|Add0~43 ))) # (!\ALU|AdderInputB[21]~30_combout  & (\RegisterFile|Mux10~0_combout  & !\ALU|Add0~43 )))

	.dataa(\ALU|AdderInputB[21]~30_combout ),
	.datab(\RegisterFile|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~43 ),
	.combout(\ALU|Add0~44_combout ),
	.cout(\ALU|Add0~45 ));
// synopsys translate_off
defparam \ALU|Add0~44 .lut_mask = 16'h698E;
defparam \ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N16
cycloneive_lcell_comb \ALUMux|out[21]~68 (
// Equation(s):
// \ALUMux|out[21]~68_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux42~0_combout 
// )))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [5]),
	.datad(\RegisterFile|Mux42~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[21]~68 .lut_mask = 16'hABA8;
defparam \ALUMux|out[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N20
cycloneive_lcell_comb \ALU|O_out[21]~34 (
// Equation(s):
// \ALU|O_out[21]~34_combout  = (\RegisterFile|Mux10~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[21]~68_combout ))))) # (!\RegisterFile|Mux10~0_combout  & 
// ((\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  $ (\ALUMux|out[21]~68_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \ALUMux|out[21]~68_combout ))))

	.dataa(\RegisterFile|Mux10~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\ALUMux|out[21]~68_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[21]~34 .lut_mask = 16'h3668;
defparam \ALU|O_out[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N0
cycloneive_lcell_comb \ALU|O_out[21]~35 (
// Equation(s):
// \ALU|O_out[21]~35_combout  = (\RegisterFile|Mux10~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|O_out[21]~34_combout  & \ALU|Equal3~0_combout )))) # (!\RegisterFile|Mux10~0_combout  & (\ALU|O_out[21]~34_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\RegisterFile|Mux10~0_combout ),
	.datab(\ALU|O_out[21]~34_combout ),
	.datac(\ALU|O_out[2]~1_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[21]~35 .lut_mask = 16'hECA0;
defparam \ALU|O_out[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneive_lcell_comb \ALU|O_out[21]~36 (
// Equation(s):
// \ALU|O_out[21]~36_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[21]~35_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~44_combout ))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Add0~44_combout ),
	.datad(\ALU|O_out[21]~35_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[21]~36 .lut_mask = 16'hFC30;
defparam \ALU|O_out[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N0
cycloneive_lcell_comb \RegisterFile|registers~28 (
// Equation(s):
// \RegisterFile|registers~28_combout  = (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal0~4_combout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~28_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~28 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N4
cycloneive_lcell_comb \RegisterFile|registers~29 (
// Equation(s):
// \RegisterFile|registers~29_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[21]~36_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~28_combout )))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[21]~36_combout ),
	.datad(\RegisterFile|registers~28_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~29_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~29 .lut_mask = 16'h5140;
defparam \RegisterFile|registers~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N5
dffeas \RegisterFile|registers[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][21] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N10
cycloneive_lcell_comb \RegisterFile|Mux42~0 (
// Equation(s):
// \RegisterFile|Mux42~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][21]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][21]~q )))

	.dataa(\InstructionMemory|out [11]),
	.datab(\RegisterFile|registers[10][21]~q ),
	.datac(\RegisterFile|registers[0][21]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegisterFile|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux42~0 .lut_mask = 16'hD8D8;
defparam \RegisterFile|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N6
cycloneive_lcell_comb \ALU|AdderInputB[21]~30 (
// Equation(s):
// \ALU|AdderInputB[21]~30_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux42~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\RegisterFile|Mux42~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[21]~30 .lut_mask = 16'h636C;
defparam \ALU|AdderInputB[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \ALU|Add0~46 (
// Equation(s):
// \ALU|Add0~46_combout  = (\RegisterFile|Mux9~0_combout  & ((\ALU|AdderInputB[22]~29_combout  & (\ALU|Add0~45  & VCC)) # (!\ALU|AdderInputB[22]~29_combout  & (!\ALU|Add0~45 )))) # (!\RegisterFile|Mux9~0_combout  & ((\ALU|AdderInputB[22]~29_combout  & 
// (!\ALU|Add0~45 )) # (!\ALU|AdderInputB[22]~29_combout  & ((\ALU|Add0~45 ) # (GND)))))
// \ALU|Add0~47  = CARRY((\RegisterFile|Mux9~0_combout  & (!\ALU|AdderInputB[22]~29_combout  & !\ALU|Add0~45 )) # (!\RegisterFile|Mux9~0_combout  & ((!\ALU|Add0~45 ) # (!\ALU|AdderInputB[22]~29_combout ))))

	.dataa(\RegisterFile|Mux9~0_combout ),
	.datab(\ALU|AdderInputB[22]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~45 ),
	.combout(\ALU|Add0~46_combout ),
	.cout(\ALU|Add0~47 ));
// synopsys translate_off
defparam \ALU|Add0~46 .lut_mask = 16'h9617;
defparam \ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneive_lcell_comb \ALU|O_out[22]~33 (
// Equation(s):
// \ALU|O_out[22]~33_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[22]~32_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~46_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[22]~32_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[22]~33 .lut_mask = 16'hCFC0;
defparam \ALU|O_out[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N28
cycloneive_lcell_comb \RegisterFile|registers~26 (
// Equation(s):
// \RegisterFile|registers~26_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\DataMemory|Equal0~4_combout  & (\DataMemory|Equal1~7_combout  & ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|Equal1~7_combout ),
	.datac(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~26 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneive_lcell_comb \RegisterFile|registers~27 (
// Equation(s):
// \RegisterFile|registers~27_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[22]~33_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~26_combout )))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[22]~33_combout ),
	.datad(\RegisterFile|registers~26_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~27_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~27 .lut_mask = 16'h5140;
defparam \RegisterFile|registers~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N11
dffeas \RegisterFile|registers[20][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][22] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N10
cycloneive_lcell_comb \RegisterFile|Mux9~0 (
// Equation(s):
// \RegisterFile|Mux9~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][22]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][22]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][22]~q ),
	.datad(\RegisterFile|registers[0][22]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux9~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N0
cycloneive_lcell_comb \ALU|Add0~48 (
// Equation(s):
// \ALU|Add0~48_combout  = ((\ALU|AdderInputB[23]~28_combout  $ (\RegisterFile|Mux8~0_combout  $ (!\ALU|Add0~47 )))) # (GND)
// \ALU|Add0~49  = CARRY((\ALU|AdderInputB[23]~28_combout  & ((\RegisterFile|Mux8~0_combout ) # (!\ALU|Add0~47 ))) # (!\ALU|AdderInputB[23]~28_combout  & (\RegisterFile|Mux8~0_combout  & !\ALU|Add0~47 )))

	.dataa(\ALU|AdderInputB[23]~28_combout ),
	.datab(\RegisterFile|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~47 ),
	.combout(\ALU|Add0~48_combout ),
	.cout(\ALU|Add0~49 ));
// synopsys translate_off
defparam \ALU|Add0~48 .lut_mask = 16'h698E;
defparam \ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \ALU|O_out[23]~27 (
// Equation(s):
// \ALU|O_out[23]~27_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[23]~26_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~48_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[23]~26_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[23]~27 .lut_mask = 16'hCFC0;
defparam \ALU|O_out[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
cycloneive_lcell_comb \RegisterFile|registers~24 (
// Equation(s):
// \RegisterFile|registers~24_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\DataMemory|Equal0~4_combout  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~24_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~24 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneive_lcell_comb \RegisterFile|registers~25 (
// Equation(s):
// \RegisterFile|registers~25_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[23]~27_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~24_combout )))))

	.dataa(\ALU|O_out[23]~27_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|registers~24_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~25_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~25 .lut_mask = 16'h0B08;
defparam \RegisterFile|registers~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneive_lcell_comb \RegisterFile|registers[0][23]~feeder (
// Equation(s):
// \RegisterFile|registers[0][23]~feeder_combout  = \RegisterFile|registers~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~25_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[0][23]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N29
dffeas \RegisterFile|registers[0][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][23] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneive_lcell_comb \RegisterFile|registers[10][23]~feeder (
// Equation(s):
// \RegisterFile|registers[10][23]~feeder_combout  = \RegisterFile|registers~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~25_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][23]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[10][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N15
dffeas \RegisterFile|registers[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][23] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneive_lcell_comb \RegisterFile|Mux40~0 (
// Equation(s):
// \RegisterFile|Mux40~0_combout  = (\InstructionMemory|out [11] & ((\RegisterFile|registers[10][23]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][23]~q ))

	.dataa(gnd),
	.datab(\RegisterFile|registers[0][23]~q ),
	.datac(\RegisterFile|registers[10][23]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux40~0 .lut_mask = 16'hF0CC;
defparam \RegisterFile|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N8
cycloneive_lcell_comb \ALU|AdderInputB[23]~28 (
// Equation(s):
// \ALU|AdderInputB[23]~28_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux40~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\RegisterFile|Mux40~0_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[23]~28 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N2
cycloneive_lcell_comb \ALU|Add0~50 (
// Equation(s):
// \ALU|Add0~50_combout  = (\ALU|AdderInputB[24]~27_combout  & ((\RegisterFile|Mux7~0_combout  & (\ALU|Add0~49  & VCC)) # (!\RegisterFile|Mux7~0_combout  & (!\ALU|Add0~49 )))) # (!\ALU|AdderInputB[24]~27_combout  & ((\RegisterFile|Mux7~0_combout  & 
// (!\ALU|Add0~49 )) # (!\RegisterFile|Mux7~0_combout  & ((\ALU|Add0~49 ) # (GND)))))
// \ALU|Add0~51  = CARRY((\ALU|AdderInputB[24]~27_combout  & (!\RegisterFile|Mux7~0_combout  & !\ALU|Add0~49 )) # (!\ALU|AdderInputB[24]~27_combout  & ((!\ALU|Add0~49 ) # (!\RegisterFile|Mux7~0_combout ))))

	.dataa(\ALU|AdderInputB[24]~27_combout ),
	.datab(\RegisterFile|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~49 ),
	.combout(\ALU|Add0~50_combout ),
	.cout(\ALU|Add0~51 ));
// synopsys translate_off
defparam \ALU|Add0~50 .lut_mask = 16'h9617;
defparam \ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N26
cycloneive_lcell_comb \ALU|O_out[24]~24 (
// Equation(s):
// \ALU|O_out[24]~24_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[24]~23_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~50_combout )))

	.dataa(\ALU|O_out[24]~23_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~50_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[24]~24 .lut_mask = 16'hBB88;
defparam \ALU|O_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y20_N0
cycloneive_ram_block \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegisterFile|Mux32~0_combout ,\RegisterFile|Mux33~0_combout ,\RegisterFile|Mux34~0_combout ,\RegisterFile|Mux35~0_combout ,\RegisterFile|Mux36~0_combout ,\RegisterFile|Mux37~0_combout ,\RegisterFile|Mux38~0_combout ,\RegisterFile|Mux39~0_combout ,
\RegisterFile|Mux63~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processor.ram0_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y18_N0
cycloneive_ram_block \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegisterFile|Mux32~0_combout ,\RegisterFile|Mux33~0_combout ,\RegisterFile|Mux34~0_combout ,\RegisterFile|Mux35~0_combout ,\RegisterFile|Mux36~0_combout ,\RegisterFile|Mux37~0_combout ,\RegisterFile|Mux38~0_combout ,\RegisterFile|Mux39~0_combout ,
\RegisterFile|Mux63~0_combout }),
	.portaaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|O_out[11]~62_combout ,\ALU|O_out[10]~65_combout ,\ALU|O_out[9]~68_combout ,\ALU|O_out[8]~71_combout ,\ALU|O_out[7]~74_combout ,\ALU|O_out[6]~77_combout ,\ALU|O_out[5]~80_combout ,\ALU|O_out[4]~83_combout ,\ALU|O_out[3]~54_combout ,\ALU|O_out[2]~51_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneive_lcell_comb \RegisterFile|registers~22 (
// Equation(s):
// \RegisterFile|registers~22_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \DataMemory|Equal1~7_combout )))) # 
// (!\DataMemory|Equal0~4_combout  & (((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \DataMemory|Equal1~7_combout ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\DataMemory|Equal1~7_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~22_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~22 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneive_lcell_comb \RegisterFile|registers~23 (
// Equation(s):
// \RegisterFile|registers~23_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[24]~24_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~22_combout )))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[24]~24_combout ),
	.datad(\RegisterFile|registers~22_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~23_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~23 .lut_mask = 16'h5140;
defparam \RegisterFile|registers~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N19
dffeas \RegisterFile|registers[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][24] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneive_lcell_comb \RegisterFile|Mux39~0 (
// Equation(s):
// \RegisterFile|Mux39~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][24]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][24]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][24]~q ),
	.datac(\RegisterFile|registers[0][24]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux39~0 .lut_mask = 16'hCCF0;
defparam \RegisterFile|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
cycloneive_lcell_comb \ALU|AdderInputB[24]~27 (
// Equation(s):
// \ALU|AdderInputB[24]~27_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux39~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\RegisterFile|Mux39~0_combout ),
	.datab(\Controller|Equal0~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[24]~27 .lut_mask = 16'h4B78;
defparam \ALU|AdderInputB[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N4
cycloneive_lcell_comb \ALU|Add0~52 (
// Equation(s):
// \ALU|Add0~52_combout  = ((\RegisterFile|Mux6~0_combout  $ (\ALU|AdderInputB[25]~26_combout  $ (!\ALU|Add0~51 )))) # (GND)
// \ALU|Add0~53  = CARRY((\RegisterFile|Mux6~0_combout  & ((\ALU|AdderInputB[25]~26_combout ) # (!\ALU|Add0~51 ))) # (!\RegisterFile|Mux6~0_combout  & (\ALU|AdderInputB[25]~26_combout  & !\ALU|Add0~51 )))

	.dataa(\RegisterFile|Mux6~0_combout ),
	.datab(\ALU|AdderInputB[25]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~51 ),
	.combout(\ALU|Add0~52_combout ),
	.cout(\ALU|Add0~53 ));
// synopsys translate_off
defparam \ALU|Add0~52 .lut_mask = 16'h698E;
defparam \ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N18
cycloneive_lcell_comb \ALU|O_out[25]~21 (
// Equation(s):
// \ALU|O_out[25]~21_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[25]~20_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~52_combout )))

	.dataa(gnd),
	.datab(\ALU|O_out[25]~20_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[25]~21 .lut_mask = 16'hCFC0;
defparam \ALU|O_out[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N8
cycloneive_lcell_comb \RegisterFile|registers~20 (
// Equation(s):
// \RegisterFile|registers~20_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & ((\DataMemory|Equal0~4_combout ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  & \DataMemory|Equal1~7_combout )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & (((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  & \DataMemory|Equal1~7_combout ))))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DataMemory|Equal1~7_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~20 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N26
cycloneive_lcell_comb \RegisterFile|registers~21 (
// Equation(s):
// \RegisterFile|registers~21_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[25]~21_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~20_combout )))))

	.dataa(\ALU|O_out[25]~21_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\RegisterFile|registers~20_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\RegisterFile|registers~21_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~21 .lut_mask = 16'h00B8;
defparam \RegisterFile|registers~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N5
dffeas \RegisterFile|registers[20][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][25] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N6
cycloneive_lcell_comb \RegisterFile|Mux6~0 (
// Equation(s):
// \RegisterFile|Mux6~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][25]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][25]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][25]~q ),
	.datad(\RegisterFile|registers[0][25]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux6~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N6
cycloneive_lcell_comb \ALU|Add0~54 (
// Equation(s):
// \ALU|Add0~54_combout  = (\ALU|AdderInputB[26]~25_combout  & ((\RegisterFile|Mux5~0_combout  & (\ALU|Add0~53  & VCC)) # (!\RegisterFile|Mux5~0_combout  & (!\ALU|Add0~53 )))) # (!\ALU|AdderInputB[26]~25_combout  & ((\RegisterFile|Mux5~0_combout  & 
// (!\ALU|Add0~53 )) # (!\RegisterFile|Mux5~0_combout  & ((\ALU|Add0~53 ) # (GND)))))
// \ALU|Add0~55  = CARRY((\ALU|AdderInputB[26]~25_combout  & (!\RegisterFile|Mux5~0_combout  & !\ALU|Add0~53 )) # (!\ALU|AdderInputB[26]~25_combout  & ((!\ALU|Add0~53 ) # (!\RegisterFile|Mux5~0_combout ))))

	.dataa(\ALU|AdderInputB[26]~25_combout ),
	.datab(\RegisterFile|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~53 ),
	.combout(\ALU|Add0~54_combout ),
	.cout(\ALU|Add0~55 ));
// synopsys translate_off
defparam \ALU|Add0~54 .lut_mask = 16'h9617;
defparam \ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
cycloneive_lcell_comb \ALU|Add0~56 (
// Equation(s):
// \ALU|Add0~56_combout  = ((\ALU|AdderInputB[27]~24_combout  $ (\RegisterFile|Mux4~0_combout  $ (!\ALU|Add0~55 )))) # (GND)
// \ALU|Add0~57  = CARRY((\ALU|AdderInputB[27]~24_combout  & ((\RegisterFile|Mux4~0_combout ) # (!\ALU|Add0~55 ))) # (!\ALU|AdderInputB[27]~24_combout  & (\RegisterFile|Mux4~0_combout  & !\ALU|Add0~55 )))

	.dataa(\ALU|AdderInputB[27]~24_combout ),
	.datab(\RegisterFile|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~55 ),
	.combout(\ALU|Add0~56_combout ),
	.cout(\ALU|Add0~57 ));
// synopsys translate_off
defparam \ALU|Add0~56 .lut_mask = 16'h698E;
defparam \ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N24
cycloneive_lcell_comb \ALU|O_out[27]~15 (
// Equation(s):
// \ALU|O_out[27]~15_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[27]~14_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~56_combout )))

	.dataa(\ALU|O_out[27]~14_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~56_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[27]~15 .lut_mask = 16'hAAF0;
defparam \ALU|O_out[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
cycloneive_lcell_comb \RegisterFile|registers~16 (
// Equation(s):
// \RegisterFile|registers~16_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ((\DataMemory|Equal0~4_combout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~16 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N8
cycloneive_lcell_comb \RegisterFile|registers~17 (
// Equation(s):
// \RegisterFile|registers~17_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[27]~15_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~16_combout )))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\reset~input_o ),
	.datac(\ALU|O_out[27]~15_combout ),
	.datad(\RegisterFile|registers~16_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~17 .lut_mask = 16'h3120;
defparam \RegisterFile|registers~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N9
dffeas \RegisterFile|registers[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][27] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
cycloneive_lcell_comb \RegisterFile|Mux36~0 (
// Equation(s):
// \RegisterFile|Mux36~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][27]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][27]~q )))

	.dataa(\RegisterFile|registers[10][27]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][27]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux36~0 .lut_mask = 16'hAAF0;
defparam \RegisterFile|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N26
cycloneive_lcell_comb \ALU|AdderInputB[27]~24 (
// Equation(s):
// \ALU|AdderInputB[27]~24_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux36~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\RegisterFile|Mux36~0_combout ),
	.datad(\Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[27]~24 .lut_mask = 16'h3C66;
defparam \ALU|AdderInputB[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N10
cycloneive_lcell_comb \ALU|Add0~58 (
// Equation(s):
// \ALU|Add0~58_combout  = (\RegisterFile|Mux3~0_combout  & ((\ALU|AdderInputB[28]~23_combout  & (\ALU|Add0~57  & VCC)) # (!\ALU|AdderInputB[28]~23_combout  & (!\ALU|Add0~57 )))) # (!\RegisterFile|Mux3~0_combout  & ((\ALU|AdderInputB[28]~23_combout  & 
// (!\ALU|Add0~57 )) # (!\ALU|AdderInputB[28]~23_combout  & ((\ALU|Add0~57 ) # (GND)))))
// \ALU|Add0~59  = CARRY((\RegisterFile|Mux3~0_combout  & (!\ALU|AdderInputB[28]~23_combout  & !\ALU|Add0~57 )) # (!\RegisterFile|Mux3~0_combout  & ((!\ALU|Add0~57 ) # (!\ALU|AdderInputB[28]~23_combout ))))

	.dataa(\RegisterFile|Mux3~0_combout ),
	.datab(\ALU|AdderInputB[28]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~57 ),
	.combout(\ALU|Add0~58_combout ),
	.cout(\ALU|Add0~59 ));
// synopsys translate_off
defparam \ALU|Add0~58 .lut_mask = 16'h9617;
defparam \ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N10
cycloneive_lcell_comb \ALUMux|out[28]~60 (
// Equation(s):
// \ALUMux|out[28]~60_combout  = (\InstructionMemory|out [2] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux35~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [21]),
	.datac(\InstructionMemory|out [5]),
	.datad(\RegisterFile|Mux35~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[28]~60 .lut_mask = 16'hCDC8;
defparam \ALUMux|out[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N24
cycloneive_lcell_comb \ALU|O_out[28]~10 (
// Equation(s):
// \ALU|O_out[28]~10_combout  = (\RegisterFile|Mux3~0_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\ALUMux|out[28]~60_combout ))))) # (!\RegisterFile|Mux3~0_combout  & ((\Controller|ALUFunction[1]~1_combout 
//  & (\Controller|ALUFunction[0]~0_combout  $ (\ALUMux|out[28]~60_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \ALUMux|out[28]~60_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\RegisterFile|Mux3~0_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\ALUMux|out[28]~60_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[28]~10 .lut_mask = 16'h5668;
defparam \ALU|O_out[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N18
cycloneive_lcell_comb \ALU|O_out[28]~11 (
// Equation(s):
// \ALU|O_out[28]~11_combout  = (\ALU|O_out[28]~10_combout  & ((\ALU|Equal3~0_combout ) # ((\ALU|O_out[2]~1_combout  & \RegisterFile|Mux3~0_combout )))) # (!\ALU|O_out[28]~10_combout  & (\ALU|O_out[2]~1_combout  & (\RegisterFile|Mux3~0_combout )))

	.dataa(\ALU|O_out[28]~10_combout ),
	.datab(\ALU|O_out[2]~1_combout ),
	.datac(\RegisterFile|Mux3~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[28]~11 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N18
cycloneive_lcell_comb \ALU|O_out[28]~12 (
// Equation(s):
// \ALU|O_out[28]~12_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[28]~11_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~58_combout ))

	.dataa(\ALU|Add0~58_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(\ALU|O_out[28]~11_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[28]~12 .lut_mask = 16'hEE22;
defparam \ALU|O_out[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N0
cycloneive_lcell_comb \DataMemory|Equal1~2 (
// Equation(s):
// \DataMemory|Equal1~2_combout  = (\ALU|O_out[16]~48_combout  & (\ALU|O_out[17]~45_combout  & (\ALU|O_out[18]~42_combout  & \ALU|O_out[19]~39_combout )))

	.dataa(\ALU|O_out[16]~48_combout ),
	.datab(\ALU|O_out[17]~45_combout ),
	.datac(\ALU|O_out[18]~42_combout ),
	.datad(\ALU|O_out[19]~39_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~2 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneive_lcell_comb \DataMemory|Equal1~3 (
// Equation(s):
// \DataMemory|Equal1~3_combout  = (\ALU|O_out[21]~36_combout  & (\ALU|O_out[20]~30_combout  & (\ALU|O_out[22]~33_combout  & \DataMemory|Equal1~2_combout )))

	.dataa(\ALU|O_out[21]~36_combout ),
	.datab(\ALU|O_out[20]~30_combout ),
	.datac(\ALU|O_out[22]~33_combout ),
	.datad(\DataMemory|Equal1~2_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~3 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N20
cycloneive_lcell_comb \DataMemory|Equal1~4 (
// Equation(s):
// \DataMemory|Equal1~4_combout  = (\ALU|O_out[23]~27_combout  & (\ALU|O_out[24]~24_combout  & (\ALU|O_out[25]~21_combout  & \DataMemory|Equal1~3_combout )))

	.dataa(\ALU|O_out[23]~27_combout ),
	.datab(\ALU|O_out[24]~24_combout ),
	.datac(\ALU|O_out[25]~21_combout ),
	.datad(\DataMemory|Equal1~3_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~4 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N12
cycloneive_lcell_comb \DataMemory|Equal1~5 (
// Equation(s):
// \DataMemory|Equal1~5_combout  = (\ALU|O_out[27]~15_combout  & (\ALU|O_out[26]~18_combout  & \DataMemory|Equal1~4_combout ))

	.dataa(\ALU|O_out[27]~15_combout ),
	.datab(gnd),
	.datac(\ALU|O_out[26]~18_combout ),
	.datad(\DataMemory|Equal1~4_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~5 .lut_mask = 16'hA000;
defparam \DataMemory|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N26
cycloneive_lcell_comb \DataMemory|Equal1~6 (
// Equation(s):
// \DataMemory|Equal1~6_combout  = (\ALU|O_out[30]~6_combout  & (\ALU|O_out[29]~9_combout  & (\ALU|O_out[28]~12_combout  & \DataMemory|Equal1~5_combout )))

	.dataa(\ALU|O_out[30]~6_combout ),
	.datab(\ALU|O_out[29]~9_combout ),
	.datac(\ALU|O_out[28]~12_combout ),
	.datad(\DataMemory|Equal1~5_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~6 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N16
cycloneive_lcell_comb \DataMux|out[1]~18 (
// Equation(s):
// \DataMux|out[1]~18_combout  = (!\Controller|Equal4~0_combout  & ((\DataMemory|Equal1~6_combout  & (!\ALU|O_out[31]~3_combout )) # (!\DataMemory|Equal1~6_combout  & ((\DataMemory|Equal0~4_combout )))))

	.dataa(\ALU|O_out[31]~3_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DataMux|out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1]~18 .lut_mask = 16'h1310;
defparam \DataMux|out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N22
cycloneive_io_ibuf \serial_in[2]~input (
	.i(serial_in[2]),
	.ibar(gnd),
	.o(\serial_in[2]~input_o ));
// synopsys translate_off
defparam \serial_in[2]~input .bus_hold = "false";
defparam \serial_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N4
cycloneive_lcell_comb \DataMux|out[2]~25 (
// Equation(s):
// \DataMux|out[2]~25_combout  = (\DataMux|out[1]~30_combout  & (\serial_in[2]~input_o  & ((\DataMux|out[1]~29_combout )))) # (!\DataMux|out[1]~30_combout  & (((\ALU|O_out[2]~51_combout ) # (!\DataMux|out[1]~29_combout ))))

	.dataa(\serial_in[2]~input_o ),
	.datab(\ALU|O_out[2]~51_combout ),
	.datac(\DataMux|out[1]~30_combout ),
	.datad(\DataMux|out[1]~29_combout ),
	.cin(gnd),
	.combout(\DataMux|out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|out[2]~25 .lut_mask = 16'hAC0F;
defparam \DataMux|out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N28
cycloneive_lcell_comb \DataMux|out[2] (
// Equation(s):
// \DataMux|out [2] = (\DataMux|out[1]~18_combout  & ((\DataMux|out[2]~25_combout  & (\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 )) # (!\DataMux|out[2]~25_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (!\DataMux|out[1]~18_combout  & (((\DataMux|out[2]~25_combout ))))

	.dataa(\DataMux|out[1]~18_combout ),
	.datab(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\DataMux|out[2]~25_combout ),
	.cin(gnd),
	.combout(\DataMux|out [2]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[2] .lut_mask = 16'hDDA0;
defparam \DataMux|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N18
cycloneive_lcell_comb \RegisterFile|registers~57 (
// Equation(s):
// \RegisterFile|registers~57_combout  = (!\reset~input_o  & \DataMux|out [2])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [2]),
	.cin(gnd),
	.combout(\RegisterFile|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~57 .lut_mask = 16'h3300;
defparam \RegisterFile|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N19
dffeas \RegisterFile|registers[20][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][2] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N16
cycloneive_lcell_comb \RegisterFile|Mux29~0 (
// Equation(s):
// \RegisterFile|Mux29~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][2]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][2]~q )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[20][2]~q ),
	.datac(\InstructionMemory|out [15]),
	.datad(\RegisterFile|registers[0][2]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux29~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N30
cycloneive_lcell_comb \ALUMux|out[2]~73 (
// Equation(s):
// \ALUMux|out[2]~73_combout  = (\InstructionMemory|out [5] & (((\InstructionMemory|out [26])))) # (!\InstructionMemory|out [5] & ((\InstructionMemory|out [2] & (\InstructionMemory|out [26])) # (!\InstructionMemory|out [2] & ((\RegisterFile|Mux61~0_combout 
// )))))

	.dataa(\InstructionMemory|out [5]),
	.datab(\InstructionMemory|out [2]),
	.datac(\InstructionMemory|out [26]),
	.datad(\RegisterFile|Mux61~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[2]~73 .lut_mask = 16'hF1E0;
defparam \ALUMux|out[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N18
cycloneive_lcell_comb \ALU|O_out[2]~49 (
// Equation(s):
// \ALU|O_out[2]~49_combout  = (\ALUMux|out[2]~73_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux29~0_combout ))))) # (!\ALUMux|out[2]~73_combout  & ((\Controller|ALUFunction[0]~0_combout  & 
// (\Controller|ALUFunction[1]~1_combout  $ (\RegisterFile|Mux29~0_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\Controller|ALUFunction[1]~1_combout  & \RegisterFile|Mux29~0_combout ))))

	.dataa(\ALUMux|out[2]~73_combout ),
	.datab(\Controller|ALUFunction[0]~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\RegisterFile|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[2]~49 .lut_mask = 16'h1E68;
defparam \ALU|O_out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N8
cycloneive_lcell_comb \ALU|O_out[2]~50 (
// Equation(s):
// \ALU|O_out[2]~50_combout  = (\ALU|O_out[2]~1_combout  & ((\RegisterFile|Mux29~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[2]~49_combout )))) # (!\ALU|O_out[2]~1_combout  & (((\ALU|Equal3~0_combout  & \ALU|O_out[2]~49_combout ))))

	.dataa(\ALU|O_out[2]~1_combout ),
	.datab(\RegisterFile|Mux29~0_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|O_out[2]~49_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[2]~50 .lut_mask = 16'hF888;
defparam \ALU|O_out[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N6
cycloneive_lcell_comb \ALU|O_out[2]~51 (
// Equation(s):
// \ALU|O_out[2]~51_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[2]~50_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~6_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(gnd),
	.datac(\ALU|O_out[2]~50_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[2]~51 .lut_mask = 16'hF5A0;
defparam \ALU|O_out[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N14
cycloneive_lcell_comb \RegisterFile|registers~18 (
// Equation(s):
// \RegisterFile|registers~18_combout  = (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 )))) # 
// (!\DataMemory|Equal0~4_combout  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\DataMemory|Equal0~4_combout ),
	.datab(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~18 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N24
cycloneive_lcell_comb \RegisterFile|registers~19 (
// Equation(s):
// \RegisterFile|registers~19_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & ((\ALU|O_out[26]~18_combout ))) # (!\Controller|Equal4~0_combout  & (\RegisterFile|registers~18_combout ))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers~18_combout ),
	.datad(\ALU|O_out[26]~18_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~19 .lut_mask = 16'h3210;
defparam \RegisterFile|registers~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N25
dffeas \RegisterFile|registers[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][26] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneive_lcell_comb \RegisterFile|Mux37~0 (
// Equation(s):
// \RegisterFile|Mux37~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][26]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][26]~q )))

	.dataa(\RegisterFile|registers[10][26]~q ),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][26]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\RegisterFile|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux37~0 .lut_mask = 16'hAAF0;
defparam \RegisterFile|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N8
cycloneive_lcell_comb \ALU|AdderInputB[26]~25 (
// Equation(s):
// \ALU|AdderInputB[26]~25_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & ((\RegisterFile|Mux37~0_combout ))) # (!\Controller|Equal0~0_combout  & (\InstructionMemory|out [21]))))

	.dataa(\InstructionMemory|out [21]),
	.datab(\Controller|ALUFunction[1]~1_combout ),
	.datac(\Controller|Equal0~0_combout ),
	.datad(\RegisterFile|Mux37~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[26]~25 .lut_mask = 16'h36C6;
defparam \ALU|AdderInputB[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N24
cycloneive_lcell_comb \ALUMux|out[26]~62 (
// Equation(s):
// \ALUMux|out[26]~62_combout  = (\InstructionMemory|out [2] & (((\InstructionMemory|out [21])))) # (!\InstructionMemory|out [2] & ((\InstructionMemory|out [5] & (\InstructionMemory|out [21])) # (!\InstructionMemory|out [5] & ((\RegisterFile|Mux37~0_combout 
// )))))

	.dataa(\InstructionMemory|out [2]),
	.datab(\InstructionMemory|out [5]),
	.datac(\InstructionMemory|out [21]),
	.datad(\RegisterFile|Mux37~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[26]~62 .lut_mask = 16'hF1E0;
defparam \ALUMux|out[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N8
cycloneive_lcell_comb \ALU|O_out[26]~16 (
// Equation(s):
// \ALU|O_out[26]~16_combout  = (\ALUMux|out[26]~62_combout  & (\Controller|ALUFunction[1]~1_combout  $ (((\Controller|ALUFunction[0]~0_combout ) # (\RegisterFile|Mux5~0_combout ))))) # (!\ALUMux|out[26]~62_combout  & ((\Controller|ALUFunction[1]~1_combout  
// & (\Controller|ALUFunction[0]~0_combout  $ (\RegisterFile|Mux5~0_combout ))) # (!\Controller|ALUFunction[1]~1_combout  & (\Controller|ALUFunction[0]~0_combout  & \RegisterFile|Mux5~0_combout ))))

	.dataa(\Controller|ALUFunction[1]~1_combout ),
	.datab(\ALUMux|out[26]~62_combout ),
	.datac(\Controller|ALUFunction[0]~0_combout ),
	.datad(\RegisterFile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[26]~16 .lut_mask = 16'h5668;
defparam \ALU|O_out[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N22
cycloneive_lcell_comb \ALU|O_out[26]~17 (
// Equation(s):
// \ALU|O_out[26]~17_combout  = (\RegisterFile|Mux5~0_combout  & ((\ALU|O_out[2]~1_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out[26]~16_combout )))) # (!\RegisterFile|Mux5~0_combout  & (\ALU|Equal3~0_combout  & (\ALU|O_out[26]~16_combout )))

	.dataa(\RegisterFile|Mux5~0_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out[26]~16_combout ),
	.datad(\ALU|O_out[2]~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[26]~17 .lut_mask = 16'hEAC0;
defparam \ALU|O_out[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N30
cycloneive_lcell_comb \ALU|O_out[26]~18 (
// Equation(s):
// \ALU|O_out[26]~18_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out[26]~17_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~54_combout ))

	.dataa(\ALU|Add0~54_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(\ALU|O_out[26]~17_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[26]~18 .lut_mask = 16'hEE22;
defparam \ALU|O_out[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N6
cycloneive_lcell_comb \DataMemory|Equal0~0 (
// Equation(s):
// \DataMemory|Equal0~0_combout  = (!\ALU|O_out[16]~48_combout  & (!\ALU|O_out[17]~45_combout  & (!\ALU|O_out[18]~42_combout  & !\ALU|O_out[19]~39_combout )))

	.dataa(\ALU|O_out[16]~48_combout ),
	.datab(\ALU|O_out[17]~45_combout ),
	.datac(\ALU|O_out[18]~42_combout ),
	.datad(\ALU|O_out[19]~39_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~0 .lut_mask = 16'h0001;
defparam \DataMemory|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N12
cycloneive_lcell_comb \DataMemory|Equal0~1 (
// Equation(s):
// \DataMemory|Equal0~1_combout  = (!\ALU|O_out[21]~36_combout  & (!\ALU|O_out[20]~30_combout  & (!\ALU|O_out[22]~33_combout  & !\ALU|O_out[23]~27_combout )))

	.dataa(\ALU|O_out[21]~36_combout ),
	.datab(\ALU|O_out[20]~30_combout ),
	.datac(\ALU|O_out[22]~33_combout ),
	.datad(\ALU|O_out[23]~27_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~1 .lut_mask = 16'h0001;
defparam \DataMemory|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneive_lcell_comb \DataMemory|Equal0~2 (
// Equation(s):
// \DataMemory|Equal0~2_combout  = (\DataMemory|Equal0~0_combout  & (!\ALU|O_out[24]~24_combout  & (!\ALU|O_out[25]~21_combout  & \DataMemory|Equal0~1_combout )))

	.dataa(\DataMemory|Equal0~0_combout ),
	.datab(\ALU|O_out[24]~24_combout ),
	.datac(\ALU|O_out[25]~21_combout ),
	.datad(\DataMemory|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~2 .lut_mask = 16'h0200;
defparam \DataMemory|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N0
cycloneive_lcell_comb \DataMemory|Equal0~3 (
// Equation(s):
// \DataMemory|Equal0~3_combout  = (!\ALU|O_out[26]~18_combout  & (!\ALU|O_out[27]~15_combout  & (\ALU|O_out[28]~12_combout  & \DataMemory|Equal0~2_combout )))

	.dataa(\ALU|O_out[26]~18_combout ),
	.datab(\ALU|O_out[27]~15_combout ),
	.datac(\ALU|O_out[28]~12_combout ),
	.datad(\DataMemory|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~3 .lut_mask = 16'h1000;
defparam \DataMemory|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N18
cycloneive_lcell_comb \DataMemory|Equal0~4 (
// Equation(s):
// \DataMemory|Equal0~4_combout  = (!\ALU|O_out[30]~6_combout  & (!\ALU|O_out[29]~9_combout  & (!\ALU|O_out[31]~3_combout  & \DataMemory|Equal0~3_combout )))

	.dataa(\ALU|O_out[30]~6_combout ),
	.datab(\ALU|O_out[29]~9_combout ),
	.datac(\ALU|O_out[31]~3_combout ),
	.datad(\DataMemory|Equal0~3_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~4 .lut_mask = 16'h0100;
defparam \DataMemory|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cycloneive_lcell_comb \DataMemory|data_seg|mem0~1 (
// Equation(s):
// \DataMemory|data_seg|mem0~1_combout  = (\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem0~0_combout )

	.dataa(gnd),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(gnd),
	.datad(\DataMemory|data_seg|mem0~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|data_seg|mem0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|data_seg|mem0~1 .lut_mask = 16'hCC00;
defparam \DataMemory|data_seg|mem0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N26
cycloneive_lcell_comb \RegisterFile|registers~14 (
// Equation(s):
// \RegisterFile|registers~14_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ((\DataMemory|Equal0~4_combout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~14 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N30
cycloneive_lcell_comb \RegisterFile|registers~15 (
// Equation(s):
// \RegisterFile|registers~15_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & ((\ALU|O_out[28]~12_combout ))) # (!\Controller|Equal4~0_combout  & (\RegisterFile|registers~14_combout ))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers~14_combout ),
	.datad(\ALU|O_out[28]~12_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~15 .lut_mask = 16'h3210;
defparam \RegisterFile|registers~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N21
dffeas \RegisterFile|registers[0][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][28] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N31
dffeas \RegisterFile|registers[20][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][28] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N14
cycloneive_lcell_comb \RegisterFile|Mux3~0 (
// Equation(s):
// \RegisterFile|Mux3~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][28]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][28]~q ))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[0][28]~q ),
	.datad(\RegisterFile|registers[20][28]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux3~0 .lut_mask = 16'hFA50;
defparam \RegisterFile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N12
cycloneive_lcell_comb \ALU|Add0~60 (
// Equation(s):
// \ALU|Add0~60_combout  = ((\ALU|AdderInputB[29]~22_combout  $ (\RegisterFile|Mux2~0_combout  $ (!\ALU|Add0~59 )))) # (GND)
// \ALU|Add0~61  = CARRY((\ALU|AdderInputB[29]~22_combout  & ((\RegisterFile|Mux2~0_combout ) # (!\ALU|Add0~59 ))) # (!\ALU|AdderInputB[29]~22_combout  & (\RegisterFile|Mux2~0_combout  & !\ALU|Add0~59 )))

	.dataa(\ALU|AdderInputB[29]~22_combout ),
	.datab(\RegisterFile|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~59 ),
	.combout(\ALU|Add0~60_combout ),
	.cout(\ALU|Add0~61 ));
// synopsys translate_off
defparam \ALU|Add0~60 .lut_mask = 16'h698E;
defparam \ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N22
cycloneive_lcell_comb \ALU|O_out[29]~9 (
// Equation(s):
// \ALU|O_out[29]~9_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[29]~8_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~60_combout )))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|O_out[29]~8_combout ),
	.datad(\ALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[29]~9 .lut_mask = 16'hF3C0;
defparam \ALU|O_out[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N0
cycloneive_lcell_comb \RegisterFile|registers~12 (
// Equation(s):
// \RegisterFile|registers~12_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal0~4_combout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & (\DataMemory|Equal1~7_combout  & (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\DataMemory|Equal1~7_combout ),
	.datac(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\DataMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~12 .lut_mask = 16'hEAC0;
defparam \RegisterFile|registers~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
cycloneive_lcell_comb \RegisterFile|registers~13 (
// Equation(s):
// \RegisterFile|registers~13_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[29]~9_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~12_combout )))))

	.dataa(\ALU|O_out[29]~9_combout ),
	.datab(\reset~input_o ),
	.datac(\Controller|Equal4~0_combout ),
	.datad(\RegisterFile|registers~12_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~13 .lut_mask = 16'h2320;
defparam \RegisterFile|registers~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N21
dffeas \RegisterFile|registers[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][29] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneive_lcell_comb \RegisterFile|Mux34~0 (
// Equation(s):
// \RegisterFile|Mux34~0_combout  = (\InstructionMemory|out [11] & (\RegisterFile|registers[10][29]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][29]~q )))

	.dataa(\InstructionMemory|out [11]),
	.datab(\RegisterFile|registers[10][29]~q ),
	.datac(gnd),
	.datad(\RegisterFile|registers[0][29]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux34~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N2
cycloneive_lcell_comb \ALU|AdderInputB[29]~22 (
// Equation(s):
// \ALU|AdderInputB[29]~22_combout  = \Controller|ALUFunction[1]~1_combout  $ (((\Controller|Equal0~0_combout  & (\RegisterFile|Mux34~0_combout )) # (!\Controller|Equal0~0_combout  & ((\InstructionMemory|out [21])))))

	.dataa(\RegisterFile|Mux34~0_combout ),
	.datab(\Controller|Equal0~0_combout ),
	.datac(\Controller|ALUFunction[1]~1_combout ),
	.datad(\InstructionMemory|out [21]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[29]~22 .lut_mask = 16'h4B78;
defparam \ALU|AdderInputB[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N14
cycloneive_lcell_comb \ALU|Add0~62 (
// Equation(s):
// \ALU|Add0~62_combout  = (\RegisterFile|Mux1~0_combout  & ((\ALU|AdderInputB[30]~21_combout  & (\ALU|Add0~61  & VCC)) # (!\ALU|AdderInputB[30]~21_combout  & (!\ALU|Add0~61 )))) # (!\RegisterFile|Mux1~0_combout  & ((\ALU|AdderInputB[30]~21_combout  & 
// (!\ALU|Add0~61 )) # (!\ALU|AdderInputB[30]~21_combout  & ((\ALU|Add0~61 ) # (GND)))))
// \ALU|Add0~63  = CARRY((\RegisterFile|Mux1~0_combout  & (!\ALU|AdderInputB[30]~21_combout  & !\ALU|Add0~61 )) # (!\RegisterFile|Mux1~0_combout  & ((!\ALU|Add0~61 ) # (!\ALU|AdderInputB[30]~21_combout ))))

	.dataa(\RegisterFile|Mux1~0_combout ),
	.datab(\ALU|AdderInputB[30]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~61 ),
	.combout(\ALU|Add0~62_combout ),
	.cout(\ALU|Add0~63 ));
// synopsys translate_off
defparam \ALU|Add0~62 .lut_mask = 16'h9617;
defparam \ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N20
cycloneive_lcell_comb \ALU|O_out[30]~6 (
// Equation(s):
// \ALU|O_out[30]~6_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[30]~5_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~62_combout )))

	.dataa(\ALU|O_out[30]~5_combout ),
	.datab(\ALU|Add0~62_combout ),
	.datac(gnd),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[30]~6 .lut_mask = 16'hAACC;
defparam \ALU|O_out[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
cycloneive_lcell_comb \RegisterFile|registers~10 (
// Equation(s):
// \RegisterFile|registers~10_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  & ((\DataMemory|Equal0~4_combout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  & (((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~10 .lut_mask = 16'hF888;
defparam \RegisterFile|registers~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N14
cycloneive_lcell_comb \RegisterFile|registers~11 (
// Equation(s):
// \RegisterFile|registers~11_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[30]~6_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~10_combout )))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\reset~input_o ),
	.datac(\ALU|O_out[30]~6_combout ),
	.datad(\RegisterFile|registers~10_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~11 .lut_mask = 16'h3120;
defparam \RegisterFile|registers~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N21
dffeas \RegisterFile|registers[20][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][30] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N20
cycloneive_lcell_comb \RegisterFile|Mux1~0 (
// Equation(s):
// \RegisterFile|Mux1~0_combout  = (\InstructionMemory|out [15] & (\RegisterFile|registers[20][30]~q )) # (!\InstructionMemory|out [15] & ((\RegisterFile|registers[0][30]~q )))

	.dataa(\InstructionMemory|out [15]),
	.datab(gnd),
	.datac(\RegisterFile|registers[20][30]~q ),
	.datad(\RegisterFile|registers[0][30]~q ),
	.cin(gnd),
	.combout(\RegisterFile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux1~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N16
cycloneive_lcell_comb \ALU|Add0~64 (
// Equation(s):
// \ALU|Add0~64_combout  = \RegisterFile|Mux0~0_combout  $ (\ALU|Add0~63  $ (!\ALU|AdderInputB[31]~20_combout ))

	.dataa(\RegisterFile|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU|AdderInputB[31]~20_combout ),
	.cin(\ALU|Add0~63 ),
	.combout(\ALU|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~64 .lut_mask = 16'h5AA5;
defparam \ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N22
cycloneive_lcell_comb \ALU|O_out[31]~3 (
// Equation(s):
// \ALU|O_out[31]~3_combout  = (\ALU|Equal2~1_combout  & (\ALU|O_out[31]~2_combout )) # (!\ALU|Equal2~1_combout  & ((\ALU|Add0~64_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(gnd),
	.datac(\ALU|O_out[31]~2_combout ),
	.datad(\ALU|Add0~64_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[31]~3 .lut_mask = 16'hF5A0;
defparam \ALU|O_out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N16
cycloneive_lcell_comb \RegisterFile|registers~6 (
// Equation(s):
// \RegisterFile|registers~6_combout  = (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  & ((\DataMemory|Equal1~7_combout ) # ((\DataMemory|Equal0~4_combout  & \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  & (\DataMemory|Equal0~4_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\DataMemory|Equal0~4_combout ),
	.datac(\DataMemory|Equal1~7_combout ),
	.datad(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\RegisterFile|registers~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~6 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
cycloneive_lcell_comb \RegisterFile|registers~7 (
// Equation(s):
// \RegisterFile|registers~7_combout  = (!\reset~input_o  & ((\Controller|Equal4~0_combout  & (\ALU|O_out[31]~3_combout )) # (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~6_combout )))))

	.dataa(\Controller|Equal4~0_combout ),
	.datab(\reset~input_o ),
	.datac(\ALU|O_out[31]~3_combout ),
	.datad(\RegisterFile|registers~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~7 .lut_mask = 16'h3120;
defparam \RegisterFile|registers~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N3
dffeas \RegisterFile|registers[0][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[0][31] .is_wysiwyg = "true";
defparam \RegisterFile|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N17
dffeas \RegisterFile|registers[20][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|registers~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegisterFile|registers[20][2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[20][31] .is_wysiwyg = "true";
defparam \RegisterFile|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N16
cycloneive_lcell_comb \RegisterFile|Mux0~0 (
// Equation(s):
// \RegisterFile|Mux0~0_combout  = (\InstructionMemory|out [15] & ((\RegisterFile|registers[20][31]~q ))) # (!\InstructionMemory|out [15] & (\RegisterFile|registers[0][31]~q ))

	.dataa(\InstructionMemory|out [15]),
	.datab(\RegisterFile|registers[0][31]~q ),
	.datac(\RegisterFile|registers[20][31]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegisterFile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux0~0 .lut_mask = 16'hE4E4;
defparam \RegisterFile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N0
cycloneive_lcell_comb \ALU|LessThan1~1 (
// Equation(s):
// \ALU|LessThan1~1_cout  = CARRY((!\RegisterFile|Mux31~0_combout  & \ALUMux|out[0]~81_combout ))

	.dataa(\RegisterFile|Mux31~0_combout ),
	.datab(\ALUMux|out[0]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan1~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~1 .lut_mask = 16'h0044;
defparam \ALU|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N2
cycloneive_lcell_comb \ALU|LessThan1~3 (
// Equation(s):
// \ALU|LessThan1~3_cout  = CARRY((\ALUMux|out[1]~80_combout  & (\RegisterFile|Mux30~0_combout  & !\ALU|LessThan1~1_cout )) # (!\ALUMux|out[1]~80_combout  & ((\RegisterFile|Mux30~0_combout ) # (!\ALU|LessThan1~1_cout ))))

	.dataa(\ALUMux|out[1]~80_combout ),
	.datab(\RegisterFile|Mux30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~1_cout ),
	.combout(),
	.cout(\ALU|LessThan1~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~3 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N4
cycloneive_lcell_comb \ALU|LessThan1~5 (
// Equation(s):
// \ALU|LessThan1~5_cout  = CARRY((\ALUMux|out[2]~73_combout  & ((!\ALU|LessThan1~3_cout ) # (!\RegisterFile|Mux29~0_combout ))) # (!\ALUMux|out[2]~73_combout  & (!\RegisterFile|Mux29~0_combout  & !\ALU|LessThan1~3_cout )))

	.dataa(\ALUMux|out[2]~73_combout ),
	.datab(\RegisterFile|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~3_cout ),
	.combout(),
	.cout(\ALU|LessThan1~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~5 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
cycloneive_lcell_comb \ALU|LessThan1~7 (
// Equation(s):
// \ALU|LessThan1~7_cout  = CARRY((\ALUMux|out[3]~74_combout  & (\RegisterFile|Mux28~0_combout  & !\ALU|LessThan1~5_cout )) # (!\ALUMux|out[3]~74_combout  & ((\RegisterFile|Mux28~0_combout ) # (!\ALU|LessThan1~5_cout ))))

	.dataa(\ALUMux|out[3]~74_combout ),
	.datab(\RegisterFile|Mux28~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~5_cout ),
	.combout(),
	.cout(\ALU|LessThan1~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~7 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N8
cycloneive_lcell_comb \ALU|LessThan1~9 (
// Equation(s):
// \ALU|LessThan1~9_cout  = CARRY((\ALUMux|out[4]~79_combout  & ((!\ALU|LessThan1~7_cout ) # (!\RegisterFile|Mux27~0_combout ))) # (!\ALUMux|out[4]~79_combout  & (!\RegisterFile|Mux27~0_combout  & !\ALU|LessThan1~7_cout )))

	.dataa(\ALUMux|out[4]~79_combout ),
	.datab(\RegisterFile|Mux27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~7_cout ),
	.combout(),
	.cout(\ALU|LessThan1~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~9 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N10
cycloneive_lcell_comb \ALU|LessThan1~11 (
// Equation(s):
// \ALU|LessThan1~11_cout  = CARRY((\ALUMux|out[5]~56_combout  & (\RegisterFile|Mux26~0_combout  & !\ALU|LessThan1~9_cout )) # (!\ALUMux|out[5]~56_combout  & ((\RegisterFile|Mux26~0_combout ) # (!\ALU|LessThan1~9_cout ))))

	.dataa(\ALUMux|out[5]~56_combout ),
	.datab(\RegisterFile|Mux26~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~9_cout ),
	.combout(),
	.cout(\ALU|LessThan1~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~11 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N12
cycloneive_lcell_comb \ALU|LessThan1~13 (
// Equation(s):
// \ALU|LessThan1~13_cout  = CARRY((\RegisterFile|Mux25~0_combout  & (\ALUMux|out[6]~78_combout  & !\ALU|LessThan1~11_cout )) # (!\RegisterFile|Mux25~0_combout  & ((\ALUMux|out[6]~78_combout ) # (!\ALU|LessThan1~11_cout ))))

	.dataa(\RegisterFile|Mux25~0_combout ),
	.datab(\ALUMux|out[6]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~11_cout ),
	.combout(),
	.cout(\ALU|LessThan1~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
cycloneive_lcell_comb \ALU|LessThan1~15 (
// Equation(s):
// \ALU|LessThan1~15_cout  = CARRY((\ALUMux|out[7]~55_combout  & (\RegisterFile|Mux24~0_combout  & !\ALU|LessThan1~13_cout )) # (!\ALUMux|out[7]~55_combout  & ((\RegisterFile|Mux24~0_combout ) # (!\ALU|LessThan1~13_cout ))))

	.dataa(\ALUMux|out[7]~55_combout ),
	.datab(\RegisterFile|Mux24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~13_cout ),
	.combout(),
	.cout(\ALU|LessThan1~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~15 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N16
cycloneive_lcell_comb \ALU|LessThan1~17 (
// Equation(s):
// \ALU|LessThan1~17_cout  = CARRY((\ALUMux|out[8]~54_combout  & ((!\ALU|LessThan1~15_cout ) # (!\RegisterFile|Mux23~0_combout ))) # (!\ALUMux|out[8]~54_combout  & (!\RegisterFile|Mux23~0_combout  & !\ALU|LessThan1~15_cout )))

	.dataa(\ALUMux|out[8]~54_combout ),
	.datab(\RegisterFile|Mux23~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~15_cout ),
	.combout(),
	.cout(\ALU|LessThan1~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~17 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N18
cycloneive_lcell_comb \ALU|LessThan1~19 (
// Equation(s):
// \ALU|LessThan1~19_cout  = CARRY((\RegisterFile|Mux22~0_combout  & ((!\ALU|LessThan1~17_cout ) # (!\ALUMux|out[9]~53_combout ))) # (!\RegisterFile|Mux22~0_combout  & (!\ALUMux|out[9]~53_combout  & !\ALU|LessThan1~17_cout )))

	.dataa(\RegisterFile|Mux22~0_combout ),
	.datab(\ALUMux|out[9]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~17_cout ),
	.combout(),
	.cout(\ALU|LessThan1~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N20
cycloneive_lcell_comb \ALU|LessThan1~21 (
// Equation(s):
// \ALU|LessThan1~21_cout  = CARRY((\ALUMux|out[10]~52_combout  & ((!\ALU|LessThan1~19_cout ) # (!\RegisterFile|Mux21~0_combout ))) # (!\ALUMux|out[10]~52_combout  & (!\RegisterFile|Mux21~0_combout  & !\ALU|LessThan1~19_cout )))

	.dataa(\ALUMux|out[10]~52_combout ),
	.datab(\RegisterFile|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~19_cout ),
	.combout(),
	.cout(\ALU|LessThan1~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~21 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N22
cycloneive_lcell_comb \ALU|LessThan1~23 (
// Equation(s):
// \ALU|LessThan1~23_cout  = CARRY((\ALUMux|out[11]~51_combout  & (\RegisterFile|Mux20~0_combout  & !\ALU|LessThan1~21_cout )) # (!\ALUMux|out[11]~51_combout  & ((\RegisterFile|Mux20~0_combout ) # (!\ALU|LessThan1~21_cout ))))

	.dataa(\ALUMux|out[11]~51_combout ),
	.datab(\RegisterFile|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~21_cout ),
	.combout(),
	.cout(\ALU|LessThan1~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~23 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N24
cycloneive_lcell_comb \ALU|LessThan1~25 (
// Equation(s):
// \ALU|LessThan1~25_cout  = CARRY((\RegisterFile|Mux19~0_combout  & (\ALUMux|out[12]~50_combout  & !\ALU|LessThan1~23_cout )) # (!\RegisterFile|Mux19~0_combout  & ((\ALUMux|out[12]~50_combout ) # (!\ALU|LessThan1~23_cout ))))

	.dataa(\RegisterFile|Mux19~0_combout ),
	.datab(\ALUMux|out[12]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~23_cout ),
	.combout(),
	.cout(\ALU|LessThan1~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N26
cycloneive_lcell_comb \ALU|LessThan1~27 (
// Equation(s):
// \ALU|LessThan1~27_cout  = CARRY((\ALUMux|out[13]~77_combout  & (\RegisterFile|Mux18~0_combout  & !\ALU|LessThan1~25_cout )) # (!\ALUMux|out[13]~77_combout  & ((\RegisterFile|Mux18~0_combout ) # (!\ALU|LessThan1~25_cout ))))

	.dataa(\ALUMux|out[13]~77_combout ),
	.datab(\RegisterFile|Mux18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~25_cout ),
	.combout(),
	.cout(\ALU|LessThan1~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~27 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N28
cycloneive_lcell_comb \ALU|LessThan1~29 (
// Equation(s):
// \ALU|LessThan1~29_cout  = CARRY((\ALUMux|out[14]~76_combout  & ((!\ALU|LessThan1~27_cout ) # (!\RegisterFile|Mux17~0_combout ))) # (!\ALUMux|out[14]~76_combout  & (!\RegisterFile|Mux17~0_combout  & !\ALU|LessThan1~27_cout )))

	.dataa(\ALUMux|out[14]~76_combout ),
	.datab(\RegisterFile|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~27_cout ),
	.combout(),
	.cout(\ALU|LessThan1~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~29 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N30
cycloneive_lcell_comb \ALU|LessThan1~31 (
// Equation(s):
// \ALU|LessThan1~31_cout  = CARRY((\RegisterFile|Mux16~0_combout  & ((!\ALU|LessThan1~29_cout ) # (!\ALUMux|out[15]~75_combout ))) # (!\RegisterFile|Mux16~0_combout  & (!\ALUMux|out[15]~75_combout  & !\ALU|LessThan1~29_cout )))

	.dataa(\RegisterFile|Mux16~0_combout ),
	.datab(\ALUMux|out[15]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~29_cout ),
	.combout(),
	.cout(\ALU|LessThan1~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~31 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N0
cycloneive_lcell_comb \ALU|LessThan1~33 (
// Equation(s):
// \ALU|LessThan1~33_cout  = CARRY((\RegisterFile|Mux15~0_combout  & (\ALUMux|out[16]~72_combout  & !\ALU|LessThan1~31_cout )) # (!\RegisterFile|Mux15~0_combout  & ((\ALUMux|out[16]~72_combout ) # (!\ALU|LessThan1~31_cout ))))

	.dataa(\RegisterFile|Mux15~0_combout ),
	.datab(\ALUMux|out[16]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~31_cout ),
	.combout(),
	.cout(\ALU|LessThan1~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N2
cycloneive_lcell_comb \ALU|LessThan1~35 (
// Equation(s):
// \ALU|LessThan1~35_cout  = CARRY((\RegisterFile|Mux14~0_combout  & ((!\ALU|LessThan1~33_cout ) # (!\ALUMux|out[17]~71_combout ))) # (!\RegisterFile|Mux14~0_combout  & (!\ALUMux|out[17]~71_combout  & !\ALU|LessThan1~33_cout )))

	.dataa(\RegisterFile|Mux14~0_combout ),
	.datab(\ALUMux|out[17]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~33_cout ),
	.combout(),
	.cout(\ALU|LessThan1~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N4
cycloneive_lcell_comb \ALU|LessThan1~37 (
// Equation(s):
// \ALU|LessThan1~37_cout  = CARRY((\RegisterFile|Mux13~0_combout  & (\ALUMux|out[18]~70_combout  & !\ALU|LessThan1~35_cout )) # (!\RegisterFile|Mux13~0_combout  & ((\ALUMux|out[18]~70_combout ) # (!\ALU|LessThan1~35_cout ))))

	.dataa(\RegisterFile|Mux13~0_combout ),
	.datab(\ALUMux|out[18]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~35_cout ),
	.combout(),
	.cout(\ALU|LessThan1~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~37 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N6
cycloneive_lcell_comb \ALU|LessThan1~39 (
// Equation(s):
// \ALU|LessThan1~39_cout  = CARRY((\ALUMux|out[19]~69_combout  & (\RegisterFile|Mux12~0_combout  & !\ALU|LessThan1~37_cout )) # (!\ALUMux|out[19]~69_combout  & ((\RegisterFile|Mux12~0_combout ) # (!\ALU|LessThan1~37_cout ))))

	.dataa(\ALUMux|out[19]~69_combout ),
	.datab(\RegisterFile|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~37_cout ),
	.combout(),
	.cout(\ALU|LessThan1~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~39 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N8
cycloneive_lcell_comb \ALU|LessThan1~41 (
// Equation(s):
// \ALU|LessThan1~41_cout  = CARRY((\RegisterFile|Mux11~0_combout  & (\ALUMux|out[20]~66_combout  & !\ALU|LessThan1~39_cout )) # (!\RegisterFile|Mux11~0_combout  & ((\ALUMux|out[20]~66_combout ) # (!\ALU|LessThan1~39_cout ))))

	.dataa(\RegisterFile|Mux11~0_combout ),
	.datab(\ALUMux|out[20]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~39_cout ),
	.combout(),
	.cout(\ALU|LessThan1~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N10
cycloneive_lcell_comb \ALU|LessThan1~43 (
// Equation(s):
// \ALU|LessThan1~43_cout  = CARRY((\ALUMux|out[21]~68_combout  & (\RegisterFile|Mux10~0_combout  & !\ALU|LessThan1~41_cout )) # (!\ALUMux|out[21]~68_combout  & ((\RegisterFile|Mux10~0_combout ) # (!\ALU|LessThan1~41_cout ))))

	.dataa(\ALUMux|out[21]~68_combout ),
	.datab(\RegisterFile|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~41_cout ),
	.combout(),
	.cout(\ALU|LessThan1~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~43 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N12
cycloneive_lcell_comb \ALU|LessThan1~45 (
// Equation(s):
// \ALU|LessThan1~45_cout  = CARRY((\RegisterFile|Mux9~0_combout  & (\ALUMux|out[22]~67_combout  & !\ALU|LessThan1~43_cout )) # (!\RegisterFile|Mux9~0_combout  & ((\ALUMux|out[22]~67_combout ) # (!\ALU|LessThan1~43_cout ))))

	.dataa(\RegisterFile|Mux9~0_combout ),
	.datab(\ALUMux|out[22]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~43_cout ),
	.combout(),
	.cout(\ALU|LessThan1~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N14
cycloneive_lcell_comb \ALU|LessThan1~47 (
// Equation(s):
// \ALU|LessThan1~47_cout  = CARRY((\RegisterFile|Mux8~0_combout  & ((!\ALU|LessThan1~45_cout ) # (!\ALUMux|out[23]~65_combout ))) # (!\RegisterFile|Mux8~0_combout  & (!\ALUMux|out[23]~65_combout  & !\ALU|LessThan1~45_cout )))

	.dataa(\RegisterFile|Mux8~0_combout ),
	.datab(\ALUMux|out[23]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~45_cout ),
	.combout(),
	.cout(\ALU|LessThan1~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N16
cycloneive_lcell_comb \ALU|LessThan1~49 (
// Equation(s):
// \ALU|LessThan1~49_cout  = CARRY((\ALUMux|out[24]~64_combout  & ((!\ALU|LessThan1~47_cout ) # (!\RegisterFile|Mux7~0_combout ))) # (!\ALUMux|out[24]~64_combout  & (!\RegisterFile|Mux7~0_combout  & !\ALU|LessThan1~47_cout )))

	.dataa(\ALUMux|out[24]~64_combout ),
	.datab(\RegisterFile|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~47_cout ),
	.combout(),
	.cout(\ALU|LessThan1~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~49 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N18
cycloneive_lcell_comb \ALU|LessThan1~51 (
// Equation(s):
// \ALU|LessThan1~51_cout  = CARRY((\RegisterFile|Mux6~0_combout  & ((!\ALU|LessThan1~49_cout ) # (!\ALUMux|out[25]~63_combout ))) # (!\RegisterFile|Mux6~0_combout  & (!\ALUMux|out[25]~63_combout  & !\ALU|LessThan1~49_cout )))

	.dataa(\RegisterFile|Mux6~0_combout ),
	.datab(\ALUMux|out[25]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~49_cout ),
	.combout(),
	.cout(\ALU|LessThan1~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N20
cycloneive_lcell_comb \ALU|LessThan1~53 (
// Equation(s):
// \ALU|LessThan1~53_cout  = CARRY((\ALUMux|out[26]~62_combout  & ((!\ALU|LessThan1~51_cout ) # (!\RegisterFile|Mux5~0_combout ))) # (!\ALUMux|out[26]~62_combout  & (!\RegisterFile|Mux5~0_combout  & !\ALU|LessThan1~51_cout )))

	.dataa(\ALUMux|out[26]~62_combout ),
	.datab(\RegisterFile|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~51_cout ),
	.combout(),
	.cout(\ALU|LessThan1~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~53 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N22
cycloneive_lcell_comb \ALU|LessThan1~55 (
// Equation(s):
// \ALU|LessThan1~55_cout  = CARRY((\ALUMux|out[27]~61_combout  & (\RegisterFile|Mux4~0_combout  & !\ALU|LessThan1~53_cout )) # (!\ALUMux|out[27]~61_combout  & ((\RegisterFile|Mux4~0_combout ) # (!\ALU|LessThan1~53_cout ))))

	.dataa(\ALUMux|out[27]~61_combout ),
	.datab(\RegisterFile|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~53_cout ),
	.combout(),
	.cout(\ALU|LessThan1~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~55 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N24
cycloneive_lcell_comb \ALU|LessThan1~57 (
// Equation(s):
// \ALU|LessThan1~57_cout  = CARRY((\RegisterFile|Mux3~0_combout  & (\ALUMux|out[28]~60_combout  & !\ALU|LessThan1~55_cout )) # (!\RegisterFile|Mux3~0_combout  & ((\ALUMux|out[28]~60_combout ) # (!\ALU|LessThan1~55_cout ))))

	.dataa(\RegisterFile|Mux3~0_combout ),
	.datab(\ALUMux|out[28]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~55_cout ),
	.combout(),
	.cout(\ALU|LessThan1~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N26
cycloneive_lcell_comb \ALU|LessThan1~59 (
// Equation(s):
// \ALU|LessThan1~59_cout  = CARRY((\RegisterFile|Mux2~0_combout  & ((!\ALU|LessThan1~57_cout ) # (!\ALUMux|out[29]~59_combout ))) # (!\RegisterFile|Mux2~0_combout  & (!\ALUMux|out[29]~59_combout  & !\ALU|LessThan1~57_cout )))

	.dataa(\RegisterFile|Mux2~0_combout ),
	.datab(\ALUMux|out[29]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~57_cout ),
	.combout(),
	.cout(\ALU|LessThan1~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N28
cycloneive_lcell_comb \ALU|LessThan1~61 (
// Equation(s):
// \ALU|LessThan1~61_cout  = CARRY((\ALUMux|out[30]~58_combout  & ((!\ALU|LessThan1~59_cout ) # (!\RegisterFile|Mux1~0_combout ))) # (!\ALUMux|out[30]~58_combout  & (!\RegisterFile|Mux1~0_combout  & !\ALU|LessThan1~59_cout )))

	.dataa(\ALUMux|out[30]~58_combout ),
	.datab(\RegisterFile|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~59_cout ),
	.combout(),
	.cout(\ALU|LessThan1~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~61 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N30
cycloneive_lcell_comb \ALU|LessThan1~62 (
// Equation(s):
// \ALU|LessThan1~62_combout  = (\RegisterFile|Mux0~0_combout  & ((\ALU|LessThan1~61_cout ) # (!\ALUMux|out[31]~57_combout ))) # (!\RegisterFile|Mux0~0_combout  & (\ALU|LessThan1~61_cout  & !\ALUMux|out[31]~57_combout ))

	.dataa(gnd),
	.datab(\RegisterFile|Mux0~0_combout ),
	.datac(gnd),
	.datad(\ALUMux|out[31]~57_combout ),
	.cin(\ALU|LessThan1~61_cout ),
	.combout(\ALU|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \ALU|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N0
cycloneive_lcell_comb \ALU|LessThan0~1 (
// Equation(s):
// \ALU|LessThan0~1_cout  = CARRY((\ALUMux|out[0]~81_combout  & !\RegisterFile|Mux31~0_combout ))

	.dataa(\ALUMux|out[0]~81_combout ),
	.datab(\RegisterFile|Mux31~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~1 .lut_mask = 16'h0022;
defparam \ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N2
cycloneive_lcell_comb \ALU|LessThan0~3 (
// Equation(s):
// \ALU|LessThan0~3_cout  = CARRY((\ALUMux|out[1]~80_combout  & (\RegisterFile|Mux30~0_combout  & !\ALU|LessThan0~1_cout )) # (!\ALUMux|out[1]~80_combout  & ((\RegisterFile|Mux30~0_combout ) # (!\ALU|LessThan0~1_cout ))))

	.dataa(\ALUMux|out[1]~80_combout ),
	.datab(\RegisterFile|Mux30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~3 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
cycloneive_lcell_comb \ALU|LessThan0~5 (
// Equation(s):
// \ALU|LessThan0~5_cout  = CARRY((\ALUMux|out[2]~73_combout  & ((!\ALU|LessThan0~3_cout ) # (!\RegisterFile|Mux29~0_combout ))) # (!\ALUMux|out[2]~73_combout  & (!\RegisterFile|Mux29~0_combout  & !\ALU|LessThan0~3_cout )))

	.dataa(\ALUMux|out[2]~73_combout ),
	.datab(\RegisterFile|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~5 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N6
cycloneive_lcell_comb \ALU|LessThan0~7 (
// Equation(s):
// \ALU|LessThan0~7_cout  = CARRY((\RegisterFile|Mux28~0_combout  & ((!\ALU|LessThan0~5_cout ) # (!\ALUMux|out[3]~74_combout ))) # (!\RegisterFile|Mux28~0_combout  & (!\ALUMux|out[3]~74_combout  & !\ALU|LessThan0~5_cout )))

	.dataa(\RegisterFile|Mux28~0_combout ),
	.datab(\ALUMux|out[3]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N8
cycloneive_lcell_comb \ALU|LessThan0~9 (
// Equation(s):
// \ALU|LessThan0~9_cout  = CARRY((\ALUMux|out[4]~79_combout  & ((!\ALU|LessThan0~7_cout ) # (!\RegisterFile|Mux27~0_combout ))) # (!\ALUMux|out[4]~79_combout  & (!\RegisterFile|Mux27~0_combout  & !\ALU|LessThan0~7_cout )))

	.dataa(\ALUMux|out[4]~79_combout ),
	.datab(\RegisterFile|Mux27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~9 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N10
cycloneive_lcell_comb \ALU|LessThan0~11 (
// Equation(s):
// \ALU|LessThan0~11_cout  = CARRY((\RegisterFile|Mux26~0_combout  & ((!\ALU|LessThan0~9_cout ) # (!\ALUMux|out[5]~56_combout ))) # (!\RegisterFile|Mux26~0_combout  & (!\ALUMux|out[5]~56_combout  & !\ALU|LessThan0~9_cout )))

	.dataa(\RegisterFile|Mux26~0_combout ),
	.datab(\ALUMux|out[5]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~11 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneive_lcell_comb \ALU|LessThan0~13 (
// Equation(s):
// \ALU|LessThan0~13_cout  = CARRY((\RegisterFile|Mux25~0_combout  & (\ALUMux|out[6]~78_combout  & !\ALU|LessThan0~11_cout )) # (!\RegisterFile|Mux25~0_combout  & ((\ALUMux|out[6]~78_combout ) # (!\ALU|LessThan0~11_cout ))))

	.dataa(\RegisterFile|Mux25~0_combout ),
	.datab(\ALUMux|out[6]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N14
cycloneive_lcell_comb \ALU|LessThan0~15 (
// Equation(s):
// \ALU|LessThan0~15_cout  = CARRY((\RegisterFile|Mux24~0_combout  & ((!\ALU|LessThan0~13_cout ) # (!\ALUMux|out[7]~55_combout ))) # (!\RegisterFile|Mux24~0_combout  & (!\ALUMux|out[7]~55_combout  & !\ALU|LessThan0~13_cout )))

	.dataa(\RegisterFile|Mux24~0_combout ),
	.datab(\ALUMux|out[7]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N16
cycloneive_lcell_comb \ALU|LessThan0~17 (
// Equation(s):
// \ALU|LessThan0~17_cout  = CARRY((\ALUMux|out[8]~54_combout  & ((!\ALU|LessThan0~15_cout ) # (!\RegisterFile|Mux23~0_combout ))) # (!\ALUMux|out[8]~54_combout  & (!\RegisterFile|Mux23~0_combout  & !\ALU|LessThan0~15_cout )))

	.dataa(\ALUMux|out[8]~54_combout ),
	.datab(\RegisterFile|Mux23~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N18
cycloneive_lcell_comb \ALU|LessThan0~19 (
// Equation(s):
// \ALU|LessThan0~19_cout  = CARRY((\RegisterFile|Mux22~0_combout  & ((!\ALU|LessThan0~17_cout ) # (!\ALUMux|out[9]~53_combout ))) # (!\RegisterFile|Mux22~0_combout  & (!\ALUMux|out[9]~53_combout  & !\ALU|LessThan0~17_cout )))

	.dataa(\RegisterFile|Mux22~0_combout ),
	.datab(\ALUMux|out[9]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N20
cycloneive_lcell_comb \ALU|LessThan0~21 (
// Equation(s):
// \ALU|LessThan0~21_cout  = CARRY((\RegisterFile|Mux21~0_combout  & (\ALUMux|out[10]~52_combout  & !\ALU|LessThan0~19_cout )) # (!\RegisterFile|Mux21~0_combout  & ((\ALUMux|out[10]~52_combout ) # (!\ALU|LessThan0~19_cout ))))

	.dataa(\RegisterFile|Mux21~0_combout ),
	.datab(\ALUMux|out[10]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N22
cycloneive_lcell_comb \ALU|LessThan0~23 (
// Equation(s):
// \ALU|LessThan0~23_cout  = CARRY((\RegisterFile|Mux20~0_combout  & ((!\ALU|LessThan0~21_cout ) # (!\ALUMux|out[11]~51_combout ))) # (!\RegisterFile|Mux20~0_combout  & (!\ALUMux|out[11]~51_combout  & !\ALU|LessThan0~21_cout )))

	.dataa(\RegisterFile|Mux20~0_combout ),
	.datab(\ALUMux|out[11]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
cycloneive_lcell_comb \ALU|LessThan0~25 (
// Equation(s):
// \ALU|LessThan0~25_cout  = CARRY((\RegisterFile|Mux19~0_combout  & (\ALUMux|out[12]~50_combout  & !\ALU|LessThan0~23_cout )) # (!\RegisterFile|Mux19~0_combout  & ((\ALUMux|out[12]~50_combout ) # (!\ALU|LessThan0~23_cout ))))

	.dataa(\RegisterFile|Mux19~0_combout ),
	.datab(\ALUMux|out[12]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N26
cycloneive_lcell_comb \ALU|LessThan0~27 (
// Equation(s):
// \ALU|LessThan0~27_cout  = CARRY((\ALUMux|out[13]~77_combout  & (\RegisterFile|Mux18~0_combout  & !\ALU|LessThan0~25_cout )) # (!\ALUMux|out[13]~77_combout  & ((\RegisterFile|Mux18~0_combout ) # (!\ALU|LessThan0~25_cout ))))

	.dataa(\ALUMux|out[13]~77_combout ),
	.datab(\RegisterFile|Mux18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~27 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N28
cycloneive_lcell_comb \ALU|LessThan0~29 (
// Equation(s):
// \ALU|LessThan0~29_cout  = CARRY((\RegisterFile|Mux17~0_combout  & (\ALUMux|out[14]~76_combout  & !\ALU|LessThan0~27_cout )) # (!\RegisterFile|Mux17~0_combout  & ((\ALUMux|out[14]~76_combout ) # (!\ALU|LessThan0~27_cout ))))

	.dataa(\RegisterFile|Mux17~0_combout ),
	.datab(\ALUMux|out[14]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~29 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N30
cycloneive_lcell_comb \ALU|LessThan0~31 (
// Equation(s):
// \ALU|LessThan0~31_cout  = CARRY((\ALUMux|out[15]~75_combout  & (\RegisterFile|Mux16~0_combout  & !\ALU|LessThan0~29_cout )) # (!\ALUMux|out[15]~75_combout  & ((\RegisterFile|Mux16~0_combout ) # (!\ALU|LessThan0~29_cout ))))

	.dataa(\ALUMux|out[15]~75_combout ),
	.datab(\RegisterFile|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~31 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N0
cycloneive_lcell_comb \ALU|LessThan0~33 (
// Equation(s):
// \ALU|LessThan0~33_cout  = CARRY((\ALUMux|out[16]~72_combout  & ((!\ALU|LessThan0~31_cout ) # (!\RegisterFile|Mux15~0_combout ))) # (!\ALUMux|out[16]~72_combout  & (!\RegisterFile|Mux15~0_combout  & !\ALU|LessThan0~31_cout )))

	.dataa(\ALUMux|out[16]~72_combout ),
	.datab(\RegisterFile|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~33 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N2
cycloneive_lcell_comb \ALU|LessThan0~35 (
// Equation(s):
// \ALU|LessThan0~35_cout  = CARRY((\RegisterFile|Mux14~0_combout  & ((!\ALU|LessThan0~33_cout ) # (!\ALUMux|out[17]~71_combout ))) # (!\RegisterFile|Mux14~0_combout  & (!\ALUMux|out[17]~71_combout  & !\ALU|LessThan0~33_cout )))

	.dataa(\RegisterFile|Mux14~0_combout ),
	.datab(\ALUMux|out[17]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N4
cycloneive_lcell_comb \ALU|LessThan0~37 (
// Equation(s):
// \ALU|LessThan0~37_cout  = CARRY((\RegisterFile|Mux13~0_combout  & (\ALUMux|out[18]~70_combout  & !\ALU|LessThan0~35_cout )) # (!\RegisterFile|Mux13~0_combout  & ((\ALUMux|out[18]~70_combout ) # (!\ALU|LessThan0~35_cout ))))

	.dataa(\RegisterFile|Mux13~0_combout ),
	.datab(\ALUMux|out[18]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N6
cycloneive_lcell_comb \ALU|LessThan0~39 (
// Equation(s):
// \ALU|LessThan0~39_cout  = CARRY((\RegisterFile|Mux12~0_combout  & ((!\ALU|LessThan0~37_cout ) # (!\ALUMux|out[19]~69_combout ))) # (!\RegisterFile|Mux12~0_combout  & (!\ALUMux|out[19]~69_combout  & !\ALU|LessThan0~37_cout )))

	.dataa(\RegisterFile|Mux12~0_combout ),
	.datab(\ALUMux|out[19]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N8
cycloneive_lcell_comb \ALU|LessThan0~41 (
// Equation(s):
// \ALU|LessThan0~41_cout  = CARRY((\ALUMux|out[20]~66_combout  & ((!\ALU|LessThan0~39_cout ) # (!\RegisterFile|Mux11~0_combout ))) # (!\ALUMux|out[20]~66_combout  & (!\RegisterFile|Mux11~0_combout  & !\ALU|LessThan0~39_cout )))

	.dataa(\ALUMux|out[20]~66_combout ),
	.datab(\RegisterFile|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~41 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N10
cycloneive_lcell_comb \ALU|LessThan0~43 (
// Equation(s):
// \ALU|LessThan0~43_cout  = CARRY((\ALUMux|out[21]~68_combout  & (\RegisterFile|Mux10~0_combout  & !\ALU|LessThan0~41_cout )) # (!\ALUMux|out[21]~68_combout  & ((\RegisterFile|Mux10~0_combout ) # (!\ALU|LessThan0~41_cout ))))

	.dataa(\ALUMux|out[21]~68_combout ),
	.datab(\RegisterFile|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~43 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N12
cycloneive_lcell_comb \ALU|LessThan0~45 (
// Equation(s):
// \ALU|LessThan0~45_cout  = CARRY((\RegisterFile|Mux9~0_combout  & (\ALUMux|out[22]~67_combout  & !\ALU|LessThan0~43_cout )) # (!\RegisterFile|Mux9~0_combout  & ((\ALUMux|out[22]~67_combout ) # (!\ALU|LessThan0~43_cout ))))

	.dataa(\RegisterFile|Mux9~0_combout ),
	.datab(\ALUMux|out[22]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N14
cycloneive_lcell_comb \ALU|LessThan0~47 (
// Equation(s):
// \ALU|LessThan0~47_cout  = CARRY((\RegisterFile|Mux8~0_combout  & ((!\ALU|LessThan0~45_cout ) # (!\ALUMux|out[23]~65_combout ))) # (!\RegisterFile|Mux8~0_combout  & (!\ALUMux|out[23]~65_combout  & !\ALU|LessThan0~45_cout )))

	.dataa(\RegisterFile|Mux8~0_combout ),
	.datab(\ALUMux|out[23]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N16
cycloneive_lcell_comb \ALU|LessThan0~49 (
// Equation(s):
// \ALU|LessThan0~49_cout  = CARRY((\RegisterFile|Mux7~0_combout  & (\ALUMux|out[24]~64_combout  & !\ALU|LessThan0~47_cout )) # (!\RegisterFile|Mux7~0_combout  & ((\ALUMux|out[24]~64_combout ) # (!\ALU|LessThan0~47_cout ))))

	.dataa(\RegisterFile|Mux7~0_combout ),
	.datab(\ALUMux|out[24]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N18
cycloneive_lcell_comb \ALU|LessThan0~51 (
// Equation(s):
// \ALU|LessThan0~51_cout  = CARRY((\RegisterFile|Mux6~0_combout  & ((!\ALU|LessThan0~49_cout ) # (!\ALUMux|out[25]~63_combout ))) # (!\RegisterFile|Mux6~0_combout  & (!\ALUMux|out[25]~63_combout  & !\ALU|LessThan0~49_cout )))

	.dataa(\RegisterFile|Mux6~0_combout ),
	.datab(\ALUMux|out[25]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N20
cycloneive_lcell_comb \ALU|LessThan0~53 (
// Equation(s):
// \ALU|LessThan0~53_cout  = CARRY((\ALUMux|out[26]~62_combout  & ((!\ALU|LessThan0~51_cout ) # (!\RegisterFile|Mux5~0_combout ))) # (!\ALUMux|out[26]~62_combout  & (!\RegisterFile|Mux5~0_combout  & !\ALU|LessThan0~51_cout )))

	.dataa(\ALUMux|out[26]~62_combout ),
	.datab(\RegisterFile|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~53 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N22
cycloneive_lcell_comb \ALU|LessThan0~55 (
// Equation(s):
// \ALU|LessThan0~55_cout  = CARRY((\ALUMux|out[27]~61_combout  & (\RegisterFile|Mux4~0_combout  & !\ALU|LessThan0~53_cout )) # (!\ALUMux|out[27]~61_combout  & ((\RegisterFile|Mux4~0_combout ) # (!\ALU|LessThan0~53_cout ))))

	.dataa(\ALUMux|out[27]~61_combout ),
	.datab(\RegisterFile|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~55 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N24
cycloneive_lcell_comb \ALU|LessThan0~57 (
// Equation(s):
// \ALU|LessThan0~57_cout  = CARRY((\ALUMux|out[28]~60_combout  & ((!\ALU|LessThan0~55_cout ) # (!\RegisterFile|Mux3~0_combout ))) # (!\ALUMux|out[28]~60_combout  & (!\RegisterFile|Mux3~0_combout  & !\ALU|LessThan0~55_cout )))

	.dataa(\ALUMux|out[28]~60_combout ),
	.datab(\RegisterFile|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N26
cycloneive_lcell_comb \ALU|LessThan0~59 (
// Equation(s):
// \ALU|LessThan0~59_cout  = CARRY((\RegisterFile|Mux2~0_combout  & ((!\ALU|LessThan0~57_cout ) # (!\ALUMux|out[29]~59_combout ))) # (!\RegisterFile|Mux2~0_combout  & (!\ALUMux|out[29]~59_combout  & !\ALU|LessThan0~57_cout )))

	.dataa(\RegisterFile|Mux2~0_combout ),
	.datab(\ALUMux|out[29]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N28
cycloneive_lcell_comb \ALU|LessThan0~61 (
// Equation(s):
// \ALU|LessThan0~61_cout  = CARRY((\RegisterFile|Mux1~0_combout  & (\ALUMux|out[30]~58_combout  & !\ALU|LessThan0~59_cout )) # (!\RegisterFile|Mux1~0_combout  & ((\ALUMux|out[30]~58_combout ) # (!\ALU|LessThan0~59_cout ))))

	.dataa(\RegisterFile|Mux1~0_combout ),
	.datab(\ALUMux|out[30]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N30
cycloneive_lcell_comb \ALU|LessThan0~62 (
// Equation(s):
// \ALU|LessThan0~62_combout  = (\ALUMux|out[31]~57_combout  & ((\ALU|LessThan0~61_cout ) # (!\RegisterFile|Mux0~0_combout ))) # (!\ALUMux|out[31]~57_combout  & (\ALU|LessThan0~61_cout  & !\RegisterFile|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\ALUMux|out[31]~57_combout ),
	.datac(gnd),
	.datad(\RegisterFile|Mux0~0_combout ),
	.cin(\ALU|LessThan0~61_cout ),
	.combout(\ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cycloneive_lcell_comb \ALU|O_out~55 (
// Equation(s):
// \ALU|O_out~55_combout  = (\Controller|ALUFunction[0]~0_combout  & ((\ALU|LessThan0~62_combout ))) # (!\Controller|ALUFunction[0]~0_combout  & (\ALU|LessThan1~62_combout ))

	.dataa(\Controller|ALUFunction[0]~0_combout ),
	.datab(gnd),
	.datac(\ALU|LessThan1~62_combout ),
	.datad(\ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\ALU|O_out~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~55 .lut_mask = 16'hFA50;
defparam \ALU|O_out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cycloneive_lcell_comb \ALU|O_out~56 (
// Equation(s):
// \ALU|O_out~56_combout  = (!\ALU|Equal3~0_combout  & ((\ALU|Equal4~0_combout  & (\ALU|O_out~55_combout )) # (!\ALU|Equal4~0_combout  & ((\RegisterFile|Mux31~0_combout )))))

	.dataa(\ALU|O_out~55_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\RegisterFile|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU|O_out~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~56 .lut_mask = 16'h2320;
defparam \ALU|O_out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cycloneive_lcell_comb \ALU|O_out[0]~58 (
// Equation(s):
// \ALU|O_out[0]~58_combout  = (\ALU|Equal2~1_combout  & ((\ALU|O_out~56_combout ) # ((\ALU|Equal3~0_combout  & \ALU|O_out~57_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out~57_combout ),
	.datad(\ALU|O_out~56_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[0]~58 .lut_mask = 16'hAA80;
defparam \ALU|O_out[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N30
cycloneive_lcell_comb \ALU|O_out[0]~59 (
// Equation(s):
// \ALU|O_out[0]~59_combout  = (\ALU|O_out[0]~58_combout ) # ((!\ALU|Equal2~1_combout  & \ALU|Add0~2_combout ))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~2_combout ),
	.datad(\ALU|O_out[0]~58_combout ),
	.cin(gnd),
	.combout(\ALU|O_out[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out[0]~59 .lut_mask = 16'hFF50;
defparam \ALU|O_out[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N8
cycloneive_io_ibuf \serial_in[0]~input (
	.i(serial_in[0]),
	.ibar(gnd),
	.o(\serial_in[0]~input_o ));
// synopsys translate_off
defparam \serial_in[0]~input .bus_hold = "false";
defparam \serial_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N8
cycloneive_io_ibuf \serial_valid_in~input (
	.i(serial_valid_in),
	.ibar(gnd),
	.o(\serial_valid_in~input_o ));
// synopsys translate_off
defparam \serial_valid_in~input .bus_hold = "false";
defparam \serial_valid_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N15
cycloneive_io_ibuf \serial_ready_in~input (
	.i(serial_ready_in),
	.ibar(gnd),
	.o(\serial_ready_in~input_o ));
// synopsys translate_off
defparam \serial_ready_in~input .bus_hold = "false";
defparam \serial_ready_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N24
cycloneive_lcell_comb \RegisterFile|registers~0 (
// Equation(s):
// \RegisterFile|registers~0_combout  = (!\ALU|O_out[2]~51_combout  & ((\ALU|O_out[3]~54_combout  & ((\serial_ready_in~input_o ))) # (!\ALU|O_out[3]~54_combout  & (\serial_valid_in~input_o ))))

	.dataa(\serial_valid_in~input_o ),
	.datab(\serial_ready_in~input_o ),
	.datac(\ALU|O_out[2]~51_combout ),
	.datad(\ALU|O_out[3]~54_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~0 .lut_mask = 16'h0C0A;
defparam \RegisterFile|registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N2
cycloneive_lcell_comb \RegisterFile|registers~1 (
// Equation(s):
// \RegisterFile|registers~1_combout  = (\RegisterFile|registers~0_combout ) # ((\serial_in[0]~input_o  & \DataMux|out[1]~8_combout ))

	.dataa(\serial_in[0]~input_o ),
	.datab(gnd),
	.datac(\DataMux|out[1]~8_combout ),
	.datad(\RegisterFile|registers~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~1 .lut_mask = 16'hFFA0;
defparam \RegisterFile|registers~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N10
cycloneive_lcell_comb \DataMemory|ser|Equal0~2 (
// Equation(s):
// \DataMemory|ser|Equal0~2_combout  = (\DataMemory|Equal1~6_combout  & ((\ALU|Equal2~1_combout  & ((\ALU|O_out[31]~2_combout ))) # (!\ALU|Equal2~1_combout  & (\ALU|Add0~64_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Add0~64_combout ),
	.datac(\ALU|O_out[31]~2_combout ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|Equal0~2 .lut_mask = 16'hE400;
defparam \DataMemory|ser|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
cycloneive_lcell_comb \RegisterFile|registers~2 (
// Equation(s):
// \RegisterFile|registers~2_combout  = (\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\DataMemory|Equal0~4_combout ) # ((\RegisterFile|registers~1_combout  & \DataMemory|ser|Equal0~2_combout )))) # 
// (!\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\RegisterFile|registers~1_combout  & ((\DataMemory|ser|Equal0~2_combout ))))

	.dataa(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\RegisterFile|registers~1_combout ),
	.datac(\DataMemory|Equal0~4_combout ),
	.datad(\DataMemory|ser|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~2 .lut_mask = 16'hECA0;
defparam \RegisterFile|registers~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
cycloneive_lcell_comb \RegisterFile|registers~3 (
// Equation(s):
// \RegisterFile|registers~3_combout  = (!\Controller|Equal4~0_combout  & ((\RegisterFile|registers~2_combout ) # ((\DataMemory|Equal1~7_combout  & \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\DataMemory|Equal1~7_combout ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\RegisterFile|registers~2_combout ),
	.datad(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~3 .lut_mask = 16'h3230;
defparam \RegisterFile|registers~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneive_lcell_comb \RegisterFile|registers~4 (
// Equation(s):
// \RegisterFile|registers~4_combout  = (!\reset~input_o  & ((\RegisterFile|registers~3_combout ) # ((\Controller|Equal4~0_combout  & \ALU|O_out[0]~59_combout ))))

	.dataa(\reset~input_o ),
	.datab(\Controller|Equal4~0_combout ),
	.datac(\ALU|O_out[0]~59_combout ),
	.datad(\RegisterFile|registers~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers~4 .lut_mask = 16'h5540;
defparam \RegisterFile|registers~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneive_lcell_comb \RegisterFile|registers[10][0]~feeder (
// Equation(s):
// \RegisterFile|registers[10][0]~feeder_combout  = \RegisterFile|registers~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][0]~feeder .lut_mask = 16'hFF00;
defparam \RegisterFile|registers[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N17
dffeas \RegisterFile|registers[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|registers[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegisterFile|registers[10][28]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|registers[10][0] .is_wysiwyg = "true";
defparam \RegisterFile|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N8
cycloneive_lcell_comb \DataMemory|ser|sbyte~0 (
// Equation(s):
// \DataMemory|ser|sbyte~0_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][0]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][0]~q )))))

	.dataa(\RegisterFile|registers[10][0]~q ),
	.datab(\reset~input_o ),
	.datac(\InstructionMemory|out [11]),
	.datad(\RegisterFile|registers[0][0]~q ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~0 .lut_mask = 16'h2320;
defparam \DataMemory|ser|sbyte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N8
cycloneive_lcell_comb \DataMemory|ser|sbyte[7]~1 (
// Equation(s):
// \DataMemory|ser|sbyte[7]~1_combout  = (\Controller|MemoryWE~0_combout  & (\ALU|O_out[3]~54_combout  & (\ALU|O_out[2]~51_combout  & \DataMemory|ser|Equal0~2_combout )))

	.dataa(\Controller|MemoryWE~0_combout ),
	.datab(\ALU|O_out[3]~54_combout ),
	.datac(\ALU|O_out[2]~51_combout ),
	.datad(\DataMemory|ser|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte[7]~1 .lut_mask = 16'h8000;
defparam \DataMemory|ser|sbyte[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N20
cycloneive_lcell_comb \DataMemory|ser|sbyte[7]~2 (
// Equation(s):
// \DataMemory|ser|sbyte[7]~2_combout  = (\reset~input_o ) # (\DataMemory|ser|sbyte[7]~1_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\DataMemory|ser|sbyte[7]~1_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte[7]~2 .lut_mask = 16'hFFCC;
defparam \DataMemory|ser|sbyte[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N9
dffeas \DataMemory|ser|sbyte[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[0] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N26
cycloneive_lcell_comb \DataMemory|ser|sbyte~3 (
// Equation(s):
// \DataMemory|ser|sbyte~3_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][1]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][1]~q )))))

	.dataa(\RegisterFile|registers[10][1]~q ),
	.datab(\InstructionMemory|out [11]),
	.datac(\RegisterFile|registers[0][1]~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~3 .lut_mask = 16'h00B8;
defparam \DataMemory|ser|sbyte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N27
dffeas \DataMemory|ser|sbyte[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[1] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N12
cycloneive_lcell_comb \DataMemory|ser|sbyte~4 (
// Equation(s):
// \DataMemory|ser|sbyte~4_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & ((\RegisterFile|registers[10][2]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][2]~q ))))

	.dataa(\RegisterFile|registers[0][2]~q ),
	.datab(\RegisterFile|registers[10][2]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~4 .lut_mask = 16'h00CA;
defparam \DataMemory|ser|sbyte~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N13
dffeas \DataMemory|ser|sbyte[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[2] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N30
cycloneive_lcell_comb \DataMemory|ser|sbyte~5 (
// Equation(s):
// \DataMemory|ser|sbyte~5_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][3]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][3]~q )))))

	.dataa(\RegisterFile|registers[10][3]~q ),
	.datab(\InstructionMemory|out [11]),
	.datac(\RegisterFile|registers[0][3]~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~5 .lut_mask = 16'h00B8;
defparam \DataMemory|ser|sbyte~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N31
dffeas \DataMemory|ser|sbyte[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[3] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N4
cycloneive_lcell_comb \DataMemory|ser|sbyte~6 (
// Equation(s):
// \DataMemory|ser|sbyte~6_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & (\RegisterFile|registers[10][4]~q )) # (!\InstructionMemory|out [11] & ((\RegisterFile|registers[0][4]~q )))))

	.dataa(\RegisterFile|registers[10][4]~q ),
	.datab(\RegisterFile|registers[0][4]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~6 .lut_mask = 16'h00AC;
defparam \DataMemory|ser|sbyte~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N5
dffeas \DataMemory|ser|sbyte[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[4] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N22
cycloneive_lcell_comb \DataMemory|ser|sbyte~7 (
// Equation(s):
// \DataMemory|ser|sbyte~7_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & ((\RegisterFile|registers[10][5]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][5]~q ))))

	.dataa(\RegisterFile|registers[0][5]~q ),
	.datab(\RegisterFile|registers[10][5]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~7 .lut_mask = 16'h00CA;
defparam \DataMemory|ser|sbyte~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N23
dffeas \DataMemory|ser|sbyte[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[5] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N24
cycloneive_lcell_comb \DataMemory|ser|sbyte~8 (
// Equation(s):
// \DataMemory|ser|sbyte~8_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & ((\RegisterFile|registers[10][6]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][6]~q ))))

	.dataa(\RegisterFile|registers[0][6]~q ),
	.datab(\RegisterFile|registers[10][6]~q ),
	.datac(\InstructionMemory|out [11]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~8 .lut_mask = 16'h00CA;
defparam \DataMemory|ser|sbyte~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N25
dffeas \DataMemory|ser|sbyte[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[6] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N14
cycloneive_lcell_comb \DataMemory|ser|sbyte~9 (
// Equation(s):
// \DataMemory|ser|sbyte~9_combout  = (!\reset~input_o  & ((\InstructionMemory|out [11] & ((\RegisterFile|registers[10][7]~q ))) # (!\InstructionMemory|out [11] & (\RegisterFile|registers[0][7]~q ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[0][7]~q ),
	.datac(\RegisterFile|registers[10][7]~q ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~9 .lut_mask = 16'h5044;
defparam \DataMemory|ser|sbyte~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N15
dffeas \DataMemory|ser|sbyte[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[7] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N9
dffeas \DataMemory|ser|write_en (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|write_en .is_wysiwyg = "true";
defparam \DataMemory|ser|write_en .power_up = "low";
// synopsys translate_on

assign serial_out[0] = \serial_out[0]~output_o ;

assign serial_out[1] = \serial_out[1]~output_o ;

assign serial_out[2] = \serial_out[2]~output_o ;

assign serial_out[3] = \serial_out[3]~output_o ;

assign serial_out[4] = \serial_out[4]~output_o ;

assign serial_out[5] = \serial_out[5]~output_o ;

assign serial_out[6] = \serial_out[6]~output_o ;

assign serial_out[7] = \serial_out[7]~output_o ;

assign serial_rden_out = \serial_rden_out~output_o ;

assign serial_wren_out = \serial_wren_out~output_o ;

endmodule
