Classic Timing Analyzer report for PQP
Thu May 16 20:12:48 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.260 ns                        ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[29]                             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 90.61 MHz ( period = 11.036 ns ) ; ControlUnit:ControlUnit|nextstate.Break_426 ; ControlUnit:ControlUnit|state.Break       ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ControlUnit:ControlUnit|nextstate.Rte_402 ; clock      ; clock    ; 59           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                           ;            ;          ; 59           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 90.61 MHz ( period = 11.036 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_426          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.639 ns                ;
; N/A                                     ; 92.30 MHz ( period = 10.834 ns )                    ; ControlUnit:ControlUnit|nextstate.And_448            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.538 ns                ;
; N/A                                     ; 97.11 MHz ( period = 10.298 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_437            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.617 ns                ;
; N/A                                     ; 97.66 MHz ( period = 10.240 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_533         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 98.72 MHz ( period = 10.130 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_483           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 98.79 MHz ( period = 10.122 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_520            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.535 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_380            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 100.95 MHz ( period = 9.906 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_509     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.614 ns                ;
; N/A                                     ; 102.33 MHz ( period = 9.772 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_474 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 102.40 MHz ( period = 9.766 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_369    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 102.44 MHz ( period = 9.762 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_559          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_391             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_402            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.69 MHz ( period = 9.034 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_496           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.79 MHz ( period = 9.026 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_546    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.82 MHz ( period = 9.024 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_461   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.94 MHz ( period = 9.014 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_415      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 127.67 MHz ( period = 7.833 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.637 ns                ;
; N/A                                     ; 127.96 MHz ( period = 7.815 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 128.25 MHz ( period = 7.797 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.34 MHz ( period = 7.792 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 128.42 MHz ( period = 7.787 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.583 ns                ;
; N/A                                     ; 128.55 MHz ( period = 7.779 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 129.23 MHz ( period = 7.738 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.537 ns                ;
; N/A                                     ; 129.53 MHz ( period = 7.720 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 129.58 MHz ( period = 7.717 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 130.09 MHz ( period = 7.687 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.483 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.476 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.467 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 130.70 MHz ( period = 7.651 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 130.70 MHz ( period = 7.651 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.455 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 130.80 MHz ( period = 7.645 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.443 ns                ;
; N/A                                     ; 130.82 MHz ( period = 7.644 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 130.87 MHz ( period = 7.641 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.430 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.438 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.395 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.390 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.381 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.380 ns                ;
; N/A                                     ; 132.17 MHz ( period = 7.566 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 132.35 MHz ( period = 7.556 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.307 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 132.49 MHz ( period = 7.548 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 132.52 MHz ( period = 7.546 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.348 ns                ;
; N/A                                     ; 132.57 MHz ( period = 7.543 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.340 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 132.78 MHz ( period = 7.531 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 132.80 MHz ( period = 7.530 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.317 ns                ;
; N/A                                     ; 133.05 MHz ( period = 7.516 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 133.10 MHz ( period = 7.513 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.313 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.307 ns                ;
; N/A                                     ; 133.19 MHz ( period = 7.508 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 133.24 MHz ( period = 7.505 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.303 ns                ;
; N/A                                     ; 133.35 MHz ( period = 7.499 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; 133.35 MHz ( period = 7.499 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 133.67 MHz ( period = 7.481 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 133.83 MHz ( period = 7.472 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.269 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.269 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 133.89 MHz ( period = 7.469 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.273 ns                ;
; N/A                                     ; 133.92 MHz ( period = 7.467 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.259 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 134.10 MHz ( period = 7.457 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.259 ns                ;
; N/A                                     ; 134.12 MHz ( period = 7.456 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 134.16 MHz ( period = 7.454 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.249 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.247 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.247 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.252 ns                ;
; N/A                                     ; 134.21 MHz ( period = 7.451 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.251 ns                ;
; N/A                                     ; 134.25 MHz ( period = 7.449 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.248 ns                ;
; N/A                                     ; 134.30 MHz ( period = 7.446 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.185 ns                ;
; N/A                                     ; 134.72 MHz ( period = 7.423 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 134.77 MHz ( period = 7.420 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 134.84 MHz ( period = 7.416 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.216 ns                ;
; N/A                                     ; 134.93 MHz ( period = 7.411 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 134.97 MHz ( period = 7.409 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.202 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.201 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 135.06 MHz ( period = 7.404 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.197 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.198 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 135.52 MHz ( period = 7.379 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 135.59 MHz ( period = 7.375 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 135.63 MHz ( period = 7.373 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.172 ns                ;
; N/A                                     ; 135.63 MHz ( period = 7.373 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.157 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 136.18 MHz ( period = 7.343 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 136.30 MHz ( period = 7.337 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.131 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 136.54 MHz ( period = 7.324 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 136.54 MHz ( period = 7.324 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 136.54 MHz ( period = 7.324 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.112 ns                ;
; N/A                                     ; 136.76 MHz ( period = 7.312 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.114 ns                ;
; N/A                                     ; 136.99 MHz ( period = 7.300 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.097 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.090 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.31 MHz ( period = 7.283 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.078 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.076 ns                ;
; N/A                                     ; 137.36 MHz ( period = 7.280 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.075 ns                ;
; N/A                                     ; 137.38 MHz ( period = 7.279 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 137.40 MHz ( period = 7.278 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 137.42 MHz ( period = 7.277 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 137.42 MHz ( period = 7.277 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.078 ns                ;
; N/A                                     ; 137.49 MHz ( period = 7.273 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.058 ns                ;
; N/A                                     ; 137.65 MHz ( period = 7.265 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 7.065 ns                ;
; N/A                                     ; 137.67 MHz ( period = 7.264 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 137.91 MHz ( period = 7.251 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 138.08 MHz ( period = 7.242 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.046 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.998 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 138.27 MHz ( period = 7.232 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.028 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.019 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.029 ns                ;
; N/A                                     ; 138.48 MHz ( period = 7.221 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.014 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.007 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_402            ; clock      ; clock    ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllWriteReg_369    ; clock      ; clock    ; None                       ; None                       ; 0.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_533         ; clock      ; clock    ; None                       ; None                       ; 0.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_461   ; clock      ; clock    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_546    ; clock      ; clock    ; None                       ; None                       ; 0.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_402            ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_496           ; clock      ; clock    ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_509     ; clock      ; clock    ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_402            ; clock      ; clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_402            ; clock      ; clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_402            ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_496           ; clock      ; clock    ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_426          ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_520            ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_448            ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_380            ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_415      ; clock      ; clock    ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_391             ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_520            ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_380            ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_496           ; clock      ; clock    ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_448            ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_391             ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_402            ; clock      ; clock    ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_509     ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_474 ; clock      ; clock    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_448            ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_509     ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_426          ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_380            ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_448            ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_448            ; clock      ; clock    ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_437            ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_520            ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_559          ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_520            ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_448            ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_380            ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_426          ; clock      ; clock    ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_391             ; clock      ; clock    ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_426          ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_437            ; clock      ; clock    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_426          ; clock      ; clock    ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_559          ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_426          ; clock      ; clock    ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_437            ; clock      ; clock    ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_520            ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_380            ; clock      ; clock    ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_496           ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_520            ; clock      ; clock    ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_380            ; clock      ; clock    ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_391             ; clock      ; clock    ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_496           ; clock      ; clock    ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_496           ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_391             ; clock      ; clock    ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_437            ; clock      ; clock    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_391             ; clock      ; clock    ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_437            ; clock      ; clock    ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_437            ; clock      ; clock    ; None                       ; None                       ; 2.905 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.260 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.242 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.144 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.114 ns  ; Registrador:B|Saida[5]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.108 ns  ; Registrador:A|Saida[5]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.065 ns  ; Registrador:B|Saida[0]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.029 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.021 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.003 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.971 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.884 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.872 ns  ; Registrador:B|Saida[4]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.800 ns  ; Registrador:A|Saida[2]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.750 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.742 ns  ; Registrador:B|Saida[2]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.689 ns  ; Registrador:B|Saida[3]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.585 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.580 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.576 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.567 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.550 ns  ; Registrador:A|Saida[4]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.550 ns  ; Registrador:B|Saida[7]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.549 ns  ; Registrador:B|Saida[1]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.548 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.528 ns  ; Registrador:A|Saida[3]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.509 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.474 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.469 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.467 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.456 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.450 ns  ; Registrador:A|Saida[1]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.449 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.447 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.439 ns  ; Registrador:B|Saida[5]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.433 ns  ; Registrador:A|Saida[5]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.398 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.390 ns  ; Registrador:B|Saida[0]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.382 ns  ; Registrador:A|Saida[0]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.358 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.354 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.353 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.351 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.346 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.328 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.328 ns  ; Registrador:B|Saida[5]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.322 ns  ; Registrador:A|Saida[5]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.321 ns  ; Registrador:B|Saida[5]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.315 ns  ; Registrador:A|Saida[5]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.296 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.282 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.279 ns  ; Registrador:B|Saida[0]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.276 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.272 ns  ; Registrador:B|Saida[0]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.252 ns  ; Registrador:B|Saida[5]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.246 ns  ; Registrador:A|Saida[5]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.243 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.236 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.235 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.217 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.214 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.210 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.209 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.205 ns  ; Registrador:A|Saida[6]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.203 ns  ; Registrador:B|Saida[0]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.197 ns  ; Registrador:B|Saida[4]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.196 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.185 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.178 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.167 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.162 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.159 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.144 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.141 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.125 ns  ; Registrador:A|Saida[2]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.101 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.098 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.098 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.092 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.091 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.086 ns  ; Registrador:B|Saida[4]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.082 ns  ; Registrador:B|Saida[6]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.079 ns  ; Registrador:B|Saida[4]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.075 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.068 ns  ; Registrador:B|Saida[5]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.067 ns  ; Registrador:B|Saida[2]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.062 ns  ; Registrador:A|Saida[5]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.060 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.046 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.019 ns  ; Registrador:B|Saida[0]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.016 ns  ; Registrador:B|Saida[5]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.015 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.014 ns  ; Registrador:B|Saida[3]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.014 ns  ; Registrador:A|Saida[2]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.010 ns  ; Registrador:B|Saida[4]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.010 ns  ; Registrador:A|Saida[5]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.007 ns  ; Registrador:A|Saida[2]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.983 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.975 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.969 ns  ; Registrador:A|Saida[7]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.967 ns  ; Registrador:B|Saida[0]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.964 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.957 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.957 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; Registrador:B|Saida[2]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.949 ns  ; Registrador:B|Saida[2]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.941 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; Registrador:A|Saida[2]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.931 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.925 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.923 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.905 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.905 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.903 ns  ; Registrador:B|Saida[3]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.901 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.896 ns  ; Registrador:B|Saida[3]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.888 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.880 ns  ; Registrador:B|Saida[2]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; Registrador:A|Saida[4]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; Registrador:B|Saida[7]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.874 ns  ; Registrador:B|Saida[1]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.873 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.873 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.861 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.853 ns  ; Registrador:A|Saida[3]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.838 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.834 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.827 ns  ; Registrador:B|Saida[3]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.826 ns  ; Registrador:B|Saida[4]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.820 ns  ; Registrador:B|Saida[11]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.808 ns  ; Registrador:PC|Saida[8]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; Registrador:B|Saida[8]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.794 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.790 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.787 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.786 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.775 ns  ; Registrador:A|Saida[1]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.774 ns  ; Registrador:B|Saida[4]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.772 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.764 ns  ; Registrador:A|Saida[4]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.764 ns  ; Registrador:B|Saida[7]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.763 ns  ; Registrador:B|Saida[1]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.763 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.762 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.761 ns  ; Registrador:A|Saida[9]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.757 ns  ; Registrador:A|Saida[4]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.757 ns  ; Registrador:B|Saida[7]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.756 ns  ; Registrador:B|Saida[1]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.755 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.754 ns  ; Registrador:A|Saida[2]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.742 ns  ; Registrador:A|Saida[3]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.735 ns  ; Registrador:A|Saida[3]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.733 ns  ; Registrador:B|Saida[5]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; Registrador:A|Saida[5]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.723 ns  ; Registrador:A|Saida[12]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.723 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.718 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.716 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.714 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.709 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.707 ns  ; Registrador:A|Saida[0]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.704 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.702 ns  ; Registrador:A|Saida[2]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.696 ns  ; Registrador:B|Saida[2]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; Registrador:A|Saida[4]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; Registrador:B|Saida[7]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.687 ns  ; Registrador:B|Saida[1]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.684 ns  ; Registrador:B|Saida[0]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.678 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.669 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.666 ns  ; Registrador:A|Saida[3]                      ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.664 ns  ; Registrador:A|Saida[1]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.661 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.658 ns  ; Registrador:B|Saida[9]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.657 ns  ; Registrador:A|Saida[1]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.654 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.648 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.647 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; Registrador:B|Saida[2]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.643 ns  ; Registrador:B|Saida[3]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.640 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.622 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.614 ns  ; Registrador:PC|Saida[9]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.611 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.601 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.598 ns  ; Registrador:A|Saida[10]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.596 ns  ; Registrador:A|Saida[0]                      ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.591 ns  ; Registrador:B|Saida[3]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.590 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.589 ns  ; Registrador:A|Saida[0]                      ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.588 ns  ; Registrador:A|Saida[1]                      ; ALUResult[24] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 16 20:12:47 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_391" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_415" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_402" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_559" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_426" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_533" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_483" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_448" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_437" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_520" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_461" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_496" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_380" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_546" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_369" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_474" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_509" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector31~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~0" as buffer
Info: Clock "clock" has Internal fmax of 90.61 MHz between source register "ControlUnit:ControlUnit|nextstate.Break_426" and destination register "ControlUnit:ControlUnit|state.Break" (period= 11.036 ns)
    Info: + Longest register to register delay is 0.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Break_426'
        Info: 2: + IC(0.330 ns) + CELL(0.309 ns) = 0.639 ns; Loc. = LCFF_X24_Y24_N15; Fanout = 53; REG Node = 'ControlUnit:ControlUnit|state.Break'
        Info: Total cell delay = 0.309 ns ( 48.36 % )
        Info: Total interconnect delay = 0.330 ns ( 51.64 % )
    Info: - Smallest clock skew is -4.789 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.948 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.123 ns) + CELL(0.618 ns) = 2.948 ns; Loc. = LCFF_X24_Y24_N15; Fanout = 53; REG Node = 'ControlUnit:ControlUnit|state.Break'
            Info: Total cell delay = 1.482 ns ( 50.27 % )
            Info: Total interconnect delay = 1.466 ns ( 49.73 % )
        Info: - Longest clock path from clock "clock" to source register is 7.737 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.239 ns) + CELL(0.712 ns) = 2.815 ns; Loc. = LCFF_X24_Y24_N31; Fanout = 9; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.710 ns) + CELL(0.357 ns) = 3.882 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr10~2'
            Info: 4: + IC(0.228 ns) + CELL(0.225 ns) = 4.335 ns; Loc. = LCCOMB_X23_Y24_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0'
            Info: 5: + IC(1.641 ns) + CELL(0.000 ns) = 5.976 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0clkctrl'
            Info: 6: + IC(1.415 ns) + CELL(0.346 ns) = 7.737 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Break_426'
            Info: Total cell delay = 2.504 ns ( 32.36 % )
            Info: Total interconnect delay = 5.233 ns ( 67.64 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 59 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:InstructionRegister|Instr15_0[4]" and destination pin or register "ControlUnit:ControlUnit|nextstate.Rte_402" for clock "clock" (Hold time is 3.62 ns)
    Info: + Largest clock skew is 4.665 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.383 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.239 ns) + CELL(0.712 ns) = 2.815 ns; Loc. = LCFF_X24_Y24_N31; Fanout = 9; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.710 ns) + CELL(0.357 ns) = 3.882 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr10~2'
            Info: 4: + IC(0.228 ns) + CELL(0.225 ns) = 4.335 ns; Loc. = LCCOMB_X23_Y24_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0'
            Info: 5: + IC(1.641 ns) + CELL(0.000 ns) = 5.976 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0clkctrl'
            Info: 6: + IC(1.354 ns) + CELL(0.053 ns) = 7.383 ns; Loc. = LCCOMB_X23_Y24_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Rte_402'
            Info: Total cell delay = 2.211 ns ( 29.95 % )
            Info: Total interconnect delay = 5.172 ns ( 70.05 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.718 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.236 ns) + CELL(0.618 ns) = 2.718 ns; Loc. = LCFF_X23_Y24_N9; Fanout = 9; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[4]'
            Info: Total cell delay = 1.482 ns ( 54.53 % )
            Info: Total interconnect delay = 1.236 ns ( 45.47 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y24_N9; Fanout = 9; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X23_Y24_N8; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr10~0'
        Info: 3: + IC(0.364 ns) + CELL(0.346 ns) = 0.951 ns; Loc. = LCCOMB_X23_Y24_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Rte_402'
        Info: Total cell delay = 0.587 ns ( 61.72 % )
        Info: Total interconnect delay = 0.364 ns ( 38.28 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[29]" through register "ControlUnit:ControlUnit|state.Addi" is 16.260 ns
    Info: + Longest clock path from clock "clock" to source register is 2.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.123 ns) + CELL(0.618 ns) = 2.948 ns; Loc. = LCFF_X24_Y24_N19; Fanout = 65; REG Node = 'ControlUnit:ControlUnit|state.Addi'
        Info: Total cell delay = 1.482 ns ( 50.27 % )
        Info: Total interconnect delay = 1.466 ns ( 49.73 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.218 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y24_N19; Fanout = 65; REG Node = 'ControlUnit:ControlUnit|state.Addi'
        Info: 2: + IC(1.134 ns) + CELL(0.272 ns) = 1.406 ns; Loc. = LCCOMB_X27_Y26_N10; Fanout = 3; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux28~0'
        Info: 3: + IC(0.815 ns) + CELL(0.346 ns) = 2.567 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 2.838 ns; Loc. = LCCOMB_X25_Y24_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 5: + IC(0.218 ns) + CELL(0.053 ns) = 3.109 ns; Loc. = LCCOMB_X25_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 3.372 ns; Loc. = LCCOMB_X25_Y24_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~7'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y24_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~8'
        Info: 8: + IC(0.851 ns) + CELL(0.154 ns) = 4.640 ns; Loc. = LCCOMB_X27_Y27_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~9'
        Info: 9: + IC(1.018 ns) + CELL(0.053 ns) = 5.711 ns; Loc. = LCCOMB_X34_Y31_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~11'
        Info: 10: + IC(0.220 ns) + CELL(0.053 ns) = 5.984 ns; Loc. = LCCOMB_X34_Y31_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~13'
        Info: 11: + IC(0.225 ns) + CELL(0.053 ns) = 6.262 ns; Loc. = LCCOMB_X34_Y31_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~15'
        Info: 12: + IC(0.213 ns) + CELL(0.053 ns) = 6.528 ns; Loc. = LCCOMB_X34_Y31_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~16'
        Info: 13: + IC(0.533 ns) + CELL(0.053 ns) = 7.114 ns; Loc. = LCCOMB_X36_Y31_N26; Fanout = 3; COMB Node = 'Ula32:ULA|Mux2~1'
        Info: 14: + IC(4.142 ns) + CELL(1.962 ns) = 13.218 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'ALUResult[29]'
        Info: Total cell delay = 3.211 ns ( 24.29 % )
        Info: Total interconnect delay = 10.007 ns ( 75.71 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 321 megabytes
    Info: Processing ended: Thu May 16 20:12:48 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


