--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.839(R)|      SLOW  |   -3.549(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.279(R)|      SLOW  |   -2.003(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.635(R)|      SLOW  |   -2.268(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.565(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO1                      |        13.059(R)|      SLOW  |         8.317(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        10.964(R)|      SLOW  |         6.921(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.854(R)|      SLOW  |         6.831(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.672(R)|      SLOW  |         6.400(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.714(R)|      SLOW  |         6.416(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.675(R)|      SLOW  |         6.741(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        16.113(R)|      SLOW  |        10.277(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        16.666(R)|      SLOW  |        10.633(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        16.183(R)|      SLOW  |        10.350(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        17.673(R)|      SLOW  |        11.280(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        17.838(R)|      SLOW  |        11.433(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        17.726(R)|      SLOW  |        11.397(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.151(R)|      SLOW  |        10.354(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.324(R)|      SLOW  |        10.466(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        15.948(R)|      SLOW  |        10.206(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.307(R)|      SLOW  |        10.423(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        15.961(R)|      SLOW  |        10.267(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        15.857(R)|      SLOW  |        10.133(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.613(R)|      SLOW  |        10.591(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        16.042(R)|      SLOW  |        10.274(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        15.834(R)|      SLOW  |        10.126(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        15.874(R)|      SLOW  |        10.196(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.666(R)|      SLOW  |        11.376(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        17.798(R)|      SLOW  |        11.399(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        18.431(R)|      SLOW  |        11.783(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        18.795(R)|      SLOW  |        12.017(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        15.897(R)|      SLOW  |        10.164(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        15.917(R)|      SLOW  |        10.179(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        15.760(R)|      SLOW  |        10.082(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        19.005(R)|      SLOW  |        12.127(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        17.953(R)|      SLOW  |        11.446(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.121(R)|      SLOW  |         6.039(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         7.936(R)|      SLOW  |         5.229(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.356(R)|      SLOW  |         6.045(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.974(R)|      SLOW  |         5.342(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.623(R)|      SLOW  |         5.341(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |         9.991(R)|      SLOW  |         6.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |         9.991(R)|      SLOW  |         6.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.747(R)|      SLOW  |         6.921(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.747(R)|      SLOW  |         6.951(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.086(R)|      SLOW  |         6.238(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.105(R)|      SLOW  |         7.252(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.105(R)|      SLOW  |         7.615(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.681(R)|      SLOW  |         4.691(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.133(R)|      SLOW  |         4.685(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.133(R)|      SLOW  |         4.960(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.080(R)|      SLOW  |         4.077(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.972(R)|      SLOW  |         4.397(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.158(R)|      SLOW  |         4.308(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.217(R)|      SLOW  |         3.950(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.592(R)|      SLOW  |         6.629(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         7.735(R)|      SLOW  |         4.222(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         7.740(R)|      SLOW  |         3.838(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         9.727(R)|      SLOW  |         4.431(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.443(R)|      SLOW  |         4.135(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         9.673(R)|      SLOW  |         5.019(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.769(R)|      SLOW  |         5.751(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         8.977(R)|      SLOW  |         3.943(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         7.900(R)|      SLOW  |         3.933(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.219(R)|      SLOW  |         4.237(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         9.470(R)|      SLOW  |         4.081(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         8.977(R)|      SLOW  |         4.233(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         9.470(R)|      SLOW  |         4.473(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.184(R)|      SLOW  |         4.485(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.182(R)|      SLOW  |         4.488(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.039(R)|      SLOW  |         5.866(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.851(R)|      SLOW  |         5.132(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        11.224(R)|      SLOW  |         7.182(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.831|         |         |         |
RESET          |   22.658|   22.658|   22.677|   22.677|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   13.238|         |         |         |
GPIFII_PCLK_IN |    9.158|         |         |         |
RESET          |    7.378|    7.378|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.630|         |
RESET          |         |         |    1.802|    1.802|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   11.327|
---------------+---------------+---------+


Analysis completed Tue Nov  8 16:03:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



