// Seed: 1525789526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
  assign id_4 = -1;
endmodule
module module_3 (
    output tri1 id_0,
    output tri1 id_1,
    input tri1 id_2 id_8,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output tri id_6
);
  assign id_3 = id_2;
  module_2 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_5,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
