[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras.RASStack: ras_top_mismatch,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                17575
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                  252
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                 1105
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_cancel,                  806
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                 3671
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,               269787
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                  118
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                 2182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                  418
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,              6228466
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,              4113870
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,              2725440
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                35410
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,              2760850
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored,              2565091
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,               195759
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                  142
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1526
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,            140239816
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                 4582
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,            140239810
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                  468
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.metaArray: meta_refill_num,                53787
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: utilization,             44212447
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_000,             11952244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: waitInstr,             12704282
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: stall_cycle,              2170201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                 2351
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_010,                24774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sum,             31508159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              3487532
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               320970
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_mean,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               525126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               565496
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               479459
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               363709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               335883
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_0_1,              5657733
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               286686
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                  610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nuke_rollback,                 7988
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,               272753
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nack_rollabck,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,               359703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_1_2,               304014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: utilization,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               324981
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                 1331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sum,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                  173
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               223615
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_2_3,               501454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               223064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_3_4,               541538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                  889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,               175659
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_4_5,               458711
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,               181251
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                  394
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_5_6,               339623
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,               169233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_6_7,              4173944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,               151766
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sum,             31508159
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,               123094
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_mean,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,               134991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sampled,              6319284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,               116860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,               124416
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,               111893
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_1_2,               304014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_2_3,               501454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_3_4,               541538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,               106504
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,               113154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_4_5,               458711
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_5_6,               339623
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_6_7,              4173944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,               133113
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq,               125575
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,               110835
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sum,             44212441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromBOP,                31780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_mean,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromSMS,                84822
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromTP,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,               107084
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq,               125575
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,               155508
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromBOP,                31780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,               137158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,               116406
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromSMS,                84822
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromTP,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,               120521
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,             11975374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_0_1,              3487532
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                97065
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: exHalf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_1_2,               320970
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                87054
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: empty,             11977018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                 1413
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_2_3,               525126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,               289383
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_3_4,               565496
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCycle,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,               268512
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCnt,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_4_5,               479459
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,               212846
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_5_6,               363709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,               198488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_success,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_6_7,              6234725
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_blocked,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                 1260
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,               154812
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: uncache_full_rollback,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                  230
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_valid,              1221861
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: recovery_stall,               751286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: control_recovery_stall,               714546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,               108438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_block,                85569
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,                92317
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: mem_violation_recovery_stall,                36712
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                88643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_fire_first_issue,              1136292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: other_recovery_stall,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_lsq_fire_first_issue,               152717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                74319
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: in,             30324686
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_ldu_fire_first_issue,              1136292
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                55365
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: utilization,             42422816
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                  167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                22875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: waitInstr,             12220463
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_fast_replay_issue,               105333
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                27246
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_dispatch,              1974912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                17232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_dcache,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                11042
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success,              1232313
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_int,                93161
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_walk,               101486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed,               205832
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success_once,              1112308
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                12957
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed_once,                23984
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sum,             30202347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              1877841
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_forward_tl_d_channel,                85632
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                  338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_fire,                43803
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_mean,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_software_prefetch_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,              2566106
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                  399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              3487532
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_fire,                88948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_blocked,                 5128
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_total,                50279
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                  327
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_valid,              1438145
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                  247
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,              2017047
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_0_1,              5886299
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: ibuffer_IDWidth_hvButNotFull,              2164546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire,              1388796
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_1_2,               293592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_2_3,               492918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire_first_issue,              1093580
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_3_4,               526819
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_4_5,               441211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_5_6,               439450
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss,                13854
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_6_7,              3896728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exception_num,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss_first_issue,                13666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: flush_pipe_num,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sum,             30202347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_idle,             11225732
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_mean,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,               226065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sampled,              6090718
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                21826
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_walk,               189791
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_dly_err,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_valid,              1388796
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire,              1361889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_idle,               189791
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,               221821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_1_2,               293592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire_first_issue,              1069436
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_2_3,               492918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_2,               234939
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_3_4,               526819
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_walk,               371704
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_4_5,               441211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,               296006
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_5_6,               439450
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,               134691
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss,               187943
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_first_issue,                58354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_6_7,              3896728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_real_miss_first_issue,                58354
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sum,             42422810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_mean,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: clock_cycle,             11977018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: utilization,           1000627219
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_full_forward,               625873
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_full_forward,                76947
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,               313393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_can,                53085
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_chan_or_mshr,                68610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sum,           1000627165
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: utilization,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_2,               382030
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                15157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sum,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                16216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_0_1,              3658969
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                 4292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_1_2,               343016
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                 1779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_2_3,               584339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                19035
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_3_4,               615707
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                15797
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_4_5,               516144
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_1,              2007972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch,                42658
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_mean,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_ignored,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_5_6,               553633
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_2,              1045661
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_0_1,             11976992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_6_7,              5705209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                 6213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_3,              2118522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_1_2,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: move_instr_count,              2248193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_fire,                88948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_overflow,                89420
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_miss,                39788
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_hit,                 2870
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: fused_lui_load_instr_count,                43362
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_4,              2505920
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_2_3,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                 1763
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_6,              1423177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_0_1,               770351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: enq,              5624101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_1_2,                87135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_8,              1016707
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                41261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                20592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq,               454925
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_2_3,                63270
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_fire,               250457
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_3_4,                53593
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_4_5,                66387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq_block,                42519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_5_6,                57324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_6_7,               103374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_accept,                39788
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_forward_req,                78112
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_channel_D,                52958
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_7_8,                56137
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sum,             66774235
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                 8925
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_rar_nack,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_mshr,                15475
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                  453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                 2265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_mean,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                17104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_12,               270475
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                18140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_overflow,                11098
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                 6400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                 1854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,              3798060
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                 2014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,              1010747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                13353
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_18,               883987
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,               859627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                  930
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,               794750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_raw_nack,                 1466
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_8_9,                63079
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_9_10,                68754
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_nuke,                  359
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_20,               704597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,               718499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                 2359
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: rollback,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                   90
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_mem_amb,                15862
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 3538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,               680804
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,               606103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: empty,             11976993
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_req,                32249
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_tlb_miss,                85517
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_10_11,                77298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_try,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_bank_conflict,                 6338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train,                35490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                13607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: in,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_replay,                 4337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_cross_page,                 3241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                  976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out_try,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_req,               151038
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,               455375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_req,                38662
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                 2308
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,               388853
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_forward_fail,               138540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                  571
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_11_12,                70192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                36935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_12_13,                93702
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_13_14,                68637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_14_15,                72884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                97716
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_15_16,                75130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_fire,               177894
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_16_17,                80109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_17_18,                83244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                 3297
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_18_19,               101959
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_primary,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_miss,               227040
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,               330875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_19_20,                73718
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_hint_wakeup,                74786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,               259728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 2005
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_20_21,                80563
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_fire,                72563
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,               235750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                13793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireblock_req,                38662
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,               242418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_21_22,                81134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_valid,              3226994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_22_23,               121736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             11975369
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_23_24,                80232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             11872705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_24_25,                99387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_25_26,                80952
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  633
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                  789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,               197635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_req,                31995
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                 2351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,               187903
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_req,                31645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,               150449
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                97660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_using_replacement,               197367
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                38592
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                22489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_block,               155464
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                  170
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_26_27,                85935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,             11871057
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_27_28,                88131
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_28_29,                98084
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                23211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                13213
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_fire_first_issue,              3071530
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_lsq_fire_first_issue,               150246
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                 9375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_29_30,                92067
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_30_31,               108741
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_31_32,                94727
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,               770555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,              2471021
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                18074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                  114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_bank_conflict,               182342
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_ldu_fire_first_issue,              3071530
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l2,                 7893
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                 2177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_16_17,               117181
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l1,                23752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                13216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_17_18,               103013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_from_prefetched_line,                 2898
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                35643
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                18392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_fast_replay_issue,               134366
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                12058
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_32_33,                91434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                 1269
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_stall_by_mainpipe,                  184
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                  676
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_stall_by_mainpipe,                  179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                 2242
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_18_19,                83321
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                 6880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_dcache,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_19_20,                74630
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,               224711
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,              2379037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                13598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                22045
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_33_34,                95658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_34_35,                91305
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,               832938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: utilization,           1916302085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success,              3058668
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                18392
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                  145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed,               324861
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success_once,              2946207
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                15609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                21860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed_once,               125323
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_forward_tl_d_channel,                85401
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                12703
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                  151
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_fire,                27387
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_20_21,                63163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,               195448
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                10468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_first_read_from_prefetched_line,                 2897
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_35_36,                98587
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                46455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_36_37,               100187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: can_not_send_acquire_because_of_merging_store,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             11953806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_37_38,                98901
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                  490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                  197
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             11051198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_software_prefetch_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_blocked,                22154
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_total,                50279
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_valid,              3383528
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire,              3262480
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                17764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_38_39,                87960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_39_40,                90845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_40_41,                90965
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                  140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 4643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_41_42,                95213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                   93
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_fire,               145126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                11404
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire_first_issue,              2956588
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                 1102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss,                47236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,             11027987
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_stall,                10210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_42_43,                95881
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_43_44,                98569
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_21_22,                50129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_22_23,                40570
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_23_24,                39175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_stall_by_mainpipe,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_24_25,                38801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_4_5,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_req,               143182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_44_45,                91621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_45_46,                95351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_46_47,                91521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             11975369
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_47_48,               101345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_48_49,                95009
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_49_50,                96353
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_50_51,                95963
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             11872705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_5_6,                48458
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_req,                38121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_6_7,                  612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireblock_req,                38121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,             11872072
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_51_52,                91183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  396
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_25_26,                35093
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_52_53,                90020
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_53_54,                98501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_54_55,                82644
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit_filter,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                20412
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_req,              1438145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                 6344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss_first_issue,                47045
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                17764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_7_8,                 1140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_26_27,                33063
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_req,                25801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_8_9,                  486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_27_28,                23014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_req,                32125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_28_29,                26821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l2,                 8119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_9_10,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: can_not_send_acquire_because_of_merging_store,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                  136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_55_56,                87536
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_56_57,                89116
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                14595
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_57_58,                86018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_58_59,                79801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                 2444
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_fire,               145126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             11879357
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                15516
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                22658
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_29_30,                20067
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_stall,                10210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_59_60,                84568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                  885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                  400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_fire,                88947
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_60_61,                80049
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_dly_err,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_valid,              3262479
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                13291
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire,              3200467
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                18562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire_first_issue,              2897030
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                12259
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                 1291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss,               302762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,               128816
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_61_62,                82045
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l1,                24006
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_10_11,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_stall_by_mainpipe,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_30_31,                15338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_11_12,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_12_13,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_31_32,                17598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_13_14,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_14_15,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_stall_by_mainpipe,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_32_33,                16870
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_15_16,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_first_issue,               188798
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_real_miss_first_issue,               188798
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                 6990
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_full_forward,               883721
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_full_forward,               200647
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: dirRead_cnt,               179047
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_33_34,                19309
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: choose_busy_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_34_35,                22994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_16_17,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_35_36,                33135
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_can,                52886
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                18561
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_17_18,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_s1_kill,                68112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                  168
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_62_63,                81882
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                  384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                  764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_63_64,                74953
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                  140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_64_65,                73995
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                  169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_all,                88947
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_65_66,                69529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_66_67,                73294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_all,             13745756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_67_68,                73790
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type1,                 2085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_68_69,                72543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             11953806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_69_70,                68574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type1,               281272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_70_71,                71221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type2,                16125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_71_72,                68223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type2,              2056068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             11051198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_72_73,                67098
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,             11046555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type3,                 3211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 2784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_73_74,                68642
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type3,               450898
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                   90
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_74_75,                66068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                 1643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_75_76,                62789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_76_77,                61958
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type4,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                  322
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_77_78,                56794
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type4,                 1158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_78_79,                56373
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit_way,              1240778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,               110949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                 7827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,              9207059
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                12585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                15669
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                21941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_chan_or_mshr,                68262
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_36_37,                23524
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_18_19,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_1: part_tag_read_counter,              2105275
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_19_20,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_37_38,                25917
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_2: part_tag_read_counter,              1438145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_20_30,                 2523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                  115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_79_80,                56736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_80_81,                56545
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type5,                18613
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_5: part_data_read_counter,              4248108
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                12441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                10255
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_30_40,                  154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_40_50,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_38_39,                20709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_50_60,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_39_40,                19459
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_60_70,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_40_41,                18065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_70_80,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_41_42,                14899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_80_90,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type5,              3081994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                 2794
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_81_82,                52527
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type6,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_82_83,                56253
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type6,                13213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_83_84,                64443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,               815041
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_84_85,                50915
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_85_86,                53795
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,               128816
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                20301
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type7,                 3046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_86_87,                51284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                  168
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type7,               320889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                19621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,              9109399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                74804
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                 5640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit,              1196148
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                13981
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss,               173885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                10510
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_succeed,              1196148
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss_or_conflict,               173885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                22355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: actual_ld_fast_wakeup,              1032564
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                76261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                 4805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_90_100,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_100_110,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_valid,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_110_120,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_fire,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_120_130,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_42_43,                18555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_130_140,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_valid,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_43_44,                 9622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_140_150,                  245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_87_88,                45484
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 3840
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type8,                20220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_88_89,                49422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_89_90,                47880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                  764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_90_91,                48637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type8,              3541568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                  595
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_91_92,                47918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                  112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_92_93,                46222
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_93_94,                41836
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_94_95,                44245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_95_96,                42675
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_96_97,                39786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_44_45,                 7477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_150_160,                  265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_fire,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_97_98,                43392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type9,                23058
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_98_99,                42872
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type9,              3648771
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_99_100,                39044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type10,                 2300
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_100_101,                42345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type10,               341934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: ideal_ld_fast_wakeup,              1161053
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                12722
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1558
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch,                26686
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_101_102,                37351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type11,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_102_103,                36986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type11,                 2632
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                13171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type12,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                  112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type12,                 5359
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                 2023
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_103_104,                40521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_104_105,                41625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                17550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                 9400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_105_106,                35616
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                  782
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_ignored,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_valid,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_miss,                26686
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,               101012
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_106_107,                39352
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                  310
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_107_108,                35547
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_108_109,                32740
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_109_110,                36647
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,              1837477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_45_46,                 5980
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_160_170,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                18466
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_accept,                26686
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                17845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_forward_req,                77937
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                11499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_channel_D,                52746
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_mshr,                15339
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: rollback,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                45695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_46_47,                 6223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_170_180,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_fire,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_110_111,                34880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_111_112,                33771
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,               815041
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,              1872165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_112_113,                38244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                20301
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_113_114,                32518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                 5077
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_114_115,                31179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_115_116,                32451
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                35672
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                16461
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_116_117,                32337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 2332
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_117_118,                30310
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_118_119,                35200
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,              1261604
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_119_120,                29144
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,              1279423
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_120_121,                31784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                 1432
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                  492
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_121_122,                32004
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                  195
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_122_123,                32555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_valid,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                  140
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                 1103
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                 6377
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.fpBusyTable: busy_count,             33835978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                80730
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                 5635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer.freeList: empty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                  836
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                12831
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_fire,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_180_190,                 1095
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                17844
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                15565
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_190_200,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                39097
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_200_210,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_47_48,                15726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                32722
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                 2883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_123_124,                29859
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                18521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_210_220,                 1133
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                18321
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_124_125,                33154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access2,               928850
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_125_126,                30335
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access2,               941486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss2,                 1811
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_126_127,                31278
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss2,                13339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                 2337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                 5418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_220_230,                   95
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_230_240,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                65518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_127_128,                36056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_128_129,                31163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                 4036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,               879360
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_129_130,                29596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                23211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_130_131,                33409
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 4621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_131_132,                26560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,              3071464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_132_133,                28709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,              3359065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                50366
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_133_134,                31933
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                51453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_134_135,                28160
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,              1775517
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,               101012
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,              2061388
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                30100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_135_136,                23953
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                 1023
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_136_137,                26473
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_137_138,                23415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                31188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,              1136272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                  124
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,              1394294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sum,              3679949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                 1937
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                 1147
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                   81
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                   81
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                49590
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,               242070
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                30421
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_valid,              1902655
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_block,               127117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_fire_first_issue,              1775538
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_lsq_fire_first_issue,               151962
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_ldu_fire_first_issue,              1775538
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_fast_replay_issue,               133940
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_dcache,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success,              1834443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed,               270832
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                 6427
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_138_139,                24296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                14383
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_139_140,                23963
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_140_141,                23485
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_141_142,                22197
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                14948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_142_143,                24904
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success_once,              1701191
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                14606
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access3,                 4598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_143_144,                21757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                  292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                  120
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_count,                50787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed_once,                74347
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_forward_tl_d_channel,                85332
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_fire,                43835
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_software_prefetch_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_blocked,                 5119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_total,                50279
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_valid,              2105275
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire,              2030949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_144_145,                23087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_145_146,                23126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                 2439
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_146_147,                21245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_147_148,                21578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss3,                 2438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                  399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_148_149,                22397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                  884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                40922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_149_150,                21792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                  381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                 1089
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                  138
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_150_151,                20772
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                  662
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_151_152,                21001
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                  415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_152_153,                19360
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_250_260,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_block,                 1304
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire_first_issue,              1708317
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_153_154,                19934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                25599
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_154_155,                19889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_155_156,                19206
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss,                28657
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss_first_issue,                28476
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state0,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state1,                50034
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,               229033
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_270_280,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                  103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,              9253050
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_dly_err,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_valid,              2030948
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire,              1991860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire_first_issue,              1672268
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             11879357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,              2038550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,               484507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,              9207059
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,               144447
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,              9194618
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                47599
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                 6857
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_156_157,                19350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                82073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_157_158,                18552
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,               879360
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_158_159,                17622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_159_160,                17283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss,               242398
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state3,                  674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,                86018
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                 6647
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                 2178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_first_issue,               113986
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_real_miss_first_issue,               113986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 5241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                 1212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                  474
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_8_9,                  194
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_9_10,                  133
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_10_11,                  188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state4,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_300_320,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,                81093
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_full_forward,               704074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_0,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_160_161,                18799
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_primary,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_161_162,                18082
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                23211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_162_163,                17888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_2,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                 6885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_11_12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              2604305
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_320_340,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             11975928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_163_164,                18239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                18590
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_164_165,                16244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 2781
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             11890588
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_165_166,                18501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                  687
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                 1042
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_166_167,                17446
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_340_360,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,               423561
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_360_380,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util0,             11268414
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,               217363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util0,             11928146
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_380_400,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util0,             11351653
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_400_420,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_4,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_full_forward,               131864
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_5,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_420_440,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util1,               386764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,             11889499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_12_13,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                92609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_13_14,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,               274518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util1,                48872
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_440_460,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util1,               356778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_460_480,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,               256410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util2,               265756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_480_500,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_9_0,                95244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_500_600,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util2,               221789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util3,                30111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_10_0,                90855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_600_700,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_700_800,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util3,                24960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_800_900,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_11_0,               636307
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_900_1000,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util4,                18035
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_12_0,               321436
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sum,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_can,                53040
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_167_168,                16477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,              3110136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                11408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                 2968
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                 2968
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                  919
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                  919
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,               242374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,               242374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_0,                55220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util4,                15008
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,               953136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                 2791
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                 7965
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_168_169,                18801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_0,                55220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                76734
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_13_0,               176054
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,               477991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util5,                 4997
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_0,                22521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                77197
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_chan_or_mshr,                68550
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_stall_out,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,               477991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,              1589735
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_14_0,                52234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,              1589735
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                  614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                 2591
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_169_170,                18963
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_0_1,             11976999
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch,                42674
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_ignored,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util5,                 4438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,             15965905
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util6,                 2941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,              1480174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sum,              3662511
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,              1484579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util6,                 2392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,               967487
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_count,                48872
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,               950172
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_cycle,               625365
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,               325081
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: blocked_in,                 1304
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,              9972906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_miss,                38889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_1_2,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_0,                22521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                 1855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_170_171,                16949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,               208355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                 1052
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,               396683
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,              1206640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,               388571
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,               427240
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_0,                57711
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_hit,                 3785
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,               123737
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,               183787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                82685
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,               117084
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_0,                57711
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                  258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,               114802
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                44022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_fire,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                33957
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                22087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              2604305
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                92609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                11945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                22573
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                 8126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                22027
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                 5256
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_valid,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                 7664
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_fire,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                 3106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_valid,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                 3869
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                81201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                 3769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                 2222
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                 1315
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_171_172,                19867
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_172_173,                17991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_accept,                38889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                 1550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                 6241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                 4960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_forward_req,                77998
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_173_174,                17885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_174_175,                16665
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,               290103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                  244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_175_176,                16655
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_176_177,                15456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_fire,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                 1207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                15941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_177_178,                15491
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_channel_D,                52895
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_mshr,                15467
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: rollback,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_178_179,                17320
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                  806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: utilization,             26096822
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                  638
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_179_180,                17276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                  718
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_valid,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                  702
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                  627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_fire,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_16_17,                  467
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_valid,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_17_18,                  280
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sum,             26096821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: can_not_send_acquire_because_of_merging_store,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_180_181,                15067
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_181_182,                14447
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             11969052
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_182_183,                14964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             11975928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                 6261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             11655038
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_mean,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                  252
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_18_19,                  223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_19_20,                  232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_20_21,                  172
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_183_184,                15272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                 1637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_184_185,                14726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             11890588
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_185_186,                14774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,             11890050
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,             11647073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_186_187,                16149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  346
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_187_188,                14569
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access,              3005534
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_21_22,                  186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_22_23,                  179
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                  118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_188_189,                13949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_23_24,                  156
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: hit,              2972836
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_24_25,                  139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_189_190,                15788
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_190_191,                14387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_191_192,                15243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_192_193,                15641
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              2574357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_193_194,                15869
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_overflow,                  116
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_0_1,              5054340
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_1_2,              1293987
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_2_3,              1180377
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access0,               268871
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_25_26,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                  347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,               220216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_194_195,                13991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                  560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_195_196,                15566
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_196_197,                14801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                  393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_197_198,                15375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_198_199,                16780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                  109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                 4276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                97660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_199_200,                13039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                 1108
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_3_4,              1247424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_4_5,               965257
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_5_6,               816241
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                  554
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access1,                50762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                12410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_26_27,                  138
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_6_7,               556867
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sum,               569813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_7_8,               286457
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access2,                31982
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_27_28,                  131
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access3,                49811
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_28_29,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_29_30,                   76
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access4,               105747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_8,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_30_31,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access5,                54152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_31_32,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access6,               134399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_8,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_32_33,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access7,                55961
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_33_34,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                  181
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_200_201,                14660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_201_202,                15219
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_202_203,                13291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_8_9,               210400
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                  120
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_34_35,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access8,                59285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_9,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_35_36,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access9,                35001
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_9_10,               139498
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_10_11,               104875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_9,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_36_37,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access10,                46954
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access11,               140110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access12,                78201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access13,                50668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_203_204,                13624
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access14,                45846
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_204_205,                14388
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             11969052
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,             11421853
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_205_206,                12488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_11_12,                61776
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,               540683
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_12_13,                34088
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                  153
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_206_207,                13764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             11655038
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,             11653401
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_207_208,                12701
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                14331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                  971
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_208_209,                12438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                80855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                  139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                  741
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                  508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                 1933
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access15,               209728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                 1138
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_209_210,                13465
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                  289
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access16,                75878
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access17,                51349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access18,               175531
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_210_211,                12021
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_211_212,                14188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_212_213,                15725
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                  107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_13_14,                21474
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_14_15,                 3468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,               220216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_213_214,                11130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                  560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_214_215,                11686
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                  978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                  393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access19,               114703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access20,               128365
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access21,                58316
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,             24653292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access22,                32462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,               809201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access23,                38040
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access24,                54294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                  284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_215_216,                12729
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                   79
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               236095
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_216_217,                12004
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access25,                51121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access26,                53960
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_15_16,                  488
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 5701
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_217_218,                11860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access27,                41325
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access28,                42390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access29,                45322
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              2574357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_218_219,                11820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_219_220,                11748
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: full,               726504
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  981
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access30,                41411
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: exHalf,               365667
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: empty,              5054340
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                97660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: in,             15766459
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out,             15594725
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out_try,             18206453
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_220_221,                13298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_221_222,                11338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: fake_block,               397751
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                85250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                 6856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_222_223,                10743
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                 2256
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access31,                56039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                15089
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_223_224,                14536
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_224_225,                12405
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                   79
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                84251
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access32,                67908
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access33,                68683
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_225_226,                12329
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                 3109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_226_227,                10988
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_227_228,                13747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access34,                65078
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: utilization,             22259307
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                 1089
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_228_229,                12494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_229_230,                17236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_230_231,                13405
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sum,             22259307
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_231_232,                13285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                 3232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                  870
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_232_233,                12339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_233_234,                14925
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                  121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access35,                92300
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_234_235,                19853
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_235_236,                22190
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access36,               134086
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access37,                78499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                 6880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access38,                80123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access39,                79443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access40,                61342
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_236_237,                13106
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access41,                50473
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_237_238,                19056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_238_239,                18505
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                  244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,              1559070
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access42,               113162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_overflow,                11277
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_0_1,              6548596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                 1156
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access43,                94990
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sum,              1484579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access44,                62670
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access45,               146009
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_1_2,              1310387
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_2_3,               928500
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                   73
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_239_240,                15505
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access46,                67944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access47,                73908
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill0,                  333
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_overflow,              1484579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill1,                  326
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_3_4,               654982
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_4_5,               538284
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_5_6,               618175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                 4080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill2,                  402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill3,                  428
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill4,                  362
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_6_7,               432150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_240_241,                12800
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                91902
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill5,                  366
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_241_242,                16776
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_7_8,               202998
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill6,                  448
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,              1792330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_242_243,                15306
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_243_244,                16370
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill7,                  408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,              2494337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_244_245,                14069
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               236095
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_245_246,                17526
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 5701
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_246_247,                11840
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                 4720
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                84251
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill8,                  461
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_8_9,               201466
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,               135000
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_9_10,               106028
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_10_11,                32869
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_11_12,               131114
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_12_13,               115782
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_13_14,                80835
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             11976991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_14_15,                42128
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                 1089
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_15_16,                32723
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: full,               702448
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             11972833
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: exHalf,               541479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill9,                  452
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill10,                  435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,              2616712
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: empty,              6548597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                  560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: in,             11557203
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,               380167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_247_248,                12802
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                  339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                  785
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill11,                  447
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_248_249,                13371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out,             11422634
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out_try,             15269932
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: fake_block,               296508
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill12,                  461
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                21178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,             11972807
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill13,                  471
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                58828
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill14,                  402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill15,                  396
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,              2997664
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_249_250,                11338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_250_251,                14399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_251_252,               125458
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill16,                  476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                78143
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_252_253,               139513
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                  347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                  392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                  599
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               306033
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                  216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1386
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_253_254,               105840
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                 3353
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_254_255,               106873
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill17,                  432
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               541091
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 7965
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill18,                  453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_255_256,               181404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                37433
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: full,               672317
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill19,                  343
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                78967
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill20,                  352
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                 1622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exHalf,              2738313
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: empty,               770351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                  786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitUop,             19913631
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_primary,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstr,             20000011
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMove,              1499175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                32650
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMoveElim,              1499175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                 2780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrFused,                86386
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             11976625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoad,              4547884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrBranch,              4468391
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             11938014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                  252
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                  761
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill21,                  356
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrStore,              3129437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill22,                  482
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,             11937622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                 1507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill23,                  539
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                  547
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: writeback,            591116523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkInstr,              2727443
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                 4281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkCycle,               561495
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                 1106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitNormalCycle,               456475
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitBranchCycle,               367469
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                  556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitLoadCycle,              4190454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                  177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitStoreCycle,               268102
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill24,                  623
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,               185537
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill25,                  696
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: robHeadPC,    22489966556374938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill26,                  531
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                70511
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill27,                  657
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                47365
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_instr_cnt,              1130883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                  120
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                18504
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill28,                  658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                 1391
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill29,                  656
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_dispatch,              1434552
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill30,                  629
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs,              2958928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_select,              4011606
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_issue,              1134088
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                  374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill31,                  626
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                  763
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_execute,              2261766
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               306033
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                  341
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill32,                 1617
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs_execute,              7407460
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_commit,             27108372
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_instr_cnt,                22797
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 7965
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             11976991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_dispatch,                31806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                 6343
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                16453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill33,                 1555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                12624
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill34,                 1627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                33401
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill35,                 1623
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                  971
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                  185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs,                32513
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             11976625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                  365
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                17426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill36,                 1508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                 1426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill37,                 1551
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_select,               521403
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             11938014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_issue,                22797
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,             11937762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill38,                 1659
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_execute,               167283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs_execute,               711483
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                  237
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                  182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                  923
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                  977
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_commit,               214904
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                 3119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                 1174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                74820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill39,                 1680
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                  527
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill40,                 1640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                17048
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                12327
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill41,                 1741
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,               144190
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill42,                 1658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                40585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill43,                 1598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                 6245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill44,                 1669
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                19769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill45,                 1725
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                 1576
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill46,                 1492
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                  652
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                  922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill47,                 1472
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                  624
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                  185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count0,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                11064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_0,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                 8291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count1,                46182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                29784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_1,                 1042
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             11972833
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_instr_cnt,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                 3462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,             11972814
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_dispatch,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                  109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             11973898
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_select,                  338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                15404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_by_mq,                  426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_issue,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             11820344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_execute,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                 2276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util0,             11246612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util1,               486244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                  926
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util2,               212452
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util3,                19770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                  400
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util4,                 9280
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util5,                 1907
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util6,                  747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_commit,                  597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util7,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_instr_cnt,             11043552
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_cycle,               730406
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_dispatch,             14267952
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,             11817225
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs,             13701895
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_select,             91340569
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_issue,              9544377
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_execute,              9544377
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs_execute,            110429323
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_commit,            238443278
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_instr_cnt,              3129437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,               239551
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_count,                56225
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_dispatch,              4573258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs,             10033326
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,               106703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                 1165
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,               230102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_select,              9672891
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,               103753
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                 9449
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                 2950
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                 4115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault1,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                 2039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                 1220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_issue,              3129437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                  441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_execute,             15657367
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                  266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs_execute,             28459695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                  150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                 3462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_commit,             75786579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_instr_cnt,                  189
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                  109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_dispatch,                10679
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs,                  267
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count,                91037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,              6632045
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_select,                  189
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             11973898
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_issue,                  189
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_execute,                  378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs_execute,                  756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_commit,                  201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             11820344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                88864
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count_filtered,                41057
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,             11819455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                 5334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_count,                41056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_instr_cnt,              4547884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                  911
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_cycle,             86855226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,               195567
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_resp_count,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_resp_count,                46182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                23921
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_dispatch,              5808102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs,             12040352
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_select,             26443993
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                32722
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: inflight_cycle,             11964896
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                39097
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter0,             11114826
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                49590
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter1,               785728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                65518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter2,                64271
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                34404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter3,                 9069
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter4,                 2298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                61709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_issue,              4802243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_execute,             29113839
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs_execute,             60360075
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                38217
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_commit,             93236726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                32215
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter5,                  535
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                37007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter6,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                  527
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                76748
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                 1844
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter7,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                  245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  329
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                 5418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter8,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter9,                  107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                18321
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                 6427
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_instr_cnt,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_dispatch,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                30421
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                 2111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_select,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_issue,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_execute,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs_execute,                   79
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_commit,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_instr_cnt,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_dispatch,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                  882
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                11242
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                  297
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                  165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_select,                  227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_issue,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_execute,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                38217
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                 4756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                18036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                57141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                32090
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                  257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                76748
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_commit,                  276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                  147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                61942
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                  182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                 1844
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_dispatch,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                72215
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                 1165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                 1515
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                79726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_select,                  212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                25848
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                50082
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_issue,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute,                  236
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                36430
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_commit,                  284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,              2186391
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                89231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                  185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                16197
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                  209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_instr_cnt,                37354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                  286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,               150428
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_dispatch,                47636
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                  154
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                 8333
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs,                92424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                 2050
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_select,               444118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 3119
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                 4381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_issue,                37354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                12245
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                27736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  881
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_execute,               112062
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs_execute,               593534
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                  572
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,               134157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_commit,               695084
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_instr_cnt,                 1507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_dispatch,                46296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             11976731
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs,                 3014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_select,                 1507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             11948137
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_issue,                 1507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_execute,                28732
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                15575
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                  185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs_execute,                31746
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,             11947851
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_commit,                 1507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: total_prefetch,                45706
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                12081
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_hit_prefetch,                 4618
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                 4882
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 4132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                 8376
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_miss_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: good_prefetch,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,               105574
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                 1221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                18020
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: bad_prefetch,                  805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                  440
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                  266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                 9015
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                  151
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                 3988
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                   79
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                12993
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                86512
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                14942
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth32,             11977018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                10452
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth128,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth256,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                 3726
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth512,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,               150428
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: trigger_disable,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                 8216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                23378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: prefetch_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                  299
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 3119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                 2238
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                21899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             11976731
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                32063
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             11948137
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,             11947952
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                28508
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                  527
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                48798
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                  568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                26234
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                44809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                  204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                25794
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                45239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,               283155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                 6849
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                 2562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                 3677
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                13448
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                 1618
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                 8174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                 2941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                24415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                55362
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                 1136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                 2079
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 4132
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                13542
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                44461
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_primary,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                21393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             11976449
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                56764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             11919383
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                28135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                49792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                  371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                36813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,             11918815
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                51101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                30598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,              1301048
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                65854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                17614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                10789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_has_invalid_way_but_select_valid_way,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_using_replacement,                19469
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                 4285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                11110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,               283155
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                 3677
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,                84899
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                 1839
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                19046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,             26989963
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                 9793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_3: part_data_read_counter,              4129832
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                 3363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                28308
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_4: part_data_read_counter,              4279656
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             11976449
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                12616
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_0: part_data_read_counter,              5370732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                86605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_1: part_data_read_counter,              4400844
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             11977000
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                  286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             11919383
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                  182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,             11919012
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_2: part_data_read_counter,              3792080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                17143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray: tag_read_counter,              7503681
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                11733
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             11975110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                 4343
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,               136156
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                  261
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                 9753
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: dirRead_cnt,               204236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                81699
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: choose_busy_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                18375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: dirRead_cnt,               196856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,             11975093
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: choose_busy_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                10231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                 3810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                11954
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                20557
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                  264
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                16216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                 6980
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                15157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                15797
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                19035
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                20592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                41261
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                18140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                17104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                 1779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                28308
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                 4292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                 1763
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                  286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                 6213
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                 2265
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                 8925
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                 1854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                 6400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                25852
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                10431
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                30610
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: same_cycle_update_pf_flag,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                11003
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              6926949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                53803
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             11977000
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                15714
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useless_prefetch,                44896
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                28476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useful_prefetch,                  810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                12405
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             11975110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,               505529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_prefetch_hit,                 4618
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                36283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,             11975101
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_load_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                 6980
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                14179
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_fire,               264470
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_muti_fire,                99451
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_enq_req,               420739
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_req,               168261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_but_not_fire,                54068
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              6926949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                 7557
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                 3007
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                 9629
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                41613
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_using_replacement,               330938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,                14768
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                 9121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                 2731
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,               179705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                56498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                 8378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                69517
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                18111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                 7918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                  568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit_filter,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                 3452
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,              3383529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                13645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               186147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                40881
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                  364
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,              3052590
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                15359
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                 9144
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                 3134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                 9349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                16529
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                13353
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,              2947334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                 2014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,               250046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                13607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,              2947334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,               250046
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                 3538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,              2889129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                13793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,              2865689
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                 2005
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                13216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_using_replacement,               258972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                 2177
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,               200516
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                 3821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                 2359
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                 3820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit_filter,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,              2105275
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                  930
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                 2308
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               114567
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                  976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,              1846303
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                 2351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                56498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                  789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                  568
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                 2242
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                  204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                  676
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                  261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,              1780989
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                17199
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,               209718
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,              1780989
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                 1338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                19180
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,               209718
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                 1054
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,              1607622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                17351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                 1308
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,              1730026
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                  263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                17263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                  933
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,               136009
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                18537
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                82628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                  186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                13875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 1873
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                  116
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                  996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,               667432
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                19451
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                33779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                 7674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                 2662
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                  372
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                 8863
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                20234
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             11976831
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,               275013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             11956822
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                13988
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                 9875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                  123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                 7578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                 2698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                 9108
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                18659
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                14039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                 7813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,             11956636
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                 2652
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                81918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                 8878
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                 3845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                18196
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                13732
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                32587
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                 7507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                 1896
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                 2630
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                 8855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                16430
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                 1262
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             11976831
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             11956822
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                11022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,             11956699
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                  830
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                   93
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 1873
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                 7323
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                  615
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                 1051
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                 5462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                  414
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                 3809
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                  297
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: io_refill,               137159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: total_prefetch_en,                  810
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                 2735
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: useful_prefetch_en,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: late_prefetch_en,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: demand_miss_en,               260546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                  210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: cache_pollution_en,                22102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                 2019
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall,                  239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,              3103966
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                  148
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,              7238370
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                  752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,              1130867
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall_for_noSpace,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,              1629983
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,               273226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_toReqArb_stall,                 1242
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,               103253
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  803
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_buf_full,                53969
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                38127
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  739
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: NewDataNestC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,               205255
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                95104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall,                  201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                33763
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall_for_noSpace,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                  233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay.freeList: empty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,                 8978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                12468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_toReqArb_stall,                  912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,               206488
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_buf_full,                44695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,               117639
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,            162688169
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: NewDataNestC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,            162688158
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                 1051
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromSMS,                93420
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                39987
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromBOP,                32249
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,               210071
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromTP,                  445
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,                89630
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,                 6087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: acquire_fire_from_pipereg,               137159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                65488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                 1393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                 1057
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                 1505
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: pipereg_valid,               218692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_primary,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,               218692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                34529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_SMS_other_overlapped,                  530
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,               215536
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,                35221
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_0,               136008
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,              3332116
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,               101116
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               451866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                37671
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               448581
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,               210821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_1,                80958
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               429306
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                93685
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               350833
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_2,                43921
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                38196
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               345364
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,               221330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                  998
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,               110724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               321390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                34263
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,               137178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             11976265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_load_allocate,               122083
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                85095
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               261837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,               214596
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,               293425
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                79805
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                30894
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_store_allocate,                14266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             11908519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_amo_allocate,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,               206141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  446
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                87134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                81501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,               150280
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,               334499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                31826
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,               230665
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,               214807
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               257088
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,               108818
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,               245423
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                34825
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,               289369
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid,              1808339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                19823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid_not_ready,              1808339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                  660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,               226100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                  186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,               192996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,               212735
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,               206030
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                93422
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,               176157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                32851
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,               169220
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,               147110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,               204924
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,               122791
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                90820
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                31690
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,               124780
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,               211989
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,               141048
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,                88721
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,               168907
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,               178212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                36884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,               119234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,               203926
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,               143544
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                90875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,               111856
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                35288
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,               118321
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                  121
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,               112224
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,               205372
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,               101445
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                98876
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                80313
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                38178
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                93325
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,             11907767
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                  810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                83482
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,               209750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                58571
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                63592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,               117459
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,                87006
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: memSetPattenDetected,                50818
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,            186340225
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                  437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,              5308889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                75465
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                35064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_not_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,              5308889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_valid,              1873673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire,              1873673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,                  769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              8480801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,              2468036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,               203164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                63252
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                87006
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                57691
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                93479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire_first_issue,              1838985
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                35323
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                31862
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                49346
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,               219860
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success,              1818496
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,               764625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed,                55177
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                51226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                93964
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                49400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                33985
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                40224
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,               207753
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                  273
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success_once,              1784371
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed_once,                54614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,               124096
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                40922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                42850
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_valid,              1808339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                20945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                14488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,               123849
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                40026
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                45318
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                47101
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,               205514
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                56533
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire,              1744582
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                13347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire_first_issue,              1740539
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                32499
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,               119779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                39871
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                38598
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                50608
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss_first_issue,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,               204119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                67167
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                38635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                  171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             11976265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                65501
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                37827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                94490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                23687
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                19207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                33385
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                35632
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             11908519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                23331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                 8306
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,             11908073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                 7294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,               205891
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                30578
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                28091
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                88170
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                65533
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                33602
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                89909
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,               213797
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,               155442
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,               104749
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,              1651642
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                36726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,              3332116
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,               213544
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  406
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                99253
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                33881
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                 4198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                 2643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                19823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                 4543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,               210035
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                 2017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                 1549
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                  186
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,            162688169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,                96074
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                  769
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,             17366892
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                34776
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,            145321789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,               215248
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                85045
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                32063
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                   93
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                  288
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                30550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                21899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                32445
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                 8174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              8480802
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                12669
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,               202453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,              5308889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                 1618
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                92891
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,             11188355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_valid,             15269932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_fire,             11422634
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                44809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                34013
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                26234
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,               213211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                24415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,               101642
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                38796
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_valid,             15819415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,                  769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              8480801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                 2941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,              2468036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                36326
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_fire,             15506923
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,              5714642
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,               211479
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                45239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,               102134
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                25794
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                34546
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                13542
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,               210072
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                94217
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,               764625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,               124096
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                34851
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                 2079
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_6,                13400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                31494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_6,                 9167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_6,                 4228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,              1426944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_7,                 2474
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_7,                 1821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                20272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_7,                  653
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                  471
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_8,                 4692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count,                64382
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,               207532
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count_filtered,                 4068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                88266
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_count,                 4068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                 1635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_8,                  912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                16150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_8,                 3774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count,                68438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_full,                27672
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_cycle,             42048015
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count_filtered,                 1649
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                  252
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_half,              1289519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                40922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                20945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_count,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_resp_count,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                34604
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_resp_count,                46182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,               214676
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                95809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: inflight_cycle,             11964884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_empty,              8346969
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_cycle,                54413
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                14488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter0,             11870775
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_resp_count,                 1635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                13347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                35666
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter1,                99915
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                19207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_enq,              2687086
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_resp_count,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_deq,              3227355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: inflight_cycle,                55820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_0,              8692610
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter2,                 4311
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_0,              9277965
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter0,             11921198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_0,              9289932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             11976891
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter1,                53691
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_1,                42455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter2,                 2109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             11960363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                 8306
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter3,                 1100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                 7294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter4,                  786
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                 4198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_1,               111874
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter3,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_1,               110053
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                 2643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter5,                  100
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,               212134
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               627416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter6,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_10,               298214
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               582427
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter7,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                44989
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,               553259
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count,                 5169
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                33100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count_filtered,                 1058
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                15576
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_count,                 1058
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_10,               378145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                 4543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                 2017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                17524
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                 1549
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_cycle,             41729408
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sum,              4734595
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_10,               378399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,             11960237
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_11,                51585
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                64231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_resp_count,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                26663
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_resp_count,                46182
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_11,                27463
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: inflight_cycle,             11690917
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_11,                24202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_overflow,                  751
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_0_1,              8763210
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_100,              1388275
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter0,             11962686
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                12669
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_1_2,              2440415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_2_3,               529199
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter1,                14305
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                13528
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter2,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                57222
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                 7774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                88477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,               100988
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_3_4,               111274
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_4_5,                37467
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                 5051
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_100,              1676243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access,                63233
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                18928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit,                15297
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                 4290
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit,                30787
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                25635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit,                16268
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                  516
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_5_6,                19886
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                  141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_100,              1699159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit,                  513
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_101,               185212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_6_7,                14089
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_101,               171951
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_7_8,                13227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                 9047
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_101,               160404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_110,               522668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_110,               283540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit,                16781
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_110,               274075
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                  531
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                13847
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,               149373
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_8_9,                18741
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_9_10,                 8096
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre,                 3227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,               136555
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                12818
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_10_11,                 6953
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_111,               795999
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_11_12,                 3958
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre,                 3227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,               137300
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access,                32684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_12_13,                 2558
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                 6960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_111,                49837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_13_14,                 4499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_111,                40794
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit,                 6771
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                 2879
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_14_15,                 1930
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_15_16,                 1515
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit,                20070
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                 4081
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit,                 5698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                14169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                 6915
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                66992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit,                 5698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                 2716
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   89
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                  752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sum,                24641
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                16242
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre,                 2211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                 1447
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                16876
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                19105
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre,                 2211
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access_first,                54807
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_0_1,             11956174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_1_2,                17795
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             11976891
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_first,                 7789
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_first,                30150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             11960363
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                  914
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_first,                16206
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                 3522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_first,                  483
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                  742
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_first,                16689
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,             11960275
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_2_3,                 2675
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                 4855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre_first,                 3208
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                 1750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_3_4,                  173
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                 3150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre_first,                 3208
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_4_5,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_5_6,                  177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access_first,                32684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               899483
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_first,                 6771
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,               340605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_first,                20070
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,               732426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_first,                 5698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,               258261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_first,                 5698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,               358181
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,               142407
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,                88418
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre_first,                 2211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                22861
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,              9898510
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,              3758616
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               603376
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre_first,                 2211
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,               286634
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: rwHarzad,                 8056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                  504
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                64231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: out_blocked,                 1304
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,              2078508
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                  117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex0,                51035
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex1,                  322
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               764134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex2,                42262
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex3,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,               372082
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex4,                  652
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                94076
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex5,                  208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sum,              5308889
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                16889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,               251648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                66992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   89
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex6,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                65821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                  752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                  318
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_overflow,                  769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_0_1,              8480801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_1_2,              2468036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_2_3,               764625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_3_4,               124096
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,               110799
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                  259
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex9,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_4_5,                40922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_0,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_5_6,                20945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_6_7,                14488
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                29622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_0,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_1,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,                47724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex12,                  218
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_7_8,                13347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_1,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_8_9,                19207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                 5238
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_2,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_9_10,                 8306
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_2,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                  287
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_10_11,                 7294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,             11194765
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_3,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_3,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_11_12,                 4198
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,               144835
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex13,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_12_13,                 2643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_4,                32546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_13_14,                 4543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_4,                32546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_5,                33752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,               148538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_14_15,                 2017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sum,              1261770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_5,                33752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex14,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                14169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,               782253
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_6,              1484564
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex0,                68670
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_15_16,                 1549
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,               194757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex1,                54243
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,              2802282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex2,                53620
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                 1064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_load_refill_latency,              3348204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,               834028
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex3,                53439
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_store_refill_latency,               839035
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                58479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex0,                21966
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,               124863
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_amo_refill_latency,                 1367
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_overflow,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_pf_refill_latency,                21397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,              2764402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex1,                21725
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                 3795
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,               947231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex2,                21641
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,             10881213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_6,              1480159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                37880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex3,                21529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_7,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,               998386
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                  114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                  504
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_7,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                75482
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_8,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                 6881
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex4,                21409
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                11660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                 6798
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex5,                21244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_8,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                  527
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex6,                21151
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,              2860761
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                 2146
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex7,                21041
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,               958891
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                  441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex0,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,                76466
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex1,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,                84284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_9,              2786511
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_9,              2786511
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                 3973
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex2,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_10,              1643119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                  238
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex3,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex4,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex5,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_8_9,                 1860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_10,              1643119
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex6,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_9_10,                  100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_11,              1112085
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex7,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_10_11,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex8,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_11,              1112085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_11_12,                  153
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex9,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sum,             18754792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_12_13,                  869
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex10,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex11,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_13_14,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                16402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex12,                  114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_14_15,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex13,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_15_16,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex14,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_0_1,              4894134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_16_17,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex15,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_1_2,              1859949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_17_18,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex0,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_2_3,              1808495
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex1,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_3_4,              1529558
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_18_19,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_4_5,              1103576
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_19_20,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex2,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_5_6,               508147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_20_21,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex3,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex4,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_6_7,               191632
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_21_22,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_7_8,                67921
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_22_23,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_8_9,                13544
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex5,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex6,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_9_10,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex7,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_23_24,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex8,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_24_25,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex9,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_25_26,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sum,             18723141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex10,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_26_27,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex11,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                  143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex13,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_27_28,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_28_29,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex14,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_29_30,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_0_1,              4913424
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                 4262
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_30_31,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_1_2,              1842642
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                  398
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex0,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_31_32,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex1,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_2_3,              1802400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,               707274
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex2,                 3465
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_3_4,              1532409
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex3,                 3457
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                16402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex0,                 2116
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_4_5,              1113669
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex1,                 5620
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex2,                 6849
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_5_6,               506201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex3,                 6778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_6_7,               186537
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex4,                 6937
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                 8202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex5,                 6859
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_7_8,                64322
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                 6412
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_8_9,                15402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex6,                 6900
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_9_10,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                 9584
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex7,                 6813
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex0,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex1,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                 6961
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex2,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                 4246
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                 1470
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                  587
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex3,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex4,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                 2470
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex5,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                 1300
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex6,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                 1936
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                  172
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex7,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                   73
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_0,                11850
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex8,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                  856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex9,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_0,                 3785
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                  416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_0,                  615
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex10,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_0,                  302
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex11,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                  324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_0,                 1442
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                   75
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex12,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_half,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_empty,             11819283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_0,                  190
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex13,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex14,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex15,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                11455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_enq,               153922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_0,                 1179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_deq,               157735
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                  164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill,                 6977
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_0,                 1179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_0,             11791007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_0,                 1978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill,                48872
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_0,             11823096
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_0,                 1978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             11976935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_0,             11823096
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,               323467
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill,                  236
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             11965234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill_pre,                19574
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                11946
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,             11965152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                 9381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                 6123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                  869
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                 2851
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                 1477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                 1626
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                  461
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_1,                27235
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_1,                24177
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_1,                 2502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_1,                 1312
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_1,                 2082
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                 1259
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             11976935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_1,                 1786
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                  201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1000,                 9937
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1000,                 8578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             11965234
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1000,                 8578
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,             11965179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sum,                65578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                  349
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,             11914775
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                59003
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                  334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                 3208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                  399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10000,                36526
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                  278
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10000,                31899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10000,                31899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                  222
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_8_9,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                  349
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11000,                 3540
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11000,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11000,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                11619
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  141
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1442
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                  430
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                  100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100000,                76833
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100000,               109698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100000,               109698
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                  174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                  145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                11619
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                  135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                  139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                  195
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101000,                18283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                 7946
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101000,                 1586
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101000,                 1586
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_primary,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_merged,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             11976966
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             11968867
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1432
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                  146
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,             11968816
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110000,                28731
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110000,                 1715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110000,                 1715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             11976966
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             11968867
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,             11968829
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,              3014497
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,               231884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111000,                12161
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111000,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111000,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111001,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111010,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111011,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111101,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,              3014497
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,               231884
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111111,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,              1179539
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,               884892
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_2,               658836
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,               501802
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,               417921
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_2,               300350
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,               226065
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,               225825
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                 8048
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,               123779
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,               115141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_0,                86078
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_0,                86904
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                87386
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                84626
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_1,                69238
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_1,                72480
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_2,                75455
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_2,                68143
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_2,                50927
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_2,                57171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,              2030792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,              2044102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,              9233352
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,              1335261
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,              1337083
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1500
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,              9897771
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_2,               936540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_2,               937876
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_2,             10398941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,              1873673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,              1873673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                34688
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                 8048
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,              1279424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  157
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,              1279424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                17819
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_2,               941486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_2,               941486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_2,                12636
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_0,               602378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_0,               591984
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,               317174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_1,               455357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_1,               446651
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,               263341
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_2,               468257
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_2,               459538
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,               162509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_3,               325398
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_3,               319147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,             64389650
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,               110859
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_4,               357005
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_4,               350345
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                94500
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                36928
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_5,               246039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,               189257
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_5,               241463
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                71994
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                60091
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                62118
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_6,               246387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                72104
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_6,               242323
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,              2406393
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                62072
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,              3294857
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,              4554203
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_7,               163603
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,               784422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_7,               161260
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,               301567
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                31328
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,               111429
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_8,               159060
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,                42796
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_8,               156360
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                16654
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                40861
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                 7073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_9,                80303
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                 5994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                79199
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                 7538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                21671
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                48618
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_10,                46931
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,              3228905
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                46184
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,              3129427
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                17883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,              2384807
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_11,                15732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,               744620
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                15515
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,               620481
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                 5087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,               575078
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_12,                22852
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,             11483170
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                22395
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                11796
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,               486137
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_13,                 8205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,             11924478
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                 8106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,             11924727
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                 1880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,               555625
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_14,                14443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                14279
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                14193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                 5171
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                 6732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_15,                 4046
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                 3996
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                 1315
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_16,                10208
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_16,                 9975
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_16_0,                 4155
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_17,                 1642
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_17,                 1617
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_17_0,                  993
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_nums,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_valid,             18206453
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_valid,               941486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_18,                 7731
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire,               941486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_18,                 7491
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire_first_issue,               928850
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: drop_prefetch,                 7201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_18_0,                 2534
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success,               933355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_flow,               135877
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed,                 8131
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_19,                  838
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_handle,                  717
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                22204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success_once,               921100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_alloc,                 7500
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed_once,                 7750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_19,                  827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_0,                  276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_6: part_data_read_counter,              3858004
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_19_0,                  557
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_valid,               908704
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_7: part_data_read_counter,              3824496
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_set_way_match,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpBusyTable: busy_count,             33835978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: dirRead_cnt,               181539
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_valid,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: choose_busy_way,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_fire,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_1,                  666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire,               881239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_full,                  203
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_valid,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_20,                 4293
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_piq_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                11784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire_first_issue,               880138
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_20,                 4229
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_prefetch,                80381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: prefetch_req_send_L2,               193165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_normal,                70657
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_20_0,                 1976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_fire,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_fire,             15594725
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                 5919
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,             11958324
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_0,             11976979
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                12557
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_valid,             16169150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_1,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                  203
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_fire,             15594725
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_mergeA,                  258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss_first_issue,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_21,                  502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_valid,              1279424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_0,             11913541
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               682368
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_valid,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_valid,             18206453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_fire,             15594725
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                22489
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_0,             11976988
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_valid,             16169150
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                21593
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_1,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_fire,             15594725
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                11755
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,              1484367
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,              1479962
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,             11956690
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_fire,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire,              1279424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_1,                61627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire_first_issue,              1261605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_21,                  493
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,              1484367
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                14363
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s1_valid,                 4448
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,              1479962
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                68553
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_valid,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                24025
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s2_valid,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                 5916
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_21_0,                  388
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_2,                 1595
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_22,                 2178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,              2409737
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_fire,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              2541400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,              1847836
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                21860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s3_valid,                24974
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                22336
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s4_valid,                  347
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1386
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                12028
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s5_valid,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                12441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                12304
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,             11957284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_3,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success,              1253440
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_22,                 2126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed,                25984
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_22_0,                 1292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success_once,              1236088
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,              1793789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,               188332
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                59075
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed_once,                25517
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_23,                  419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_2,               135012
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                15456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                11866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                13783
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                11864
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_23,                  416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_1_2,               112288
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_valid,                12441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,               101522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_fire,                12304
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_4_5,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                 5925
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_valid,                11866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_5_6,                59843
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                85887
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_fire,                11864
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_6_7,                  745
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_23_0,                  290
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_24,                 1640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_valid,              1236233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_24,                 1605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_7_8,                 1716
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_fire,                34291
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_24_0,                 1005
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                 4374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire,              1199032
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_25,                  263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                 1587
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire_first_issue,              1196886
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_25,                  263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                  284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_25_0,                  204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss_first_issue,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                  109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,              5166173
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,              3197381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_8_9,                  701
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                22658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_valid,                34291
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_9_10,                  161
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_fire,                33752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_10_11,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                21625
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_26,                 1163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_valid,                33752
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_11_12,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_fire,                33092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_12_13,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                11757
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_13_14,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_valid,                33092
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                68315
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                25901
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,             11957057
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_14_15,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_fire,                32546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_15_16,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                54734
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_26,                 1143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_26_0,                  714
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,              5166173
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_27,                  166
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                14013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_valid,                32546
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_16_17,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                12849
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_17_18,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                70579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_27,                  166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,              1990708
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                12223
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                 5922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_18_19,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                43950
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_27_0,                  147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                 8978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_28,                  694
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                 6087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_28,                  683
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_28_0,                  484
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_29,                  134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,              2623522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_2,                50842
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_29,                  134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_2,                38426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,              2624710
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_2,              1370033
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,              2608108
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                11770
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_19_20,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                68553
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                11768
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              6558122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                 4309
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                 4617
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_20_30,                 2781
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                21941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_valid,                12849
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_30_40,                  176
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,              2535141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_40_50,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,               314098
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                 7403
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_29_0,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                 4435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               694291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_30,                  649
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_read_counter,             33903752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,              2604925
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                 4219
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_30,                  634
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                 4277
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_30_0,                  390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                 4330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_31,                  111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                 4331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_31,                  111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_31_0,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                12382
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,               100677
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_32,                  686
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                 3183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_2,                74355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                 4437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_32,                  675
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_fire,                12223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_50_60,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_1_2,                64397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                 4232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                 4442
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_32_0,                  346
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_valid,                11770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_33,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                 4259
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                 2930
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                 4554
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_33,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                 4380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_33_0,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                 4422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_34,                 3784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                 4396
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_34,                 3752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                 4473
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_34_0,                  487
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_60_70,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                85096
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_35,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                 4569
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_35,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_35_0,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                 8902
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_36,                 9429
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                 4636
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_fire,                11768
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_70_80,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_36,                 9330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,                21976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1322
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                  206
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_80_90,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                 8934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                 4518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_valid,             31988565
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_36_0,                 1534
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                 8854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_fire,             31101648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,                21976
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_90_100,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,                21888
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                 4647
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                  177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_37,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                 8727
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_37,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                  240
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,               699874
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_37_0,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   73
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_38,                34898
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                35417
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_38,                34419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sum,               624837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_38_0,                 6650
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_100_110,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_110_120,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,                21888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_120_130,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_fire,              1480174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_130_140,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_valid,             27595648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_140_150,                  288
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_valid,              1484579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_mean,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_39,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_fire,              1480174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_150_160,                  262
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sampled,                35417
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_39,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_39_0,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_overflow,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_40,               117216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_valid,              1484579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_160_170,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_170_180,                  478
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,                20852
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_180_190,                 1165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_fire,             27223093
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sum,             32374224
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_190_200,                   73
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,                20852
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_valid,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_10_20,                33755
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_40,               115596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_mean,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_fire,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_200_210,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_valid,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_40_0,                19364
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_20_30,                  108
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,                20778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_210_220,                 1226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_fire,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sampled,              5166172
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_220_230,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,                20778
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_230_240,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_240_250,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_250_260,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_260_270,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_fire,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_valid,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_30_40,                  578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_41,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_40_50,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_41,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_41_0,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_50_60,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_42,               173115
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_280_290,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,               448382
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s1_valid,                 4938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW.freeList: empty,                24774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s2_valid,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  586
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_290_300,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_42,               169944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_60_70,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_42_0,                38851
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,               693277
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s3_valid,                32228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_300_320,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_fire,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_320_340,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_valid,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_340_360,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_0,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_360_380,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,               589485
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s4_valid,                  536
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_380_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s5_valid,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,               476157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_70_80,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_43,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_80_90,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_43,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_90_100,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,               360410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_100_110,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_43_0,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_44,               239489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,               310888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_1,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_400_420,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_2,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_420_440,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,               269622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s1_valid,                 4475
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,               320134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s2_valid,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_9_10,               523334
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_440_460,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_3,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_460_480,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_480_500,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_4,                33092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_10_11,               413685
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_110_120,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s3_valid,                24060
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_44,               234863
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_120_130,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_130_140,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_44_0,                70159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_140_150,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_11_12,               210368
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s4_valid,                  325
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_45,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_150_160,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_12_13,               150334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_500_600,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_160_170,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_45,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_170_180,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_45_0,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_5,                34291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_600_700,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_13_14,                97679
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_700_800,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_14_15,               106357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_6,              1480174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_800_900,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_900_1000,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sum,             13208684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_15_16,               110296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_grantBufferHint_valid,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_46,               341592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_180_190,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_16_17,                85764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s1_valid,                 4902
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_190_200,                  125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s2_valid,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_200_210,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_46,               334863
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_210_220,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_46_0,               218596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_220_230,                  261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_47,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_230_240,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s3_valid,                31747
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_4_5,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s4_valid,                  512
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_5_6,                45852
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_240_250,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_250_260,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_47,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_47_0,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_0_1,              5707876
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_6_7,                  450
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_1_2,              2317324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,              4226583
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sum,              4094583
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s5_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_2_3,              1893676
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_7_8,                 1068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_3_4,              1231266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_8_9,                  512
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue: ProbeL1DCache,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_4_5,               724548
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1352
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,               430436
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_5_6,               101944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                18370
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_overflow,               898339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sum,               393696
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_6_7,                  383
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_9_10,                  123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,             10022629
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_mean,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,               712532
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sampled,                18370
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_2_3,              1241856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_10_11,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                  193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_11_12,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                  193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_12_13,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                  193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_13_14,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                  193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_14_15,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: full,                 1598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_15_16,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_overflow,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_16_17,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_17_18,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_10_20,                17195
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_18_19,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_20_30,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_30_40,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_19_20,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_40_50,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_20_30,                 2513
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_50_60,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_30_40,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_40_50,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_70_80,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_50_60,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_80_90,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_60_70,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_90_100,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_70_80,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_100_110,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_80_90,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_110_120,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_90_100,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_100_110,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_130_140,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_110_120,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_140_150,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_120_130,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_150_160,                  115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_130_140,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_140_150,                  265
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_160_170,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_150_160,                  250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_170_180,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_160_170,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_180_190,                  112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_170_180,                  398
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_190_200,                   89
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_180_190,                 1099
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_190_200,                   76
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_200_210,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_200_210,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_210_220,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_210_220,                 1113
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_220_230,                   96
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_220_230,                  249
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_230_240,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_230_240,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_240_250,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_250_260,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_250_260,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                  187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_270_280,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_290_300,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_300_320,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_320_340,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_340_360,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_360_380,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_380_400,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_400_420,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_420_440,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_440_460,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_460_480,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_480_500,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_500_600,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_600_700,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_700_800,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_800_900,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_900_1000,                   77
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_4_5,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_5_6,                53490
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_6_7,                  651
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_7_8,                 1536
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_8_9,                  691
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_9_10,                  172
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_10_11,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_11_12,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_12_13,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  297
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_13_14,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_14_15,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_15_16,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_16_17,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_17_18,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_18_19,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_19_20,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_20_30,                 2766
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_30_40,                  187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                  200
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_40_50,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: drop_prefetch,                 6996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_50_60,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_flow,               122061
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_60_70,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_alloc,                 5728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_70_80,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_80_90,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_prefetch,                80378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_90_100,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_normal,                54894
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_100_110,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: chosenQ_cancel,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_110_120,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_mergeA,                  295
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_120_130,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_0,             11923283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_130_140,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_1,                51984
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_140_150,                  290
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_2,                 1717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_150_160,                  267
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_3,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_160_170,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_170_180,                  412
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_180_190,                 1139
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                 3179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_190_200,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                 1269
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_200_210,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                  212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_210_220,                 1224
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_220_230,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_230_240,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_250_260,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_290_300,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_300_320,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_320_340,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_340_360,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_360_380,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_380_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_400_420,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_420_440,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_440_460,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_460_480,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_480_500,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_500_600,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_600_700,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_700_800,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_800_900,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_900_1000,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_fire,               137178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_stall,                  339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_fire,               137178
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                  140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_stall,                  339
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                  171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_fire,               410384
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_fire,               274356
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_fire,               136028
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_fire,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_fire,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_fire,               173299
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_stall,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_fire,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_fire,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_fire,                98949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_stall,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_fire,                74158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_stall,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_fire,               137178
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_fire,               246952
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_stall,                  736
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_fire,                53787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_stall,                  158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_fire,               193165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_stall,                  578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_fire,               107574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                  175
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_fire,               107574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_fire,                56225
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_stall,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_fire,                56225
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_stall,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_fire,               112450
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_fire,               112450
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: drop_prefetch,                 6322
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_flow,               129172
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_alloc,                 7191
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_full,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_prefetch,                79260
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_normal,                63922
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_req,               135272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_mergeA,                  324
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_req,                29692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_0,             11917176
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireblock_req,                29692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_1,                58405
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_2,                 1396
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_req,                25202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_3,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_req,                30736
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l2,                 7808
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l1,                22928
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                 4174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                 1518
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                  294
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                  109
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_req,               136438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_req,                30703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireblock_req,                30703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_req,                27014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_req,                31069
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l2,                 7960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l1,                23109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                  105
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,              3726887
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,               157735
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                  101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                50834
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,               106135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                17692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                  231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                 9985
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                 9893
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                 9895
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                  164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                 9812
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                  219
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                 9734
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                 9516
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                 9758
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                 9657
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                 9867
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                 1091
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                 9819
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                 9695
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                 9713
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                 3805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                10200
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                 9915
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                 9814
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                 2139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                 9696
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                  456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict,                51882
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_plru,                50818
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_dcache,                 1064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_one_hot_pattern,                28864
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_fire,                62358
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_fire,                62358
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                  143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1542
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_fire,               124714
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_stall,                 2684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                 4686
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                  468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                  248
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_fire,               124714
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_stall,                 2684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                  634
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                 1361
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                  164
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                  848
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                  422
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                   76
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                 1370
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                  215
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_fire,                62357
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_all,                62357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_all,             12322199
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type1,                 1243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type1,               244542
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type2,                 9216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                  351
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type2,              1825661
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type3,                 2284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type3,               401884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                  366
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type4,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type4,                 1078
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type5,                13316
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                  361
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type5,              2700435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                  236
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type6,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type6,                11628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type7,                 1296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type7,               276742
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type8,                16632
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type8,              3240121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type9,                16671
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type9,              3307376
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type10,                 1593
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type10,               307295
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type11,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type11,                 2362
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type12,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type12,                 3075
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkA,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: drop_prefetch,                 6730
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_flow,               123178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_0_1,                11825
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_alloc,                 5996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_1_2,                 5216
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_2_3,                 2400
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_prefetch,                78721
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_3_4,                 1283
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1478
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_normal,                57717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_4_5,                  644
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: chosenQ_cancel,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_5_6,                  268
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                  443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_mergeA,                  359
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_6_7,                  113
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_0,             11921282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_7_8,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_1,                54322
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_8_9,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_2,                 1393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_9_10,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_3,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_10_11,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_11_12,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_12_13,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                 3459
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_13_14,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                 1279
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                  195
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                  117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_10_15,                 2301
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                  174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_15_20,                 9127
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_20_25,                 1172
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_25_30,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                  154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_30_35,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_35_40,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_40_45,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                  152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                  127
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_95_100,                31038
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_40_45,                 4811
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_45_50,                 1188
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_50_55,                  251
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_55_60,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_60_65,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_65_70,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_70_75,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                  162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_75_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                  133
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                  210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_95_100,                11423
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_10_15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_35_40,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_40_45,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_95_100,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_40_50,                 3716
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_50_60,                  138
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_60_70,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  207
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_140_150,                  182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_150_160,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_160_170,                  532
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1460
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_170_180,                  883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_180_190,                  736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                   63
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_190_200,                  715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_200_210,                 1843
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_210_220,                  856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_220_230,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_230_240,                 1575
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_240_250,                  157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_250_260,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_260_270,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_280_290,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_290_300,                  363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_10_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_40_50,                 1265
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_50_60,                  145
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_60_70,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_140_150,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_150_160,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_160_170,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_170_180,                  404
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_180_190,                  303
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_190_200,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_200_210,                  921
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_210_220,                  412
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_220_230,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_230_240,                  813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  195
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_240_250,                  196
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_250_260,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_260_270,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_270_280,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_280_290,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_290_300,                  248
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_40_50,                  446
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_50_60,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_60_70,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_140_150,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_150_160,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_160_170,                   93
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_170_180,                  227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_180_190,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_190_200,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_200_210,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_210_220,                  166
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_220_230,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_230_240,                  327
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_240_250,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_250_260,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_260_270,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_270_280,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_280_290,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_290_300,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3MissMatch_0,              1247841
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,              8013660
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,              1297658
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,              1055671
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,               486989
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_40_50,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,               331646
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_50_60,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,               190868
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,               125627
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,                87513
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,                66300
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1382
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,                53170
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,                42266
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,                35052
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,                27545
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,                24421
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_140_150,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,                23334
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_150_160,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,                23984
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_160_170,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,                13820
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_170_180,                  117
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,                15596
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_180_190,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,                15307
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_190_200,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,                14907
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_200_210,                  153
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,                 8141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_210_220,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,                 5397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_220_230,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,                 3690
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_230_240,                  182
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,                 3257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_240_250,                   90
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,                 2209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_250_260,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,                 1186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_260_270,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,                 1257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_270_280,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,                  848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,                  627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_290_300,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,                  585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6145
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,                  490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,                  660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,                  434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,                 1575
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_40_50,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,                  114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_50_60,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,                  112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,                  209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,                  169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,                  142
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_140_150,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_150_160,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_160_170,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_170_180,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_180_190,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_190_200,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_200_210,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_210_220,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_220_230,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_230_240,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_240_250,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1170
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_250_260,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_260_270,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_270_280,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_290_300,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1565
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_40_50,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_50_60,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_140_150,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_150_160,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_160_170,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_170_180,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_180_190,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_190_200,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_200_210,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_210_220,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_220_230,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_230_240,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_240_250,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_250_260,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_260_270,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_270_280,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_290_300,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1503
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_40_50,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_50_60,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1006
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_170_180,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_180_190,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_190_200,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_200_210,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_210_220,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_220_230,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_230_240,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_240_250,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_250_260,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_290_300,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1393
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_40_50,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,              8013660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,              1297658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,              1055671
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,               486989
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,               331646
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,               190868
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,               125627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,                87513
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,                66300
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,                53170
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,                42266
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,                35052
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_170_180,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,                27545
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_180_190,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,                24421
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,                23334
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_200_210,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,                23984
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_210_220,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,                13820
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,                15596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_220_230,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,                15307
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_230_240,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  291
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,                14907
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_240_250,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,                 8141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_250_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,                 5397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,                 3690
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,                 3257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,                 2209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_290_300,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,                 1186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1389
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,                 1257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,                  848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,                  627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,                  585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,                  490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_40_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,                 3996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,                72563
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                 2085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                 1243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,                16125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,                 9216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                 3211
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                 2284
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                18613
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                13316
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_200_210,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                 3046
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_220_230,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                 1296
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,                20220
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_240_250,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,                16632
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,                23059
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,                16672
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                 2300
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                 1593
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_290_300,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  629
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_220_230,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_240_250,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  422
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_180_190,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  303
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  312
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  329
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  262
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  235
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkA,                  107
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkB,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_0_1,                12143
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_1_2,                 5453
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_2_3,                 2557
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_3_4,                 1347
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,              3761474
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_4_5,                  640
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_5_6,                  264
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_6_7,                  135
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_7_8,                   63
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_8_9,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_9_10,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                  176
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_10_11,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_11_12,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                16961
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_12_13,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                  240
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_13_14,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_14_15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_10_15,                 2570
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_15_20,                10128
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_20_25,                 1173
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_25_30,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_30_35,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_35_40,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                 1080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_45_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                 3772
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                  107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                 2118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                  434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_95_100,                31348
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_40_45,                 5354
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_45_50,                 1280
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_50_55,                  243
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_55_60,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_60_65,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_65_70,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_70_75,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_75_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_85_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                  149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_95_100,                11578
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                 4347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                  454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_35_40,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_40_45,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                  591
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                 1316
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                  205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                  809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_95_100,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                  430
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_40_50,                 4063
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_50_60,                  136
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_60_70,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_70_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_140_150,                  182
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_150_160,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_160_170,                  537
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_170_180,                  922
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_180_190,                  733
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_190_200,                  645
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_200_210,                 1881
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_210_220,                  859
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                   75
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_220_230,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1528
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_230_240,                 1573
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_240_250,                  142
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                 1198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_250_260,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                  188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_260_270,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_270_280,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_290_300,                  340
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6143
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_40_50,                 1428
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_50_60,                  152
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                  335
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_60_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                  361
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                   93
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                  331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                  214
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_140_150,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_150_160,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_160_170,                  208
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_170_180,                  449
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_180_190,                  280
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_190_200,                  111
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_200_210,                  977
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_210_220,                  403
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_220_230,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_230_240,                  815
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_240_250,                  171
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_250_260,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_260_270,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_270_280,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_290_300,                  228
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6134
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_40_50,                  543
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_50_60,                  125
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                  416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_60_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_140_150,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_150_160,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_160_170,                  107
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_170_180,                  221
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_180_190,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                  153
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_190_200,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_200_210,                  355
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_210_220,                  198
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                  154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_220_230,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_230_240,                  401
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_240_250,                  119
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_250_260,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                  124
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_260_270,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_270_280,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_280_290,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_290_300,                  133
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6134
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_40_50,                  219
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_50_60,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_60_70,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_140_150,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_150_160,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_160_170,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_170_180,                  134
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_180_190,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                  147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_190_200,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_200_210,                  152
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_210_220,                  103
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_220_230,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_230_240,                  187
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_240_250,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_250_260,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_260_270,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_270_280,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_280_290,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_290_300,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6170
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_40_50,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_50_60,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_140_150,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_150_160,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_160_170,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_170_180,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_180_190,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_190_200,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_200_210,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_210_220,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_220_230,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1466
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_230_240,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_240_250,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_250_260,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_260_270,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_270_280,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_280_290,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_290_300,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1466
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_40_50,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_50_60,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_140_150,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_160_170,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_170_180,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_180_190,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_190_200,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_200_210,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_210_220,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_220_230,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_230_240,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_240_250,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_250_260,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_260_270,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_270_280,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_290_300,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1439
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_40_50,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_50_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1430
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_90_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_170_180,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_180_190,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_190_200,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_200_210,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_210_220,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_220_230,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_230_240,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_240_250,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_250_260,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_260_270,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_290_300,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1388
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_40_50,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_170_180,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_180_190,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1470
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_200_210,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_210_220,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_220_230,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_230_240,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_240_250,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_250_260,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1197
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_40_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_210_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_240_250,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_260_270,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1031
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_50_60,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  317
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  236
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  260
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  350
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  258
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_210_220,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  215
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_0_1,                11770
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_1_2,                 5267
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_2_3,                 2436
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  176
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_3_4,                 1269
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_4_5,                  635
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_5_6,                  281
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_6_7,                  142
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_7_8,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_8_9,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_9_10,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_10_11,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_11_12,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_12_13,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_10_15,                 2286
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_15_20,                 9156
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_20_25,                 1215
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_25_30,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_30_35,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_35_40,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_40_45,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_45_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_95_100,                31132
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_40_45,                 4804
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_45_50,                 1236
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_50_55,                  240
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_55_60,                   63
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_60_65,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_65_70,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_70_75,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_75_80,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_80_85,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_95_100,                11470
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_35_40,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_40_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_95_100,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_40_50,                 3720
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_50_60,                  153
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_140_150,                  184
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_150_160,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_160_170,                  511
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_170_180,                  931
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_180_190,                  691
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_190_200,                  657
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_200_210,                 1881
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_210_220,                  849
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_220_230,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_230_240,                 1575
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_240_250,                  147
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_250_260,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_260_270,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_270_280,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_290_300,                  349
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6137
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_40_50,                 1280
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_50_60,                  142
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_60_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_140_150,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_150_160,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_160_170,                  188
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_170_180,                  454
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_180_190,                  295
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_190_200,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_200_210,                  962
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_210_220,                  402
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_220_230,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_230_240,                  784
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_240_250,                  201
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_250_260,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_260_270,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_270_280,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_290_300,                  224
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,              3729552
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_40_50,                  474
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                  104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_50_60,                  120
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_60_70,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_140_150,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_150_160,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_160_170,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_170_180,                  226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_180_190,                  100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_190_200,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_200_210,                  317
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_210_220,                  179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_220_230,                   71
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_230_240,                  372
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_240_250,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_250_260,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_260_270,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_270_280,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_280_290,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_290_300,                  146
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_40_50,                  192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_50_60,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_60_70,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: utilization,            196083576
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sum,            196083560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_mean,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_140_150,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_overflow,                22534
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_150_160,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_0_1,              2475821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_160_170,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_1_2,               535860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_170_180,                  121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_2_3,               422815
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_180_190,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_3_4,               448995
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_190_200,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_4_5,               443576
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_200_210,                  150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_5_6,               429628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_210_220,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_6_7,               447394
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_220_230,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_7_8,               384182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_230_240,                  188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_8_9,               372180
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_240_250,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_9_10,               375594
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_250_260,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_10_11,               331831
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_260_270,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_11_12,               263660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_270_280,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_12_13,               250477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_13_14,               224207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_290_300,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_14_15,               210565
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_15_16,               217699
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_16_17,               178502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_17_18,               162727
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_18_19,               144808
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_19_20,               143261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_40_50,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_20_21,               135514
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_50_60,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_21_22,               135114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_22_23,               126868
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_23_24,               114648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_24_25,               117565
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_25_26,                97618
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_26_27,                91299
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_27_28,                89000
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_28_29,                86607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_29_30,                88333
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_140_150,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_30_31,                70691
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_150_160,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_31_32,                71092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_160_170,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_32_33,                68622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_170_180,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_33_34,                67153
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_180_190,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_34_35,                62870
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_190_200,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_35_36,                64059
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_200_210,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_36_37,                64889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_210_220,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_37_38,                65001
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_220_230,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_38_39,                69128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_230_240,                  103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_39_40,                61263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_240_250,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_40_41,                66889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_250_260,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_41_42,                76557
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_260_270,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_42_43,                60168
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_270_280,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_43_44,                61767
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_44_45,                63556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_290_300,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_45_46,                69054
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1469
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_46_47,                56375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_47_48,                68709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_48_49,                51232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_49_50,                60883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_50_51,                60814
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_40_50,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_51_52,                55723
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_50_60,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_60_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_52_53,                70458
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_53_54,                43804
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_54_55,                42245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_55_56,                36139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_56_57,                47747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_57_58,                35724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_58_59,                41235
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_59_60,                33329
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_60_61,                39013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_150_160,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_61_62,                42422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_62_63,                41900
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_170_180,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_63_64,                35519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_180_190,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_64_65,                46376
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_190_200,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_65_66,                27120
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_200_210,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_66_67,                33034
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_210_220,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_67_68,                24934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_220_230,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_68_69,                40715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_230_240,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_69_70,                18951
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_70_71,                28980
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_250_260,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_71_72,                24287
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_260_270,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_72_73,                24859
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_73_74,                16608
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_74_75,                16172
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_290_300,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_75_76,                18756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_76_77,                21638
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_77_78,                22645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_78_79,                64655
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_79_80,                74909
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: full,               139564
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_40_50,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: exHalf,              1699012
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_50_60,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: empty,              2475821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: reset_timeout,                  183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: hint_fire,               133227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsx,                  479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: grant_data_fire,               137178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysx,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsy,                   95
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysy,                  475
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waittable_load_wait,                31939
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_should_strict,                  266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_strict_failed,                  183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,               861287
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: utilization,            125695272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sum,            125695264
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,               616020
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_mean,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_2,              1283977
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_170_180,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: in,             29640922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_180_190,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_3,               857987
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_190_200,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: empty,              3946610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_200_210,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank_ignore_ready,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,              1931141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_210_220,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: utilization,             40771203
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_220_230,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,              2948893
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_230_240,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_2,              1233320
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_3,               975891
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_0_1,              3751093
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_240_250,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waitInstr,             11249602
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,              1156502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp,                 1648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_rob,               648868
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_1_2,               794183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_250_260,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_int_dq,               673437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_260_270,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_2_3,               710769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,              1150044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_3_4,               624419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_280_290,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_ls_dq,               665887
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_4_5,               508477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_290_300,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NoStall,             40146736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_5_6,               455119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank_ignore_ready,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank_ignore_ready,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_6_7,               384347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1500
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OverrideBubble,              1594506
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqUpdateBubble,                86932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                31627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_valid,             15269932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                28850
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_fire,             11422634
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_7_8,               338637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: TAGEMissBubble,              2521698
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: SCMissBubble,                62149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intBusyTable: busy_count,            304533456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_valid,             15819415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sum,             11977016
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_fire,             15506923
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sampled,              8149926
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_1,                31612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_6,                13400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_6,                 9167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITTAGEMissBubble,               150778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_overflow,                  531
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_1_2,              7381399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,               274286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_8_9,               295772
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: RASMissBubble,                11429
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,               468915
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_6,                 4228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_40_50,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_9_10,               253489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_50_60,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRedirectBubble,               117456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_10_11,               225713
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,               186384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_2_3,               390787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_7,                 2474
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_11_12,               209932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRedirectBubble,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_7,                 1821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,               225257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_3_4,                53742
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqFullStall,                59338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ICacheMissBubble,              3864511
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_12_13,               197509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITLBMissBubble,              4294191
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_13_14,               187047
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: BTBMissBubble,              3486556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_14_15,               171449
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_7,                  653
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_8,                 4692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_15_16,               149972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_8,                  912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_16_17,               137681
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                 3930
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_4_5,               178524
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_0,                 3963
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_5_6,                36916
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_8,                 3774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_0,               558188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_6_7,                17189
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_17_18,               131139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FetchFragBubble,              1549828
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_18_19,               120530
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: DivStall,                45228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_19_20,               114605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntNotReadyStall,               252403
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_20_21,               108538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_170_180,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_0,               202849
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_7_8,                 9457
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_0: part_tag_read_counter,              3383529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_8_9,                 4391
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,               718155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_9_10,                 2398
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,               213737
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_10_11,                 2007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                91074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,              6261065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                40422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FPNotReadyStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_21_22,               107605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemNotReadyStall,              1029013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,               371460
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_11_12,                 1568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_hit,                25440
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                 1184
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_12_13,                 1393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,               103648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntFlStall,               305367
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_22_23,               110228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                 2518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_13_14,                 1196
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpFlStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_23_24,                87436
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_190_200,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_24_25,                84841
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntDqStall,              4065612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_200_210,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_25_26,                80100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_210_220,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_14_15,                 1227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_1,                 3144
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_miss,                 3814
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_15_16,                 1149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_1,               451661
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_16_17,                 1260
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_1,               192448
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l2,                93420
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                78811
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpDqStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_26_27,                75205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_220_230,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LsDqStall,              1512276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                52685
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_hit,                22612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: l1pf_fire_l2,                 8598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadTLBStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_230_240,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL1Stall,                15040
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_27_28,                75479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_240_250,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL2Stall,               688820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_28_29,                66496
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_250_260,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL3Stall,               199423
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMemStall,              3478785
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_29_30,                57140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: StoreStall,              1218948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_fire_l2,                84822
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_30_31,                52132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: AtomicStall,               208560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_31_32,                49480
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_290_300,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadVioReplayStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_32_33,                54199
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_miss,                 6642
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                57976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,                73520
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_33_34,                56831
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMSHRReplayStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_block_by_l1pf,                  273
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_17_18,                 3690
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_18_19,                35151
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_2,               164056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_hit,                18260
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_miss,                10994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                43681
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,              6351510
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ControlRecoveryStall,               568180
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_34_35,                53464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRecoveryStall,                37020
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_35_36,                51556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRecoveryStall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,                87815
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_2,               223277
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_36_37,                47418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FlushedInsts,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,              6351509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_2,                76065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_19_20,                 4443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_hit,                13767
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                 8017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_miss,                15487
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_37_38,                49845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_20_21,                 5143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_2,                89972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_21_22,                 1429
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_2,                  540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                 7465
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherCoreStall,               291277
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_38_39,                44296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NumStallReasons,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_39_40,                41216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,               958864
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,              2079876
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sum,             29521601
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_40_41,                49969
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_40_50,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_mean,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_2,                  494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,              8366928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                 8330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_50_60,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_41_42,                36702
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_42_43,                31306
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_22_23,                  716
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_43_44,                33574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_44_45,                34729
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              1827533
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_0_1,              6017265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_45_46,                31912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_2_3,              1782556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_23_24,                  448
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                 7868
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_2,               193408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_1_2,               290759
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_46_47,                29543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_2_3,               484498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,              1494680
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_24_25,                  425
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_2,                75744
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,              8029964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_3_4,               516349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_47_48,                28395
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_4_5,               432870
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_48_49,                22773
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_5_6,               430337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_49_50,                23214
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_6_7,              3804939
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,              8029964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                 8922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_25_26,                  341
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_50_51,                24806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sum,             29516142
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_51_52,                30986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_mean,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sampled,              5956911
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_52_53,                21132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_170_180,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_53_54,                25516
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                 8350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_54_55,                26827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_55_56,                21611
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_200_210,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_1_2,               289067
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_56_57,                24489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_210_220,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_2_3,               484172
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,              1425505
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_57_58,                21716
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_58_59,                22046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_3_4,               516053
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_59_60,                18288
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_4_5,               432462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                 8957
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_5_6,               430218
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_240_250,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                 8422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_3,               127187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_250_260,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_6_7,              3804939
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,              1250014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_60_61,                18162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_26_27,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_3,                98919
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,              1360296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_61_62,                15357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sum,             32891374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,              9176762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_62_63,                19464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_3,               189697
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,               924958
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_mean,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_3,                42788
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_63_64,                16021
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_27_28,                  726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_3,                  729
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_28_29,                  514
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_270_280,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_64_65,                25642
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_2_3,              1875297
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_29_30,                  285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_3,                 1205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_30_31,                  358
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_65_66,                21935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,             14151282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_3,               154168
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_31_32,                  307
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_3,                53779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_290_300,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_66_67,                21218
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1218
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_0_1,              5369080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_67_68,                25198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_1_2,               317932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_68_69,                10145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_2_3,               529631
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_69_70,                19331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_3_4,               543641
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_70_71,                15873
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_4_5,               473897
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.prefetchMetaArray: meta_refill_num,                53787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_32_33,                  483
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_71_72,                11901
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_33_34,                  252
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,              3742026
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_5_6,               469347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,              3972086
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_34_35,                  229
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_6_7,              4273489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_72_73,                10358
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,             15965905
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_35_36,                  226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_0,             11976995
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_73_74,                 9535
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_1,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_36_37,                  222
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_74_75,                10298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_75_76,                 9350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_76_77,                 6651
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sum,              7869780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_77_78,                12955
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                41326
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_0,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_78_79,                19581
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_0,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                33040
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_mean,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_37_38,                  422
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,              3183785
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_79_80,                 3121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_38_39,                  241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,              3223031
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_39_40,                  210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sampled,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                32684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: full,                22702
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: exHalf,               811661
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_0,                 6151
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_40_41,                  416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,             15882757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: empty,              3751093
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_41_42,                  211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_full,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_2,              3821760
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_42_43,                  154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_2,              4082848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_half,                  208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_overflow,                19485
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: enq,              5762803
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_empty,             11818688
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: ld_ld_violation,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_enq,               153854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_2,             15892227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_43_44,                  136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_3,              3176609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: utilization,             32118825
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_230_240,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_44_45,                  124
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_3,              3220592
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_45_46,                   95
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_deq,               157645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_3,             15821685
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_46_47,                  117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_47_48,                  103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_0,             11791007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_0,             11823163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,              3881426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_48_49,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_0,             11823164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_49_50,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,              3503717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_50_51,                  111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_250_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sum,             32118825
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_1,                 9937
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_1,                 8579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_2,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_51_52,                  140
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_mean,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_0,                21406
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_overflow,                24774
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_0,                 8845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  417
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_0_1,              8577596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_2,              2473568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_52_53,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_3,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_0,                  357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_1_2,               844502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_3,              1803501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_2_3,               449918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_0,                 1523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_3_4,               278946
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_0,              1027354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_53_54,                   79
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_0,              1012217
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_4_5,               226207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,               522385
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_54_55,                  137
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,               197029
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_5_6,               159825
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_55_56,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_6_7,               134830
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_1,                 8579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_10,                36526
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_56_57,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_1,               903446
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_57_58,                   75
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_7_8,                98516
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_10,                31885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_8_9,                79377
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_58_59,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_1,               888823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_59_60,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_10,                31885
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_1,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_11,                 3540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_9_10,                69404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_11,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_13_14,                 3169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_10_11,                59291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_14_15,                 8080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_11,                  380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_15_16,                 8983
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_11_12,                71288
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,               518103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_60_61,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_12_13,                52016
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_1,                 3039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_13_14,                48444
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_14_15,                40688
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_15_16,                63395
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_100,                76833
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_16_17,                 7750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_16_17,                54273
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_100,               109663
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_17_18,                 7077
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_61_62,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_1,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_17_18,                47281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_18_19,                44462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_19_20,                29919
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_62_63,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,               241244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_63_64,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_100,               109664
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_18_19,                 9561
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_2,               739934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_64_65,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_2,               727687
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_19_20,                14327
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_1,                 7823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_20_21,                47411
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,               440440
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_65_66,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,               173190
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_21_22,                32652
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_20_21,                11400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_101,                18283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_3,               670628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_21_22,                10008
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_101,                 1574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_3,               659268
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_66_67,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_1,                 7706
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_22_23,                32333
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_22_23,                 8917
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_101,                 1574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_23_24,                 8283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_23_24,                37823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,               414727
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_67_68,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_110,                28731
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_24_25,                 7818
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,               210472
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_68_69,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_24_25,                28471
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_110,                 1709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_25_26,                 6146
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_25_26,                44897
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_69_70,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_26_27,                28179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_1,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_27_28,                24454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_1,                 5793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_70_71,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_4,               485727
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_71_72,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_28_29,                16978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_110,                 1707
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_26_27,                 5007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_72_73,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_4,               477358
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_73_74,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_27_28,                 5465
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,               301705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_74_75,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_111,                12161
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_28_29,                 4890
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_111,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_29_30,                 4812
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_29_30,                11651
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,               122132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_75_76,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_30_31,                13918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_30_31,                 4065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_111,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_31_32,                 3660
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_5,               428712
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_76_77,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_5,               421623
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_77_78,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grant_req,                 4621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_32_33,                 3856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_31_32,                17183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_33_34,                 3574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grantdata_req,                 4621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,               279424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_78_79,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_34_35,                 3479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_accessackdata_req,                 1258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_35_36,                 3166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_hintack_req,                15982
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_36_37,                 2882
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_32_33,                12777
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  417
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_37_38,                 2587
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_33_34,                 9118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_34_35,                11797
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_35_36,                 9588
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_38_39,                 2344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_release_req,                17764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_36_37,                 9383
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_2,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_79_80,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,               142400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_80_81,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit,               105929
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_39_40,                 2045
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_81_82,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_6,               312659
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_40_41,                 1906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_hit,                24553
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_82_83,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_6,               306348
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_83_84,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_41_42,                 1726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_hit,                23945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,               204638
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_84_85,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: retry,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_42_43,                 1692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss,                21860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_85_86,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,                81208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_miss,                 4621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_43_44,                 1578
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_37_38,                11112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_2,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_7,               260231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_86_87,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_38_39,                13554
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_44_45,                 1447
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_miss,                 1257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_87_88,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_7,               255761
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_45_46,                 1385
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_39_40,                 6648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_40_41,                 6692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_41_42,                 5573
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_46_47,                 1351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_47_48,                 1139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_2,                 4221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_42_43,                 5424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_88_89,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,               170192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_48_49,                 1159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_0_1,                25319
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_43_44,                 5432
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                85041
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_49_50,                 1055
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_50_51,                 1036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_1_2,                20122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_51_52,                  970
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_89_90,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_8,               189355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_44_45,                 5911
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_2,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_52_53,                  949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_2_3,                16130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_53_54,                  879
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_90_91,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_45_46,                 4743
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_3_4,                13914
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_54_55,                  736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_46_47,                 4206
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_55_56,                  755
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_4_5,                14697
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_91_92,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_8,               185379
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_5_6,                13159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_56_57,                  758
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_6_7,                12387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_47_48,                 3724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,               123751
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_92_93,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_48_49,                 4588
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_57_58,                  701
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_7_8,                12061
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_49_50,                 2892
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_2,                13805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_58_59,                  632
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_0_1,                22167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_59_60,                20053
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                54780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_93_94,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_9,               158614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_94_95,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_50_51,                 2803
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_2,                 8017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_51_52,                 7048
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_2,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sum,              1012122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_1_2,                17130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_mean,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_52_53,                 3942
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_2_3,                13241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sampled,                64529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_2,                  298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_53_54,                 5014
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_3_4,                11171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_4_5,                12082
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_overflow,                 1950
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_5_6,                10551
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_54_55,                 2585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_9,               155706
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_95_96,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_6_7,                 9878
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_96_97,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,               105022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_97_98,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                53522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_98_99,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_7_8,                 9709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_0_1,                 3152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_10,               122033
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_99_100,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_3,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_55_56,                 3426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_1_2,                 2992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_56_57,                 2692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_10,               119493
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_100_101,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                80997
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_2_3,                 2889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_101_102,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_57_58,                 2614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_3_4,                 2743
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_102_103,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                39212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_103_104,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_58_59,                 4680
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_104_105,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_11,                97907
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_105_106,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_4_5,                 2615
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_11,                96030
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_106_107,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_5_6,                 2608
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_6_7,                 2509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                65002
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_107_108,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_59_60,                 2047
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_108_109,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                32494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_109_110,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_7_8,                 2352
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_7_8,                46405
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_3_4,                17764
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_60_61,                 3113
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_110_111,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_12,                79445
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_61_62,                 1750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_111_112,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_12,                77864
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_112_113,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                54182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_113_114,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_62_63,                 2987
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_3,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  260
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_63_64,                33026
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_3,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_8_9,                 1165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_9_10,                  916
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_114_115,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                25543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_115_116,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_3_4,                51134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_10_11,                  715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_116_117,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_13,                60929
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: full,                36013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_13,                59587
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_117_118,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                40973
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: exHalf,               198112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_118_119,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                20468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: empty,              8577597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_3,                 3652
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: enqs,              2216994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_4_5,                  123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_11_12,                  637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_5_6,                48499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_119_120,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_14,                55145
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_120_121,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch,                 8648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_12_13,                  611
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_121_122,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: stld_rollback,                 7988
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_122_123,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_13_14,                  543
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_miss,                 4621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_14_15,                  622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_14,                54092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_123_124,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_3,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                36056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_124_125,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_125_126,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                17037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 3509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_15_16,                  581
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_all,              1127501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_16_17,                  542
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_126_127,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_15,                38964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sum,           2892208704
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_3,                 8607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_17_18,                  489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_not_accessed,               634544
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_127_128,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_mean,                  241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_15,                38178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_128_129,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                27270
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_129_130,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_18_19,                  486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_3,                16350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: early_prefetch,                29467
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_19_20,                  782
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grant_req,                 5074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_20_21,                  688
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_21_22,                  835
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grantdata_req,                 5074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                14846
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_accessackdata_req,                 1257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_22_23,                  558
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_hintack_req,                16327
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_3,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_3,                  443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_0_20,               774240
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_23_24,                 1236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_130_131,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_16,                39400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_24_25,                  580
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_4,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_25_26,                  462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_release_req,                18562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_26_27,                  241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit,               113705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_131_132,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_16,                38540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_27_28,                  157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_hit,                32519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_20_40,               667209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_132_133,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_0,                25821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_133_134,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_40_60,               992492
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_60_80,              1008464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_1,                11825
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_134_135,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_28_29,                  136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_17,                28555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_135_136,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_17,                27953
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_136_137,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_80_100,               602070
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_4,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_137_138,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_0,                20052
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_29_30,                  175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_hit,                24544
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_138_139,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_4,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_139_140,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_1,                10748
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_100_120,               572008
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_140_141,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_18,                29866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_4,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_120_140,               566284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_30_31,                  152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: retry,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_140_160,              1216337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_18,                29282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_160_180,               159318
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_31_32,                  167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss,                22658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_141_142,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_0,                19784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_32_33,                  123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_4,                 4757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_142_143,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_1,                 8953
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_143_144,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_19,                20126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_33_34,                  165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_miss,                 5074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_4,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_180_200,               315519
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_34_35,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_144_145,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_200_220,               265558
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_220_240,               221950
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_240_260,               186305
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_35_36,                  159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_miss,                 1257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_4,                 7038
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_260_280,                33044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_19,                19724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_145_146,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_280_300,                35513
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_36_37,                  192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_4,                 7996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_300_320,                86914
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_146_147,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_37_38,                  166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_38_39,                  164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_0_1,                24582
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_39_40,                  230
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_320_340,               265152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_0,                14172
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_147_148,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_1,                 7843
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_40_41,                  185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_1_2,                21839
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_41_42,                  103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_340_360,               175029
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_20,                22404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_148_149,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_20,                21972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_149_150,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_0,                14638
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_360_380,               153174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_4,                 1413
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_380_400,               107340
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_1,                 6827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_150_151,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_21,                14770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_4,                  498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_400_420,               118621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_42_43,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_2_3,                18423
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_151_152,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_21,                14477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_43_44,                   76
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_3_4,                15777
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_44_45,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_420_440,                98272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_0,                10463
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_45_46,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_4_5,                14637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_46_47,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_440_460,               157635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: fused_instr,               179077
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_460_480,               513792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_1,                 5986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_152_153,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_480_500,               421800
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_153_154,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_22,                17418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_5_6,                14674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_154_155,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_22,                17099
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_500_520,               385573
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_47_48,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_0,                11103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_520_540,                65482
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_155_156,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_48_49,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_6_7,                13464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_49_50,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_7_8,                12967
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_50_51,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_0_1,                21289
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_51_52,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_540_560,              1013837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_156_157,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_1,                 5249
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_157_158,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               318336
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_23,                10901
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_158_159,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_0,             11976982
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_1,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req,                40880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req_stall,                  271
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_560_580,               798085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_580_600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_159_160,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_23,                10683
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_600_620,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_52_53,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_1_2,                18737
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_req,               143377
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_0,                 7888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_160_161,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,               358303
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_620_640,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_1,                 4400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_161_162,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_24,                13281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_162_163,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_24,                13015
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_163_164,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_0,                 8574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_640_660,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_164_165,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_1,                 4037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_660_680,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_165_166,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_25,                 7895
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_680_700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_166_167,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_25,                 7737
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_53_54,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_2_3,                15437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_700_720,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_167_168,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_54_55,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_3_4,                12968
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_55_56,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_4_5,                11888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_56_57,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                61709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_req,                38371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                34404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall,                 9523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                11242
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                 2111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall,                 1281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                37007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                32215
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshr,                  234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                18036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR.freeList: empty,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_0,                 5736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_720_740,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_1,                 3311
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_168_169,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_740_760,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_169_170,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_26,                10499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_760_780,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_5_6,                11996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                 4756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mainpipe,                  522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                13448
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                 2562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_780_800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_6_7,                10924
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_57_58,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                48798
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_800_820,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_7_8,                10466
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_58_59,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_26,                10329
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_170_171,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_0,                 6967
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_820_840,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                28508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mainpipe,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall,                  244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_840_860,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_59_60,                 1977
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_0_1,                 3293
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_1,                 3166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_171_172,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_860_880,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall_for_noSpace,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access,              5627760
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_172_173,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_27,                 5838
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_880_900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_173_174,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: hit,              5601225
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_27,                 5728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sum,            136387010
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_1_2,                 3102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_900_920,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_0,                 4234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_mean,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_2_3,                 2986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access0,               122232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sampled,              2760850
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_3_4,                 2809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_4_5,                 2749
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_toReqArb_stall,                 1281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_dir,                 6420
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_buf_full,                53786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: NewDataNestC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_dir,                  984
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall,                  199
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall_for_noSpace,                   73
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_920_940,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_5_6,                 2678
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_overflow,               405899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access1,                96215
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_0_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_6_7,                 2540
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_2_4,                77548
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_7_8,                 2501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_4_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access2,                52732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_940_960,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_toReqArb_stall,                  907
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_3_4,                18562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_6_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_960_980,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkC,                 1022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_buf_full,                42814
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_1,                 2397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_174_175,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_980_1000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_28,                 8625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access3,               178126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_28,                 8461
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_8_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_10_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_12_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access4,                59474
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_0,                 5673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1000_1020,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: NewDataNestC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_3_4,                60356
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_14_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_4_5,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_16_18,                 7974
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_175_176,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_1,                 2682
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access5,                62523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_29,                 4868
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_176_177,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_29,                 4787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_177_178,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access6,                47848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_178_179,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_0,                 3539
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_5_6,                57068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_18_20,                82195
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1020_1040,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch,                 9122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshrTask,                 1394
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_179_180,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_1,                 1960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access7,                76785
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_30,                 7862
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1040_1060,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mshrTask,                  301
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1060_1080,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_20_22,                85433
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch_not_ready,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req,                39625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_30,                 7724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1080_1100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,               718705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access8,               128562
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1100_1120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_22_24,               159328
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_miss,                 5074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req_stall,                  250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access9,                28330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1120_1140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 3521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_24_26,               196730
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_180_181,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access10,                69880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_0,                 4981
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_181_182,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_all,              1068566
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1140_1160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_26_28,               194370
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1160_1180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access11,               158142
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_1,                 2442
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_182_183,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,               626715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_req,               127789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_2,               535597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,               507205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1180_1200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_not_accessed,               595130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_28_30,               186310
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,               617171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1200_1220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access12,                33687
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_183_184,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_31,                 4439
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_184_185,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access13,               165874
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_185_186,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_2,               342453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_req,                29398
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,               651796
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall,                 7049
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,               651073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_30_32,               198491
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1220_1240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall,                  907
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_32_34,               164606
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_34_36,               146338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,              2030808
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access14,                68685
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1240_1260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,              2035107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_36_38,               132039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: early_prefetch,                30406
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1260_1280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_38_40,               118226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_receive,              4323762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1280_1300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access15,                83967
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_31,                 4365
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1300_1320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,              8509196
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_send_piq,               194824
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_40_42,               100952
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1320_1340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_fencei,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_0,                 2992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_186_187,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_1,                 1694
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_187_188,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,              1335262
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mainpipe,                  427
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,              1335915
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_42_44,                83292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_behind,              2914338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_44_46,                67769
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1340_1360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_miss,                19934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_46_48,                57499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1360_1380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_32,                 7882
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access16,               330345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_188_189,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_32,                 7742
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1380_1400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,              9579563
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_2,               936488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access17,               169494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_48_50,                50248
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_except,                20994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_50_52,                45731
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_mainPipe,               274126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_52_54,                42202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_0,                 4989
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_189_190,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access18,               114167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_1,                 2449
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_190_191,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1400_1420,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_2,               940940
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_2,             10389241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,              1847966
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,              1847966
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,              1223283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_dir,                 4720
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_missUnit,                10232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_54_56,                38758
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_cache,              1175855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_56_58,                33372
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_191_192,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access19,               195717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_192_193,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_33,                 4201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_193_194,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access20,                40223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_33,                 4131
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_194_195,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1420_1440,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,              1223283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_dir,                  669
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_2,               864132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_2,               864132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_0,               664837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkC,                  695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_58_60,                30335
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_pmp,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1440_1460,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_0,                 3101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_195_196,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access21,                27778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_196_197,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_1,                 1677
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_197_198,                   93
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access22,                79625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_34,                 9757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_198_199,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_pf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_60_62,                28976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,               653854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1460_1480,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_34,                 9585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshrTask,                 1263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,               293816
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1480_1500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_0,                 6171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_199_200,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1500_1520,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_1,               537806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,               528050
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_62_64,               432128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_1,                 2860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_200_201,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_35,                 4871
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access23,               152027
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_201_202,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_35,                 4809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1520_1540,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mshrTask,                  243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,               214734
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req,                41220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_2,               516425
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req_stall,                  266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,               507962
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_req,               136363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,            293804384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_0,                 3490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_202_203,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_1,                 1948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access24,                67806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              1367186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1540_1560,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,               201198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1560_1580,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_36,                11978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access25,                53257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_36,                11723
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_203_204,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,               198173
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1580_1600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_0,                 7650
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access26,               146376
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_1,                 3427
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_204_205,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1600_1620,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_3,               397721
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                 7085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,               390983
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_req,                37835
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,               126777
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall,                 8932
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_4,               287528
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,               282773
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall,                 1242
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,               125726
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1620_1640,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                66312
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_piq,                 4232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               682368
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access27,                35073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_205_206,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_37,                 6083
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshr,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_5,               170175
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,               167345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1640_1660,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mainpipe,                  541
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_37,                 5981
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_206_207,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_0,                 4292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access28,                86666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_1,                 2398
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                59250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_207_208,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_38,                14810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              3047601
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count,                 7302
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1660_1680,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               449073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source0,                  232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1680_1700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               779490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source1,                 7070
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access29,                77605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_38,                14523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1700_1720,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble_when_ftq_full,                21589
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_6,               154697
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,               152444
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,               156250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mainpipe,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                70860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,               156246
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_208_209,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access30,               254257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_209_210,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1720_1740,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                23018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_0,                 9606
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_210_211,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access31,                71770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_211_212,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_1,                 4585
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_212_213,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access32,               405167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_39,                 8346
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_213_214,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1740_1760,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: redirectAhead_ValidNum,               197548
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_busy,               147118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fromBackendRedirect_ValidNum,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_idle,             11829900
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1760_1780,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access33,                78698
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_39,                 8187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: toBpuRedirect_ValidNum,               269787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1780_1800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_0,                 5959
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_214_215,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access34,                59034
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_215_216,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_1,                 3330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1800_1820,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                60044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                59176
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sum,             19999972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1820_1840,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_dir,                 6101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                23018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1840_1860,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                29394
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                23018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                86845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access35,               150433
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_40,                18373
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_216_217,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access36,               121026
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_217_218,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_40,                18013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                85805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_dir,                  924
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                40728
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                19263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: ptw_ppn_af,                   89
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_218_219,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_mean,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_count,                 7353
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_0,                12146
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1860_1880,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,               156250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_cycle,               118129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sampled,              3227909
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access37,                58964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1880_1900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_219_220,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_1,                 5525
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access38,               222719
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_220_221,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_41,                11147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_221_222,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                26640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,               105134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                26388
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkC,                  991
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1900_1920,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access39,               137546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_41,                10942
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_222_223,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                17502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshrTask,                 1324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                47810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                12223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1920_1940,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                10795
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                47297
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1940_1960,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1960_1980,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_0_1,                  717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_223_224,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_0,                 7786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access40,               107228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_1,                 4247
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_224_225,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access41,               197945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_225_226,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1980_2000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access42,               175057
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                27278
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mshrTask,                  324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                  674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2000_2020,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access43,               277770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_42,                23477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req,                39786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2020_2040,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access44,                50900
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access,              1609364
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                 1536
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req_stall,                  241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                16041
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                  426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_req,               129174
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_226_227,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access45,               171487
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_42,                22977
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_227_228,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2040_2060,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: hit,              1581231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1_2,               282851
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2060_2080,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access0,               490400
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2_3,               445162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2080_2100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access1,                 1313
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3_4,               377852
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access2,                 3821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4_5,               294621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access46,               311992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_0,                15706
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_228_229,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2100_2120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access3,                35583
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5_6,               223645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access4,                 9756
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6_7,               199512
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access5,                 7464
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7_8,               166978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access6,                 5984
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8_9,               204220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2120_2140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_1,                 7789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_229_230,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_43,                14817
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_230_231,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access47,               326477
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_43,                14533
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_231_232,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_0,                10359
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_232_233,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill0,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_233_234,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_1,                 5571
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_234_235,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_44,                30363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2140_2160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_235_236,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill1,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_236_237,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_44,                29732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill2,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_237_238,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2160_2180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9_10,               309215
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access7,                 2371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10_11,               263762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access8,                80130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11_12,               127244
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access9,                 3586
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_0,                20395
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_238_239,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2180_2200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                15929
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                 1446
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                13293
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                  664
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                  480
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                28339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                  614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_req,                30424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                28129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                  865
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall,                 7290
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                19291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                  715
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                12402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                 1103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall,                  912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                12344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                  860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                11533
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                  550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                19583
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                  435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mainpipe,                  350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                  713
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                19467
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                  494
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access10,                10099
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12_13,                93427
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access11,                44518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13_14,                58801
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                  357
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill3,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_239_240,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_1,                 9619
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                15531
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                  555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mainpipe,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access12,                 5162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14_15,                59618
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access13,                 7528
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15_16,                68118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access14,                10166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16_17,                52166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access15,                10397
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                  496
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                11192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                  328
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                  386
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2200_2220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                11171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2220_2240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access16,                19119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sum,               374829
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access17,                26204
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_mean,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access18,                 7356
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2240_2260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                10791
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_16,                15064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_dir,                 5007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2260_2280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_16,                14985
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                  690
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2280_2300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sampled,                35410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access19,                 5478
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access20,                10994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2300_2320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                  486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access21,                 6000
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1_2,                  997
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_240_241,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_45,                20566
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_241_242,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill4,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_45,                20142
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_242_243,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2_3,                 1530
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access22,                 5430
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_0,                14197
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_243_244,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill5,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_244_245,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                 1056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_16_0,                13141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                  861
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_17,                 8393
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                  940
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_dir,                  648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_17,                 8380
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                 1159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_17_0,                 8377
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2320_2340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkC,                  708
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_1,                 7678
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_245_246,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3_4,                 1917
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access23,                 3307
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4_5,                 1866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access24,                 5049
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5_6,                 1912
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2340_2360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                 1374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_18,                12963
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2360_2380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                  547
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshrTask,                 1265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_46,                40746
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill6,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_46,                39958
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_18,                12922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                  628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_18_0,                11835
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                  433
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mshrTask,                  272
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_19,                 3827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                  664
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grant_req,                 5132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_19,                 3819
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                  483
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_19_0,                 3141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                70579
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grantdata_req,                 5132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access25,                 2784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6_7,                 2032
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access26,                 9413
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7_8,                 1938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill7,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_0,                26866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8_9,                 1476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access27,                11308
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2380_2400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_1,                12573
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_246_247,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_47,                28945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2400_2420,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9_10,                 1383
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access28,                19009
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_20,                11569
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10_11,                 1355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access29,                 7524
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_247_248,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_47,                28371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_248_249,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill8,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_0,                19339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2420_2440,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_accessackdata_req,                 1349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2440_2460,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access,                 8978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_20,                11536
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2460_2480,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access30,                36539
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11_12,                 1507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access31,               116819
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2480_2500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: hit,                 2782
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_20_0,                 8498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2500_2520,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12_13,                 1095
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2520_2540,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_1,                10892
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_249_250,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_48,                57381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2540_2560,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13_14,                 1476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access32,                50117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_hintack_req,                16007
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_21,                 2012
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access0,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_21,                 2006
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access1,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_21_0,                 1021
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access2,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_release_req,                18392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_22,                 8873
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit,               120888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access3,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_hit,                33039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_22,                 8861
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access4,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_hit,                30646
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_22_0,                 2863
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: retry,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access5,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_48,                56149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill9,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_0,                36807
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_250_251,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2560_2580,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_1,                17085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_251_252,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_49,                42607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss,                22489
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2580_2600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access33,                40349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14_15,                  982
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_49,                41792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill10,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_252_253,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill11,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2600_2620,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_miss,                 5132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_23,                  900
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access6,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_miss,                 1349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_23,                  899
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access7,                   76
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_23_0,                  358
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access8,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_24,                 3681
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_0_1,                28248
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_24,                 3668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access9,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15_16,                 1323
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access34,                48484
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16_17,                12621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access35,                26324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2620_2640,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access10,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_24_0,                 1221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_1_2,                22746
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_25,                  348
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_2_3,                18699
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access11,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_25,                  348
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_3_4,                17008
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access12,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_25_0,                  180
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_4_5,                15532
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_26,                 1736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access13,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_26,                 1729
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access14,                   81
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_5_6,                14243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_26_0,                  902
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access15,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_6_7,                13631
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_27,                  117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access16,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_7_8,                13270
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2640_2660,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_27,                  117
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access17,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sum,              1315736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access36,                16280
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_mean,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access37,               210690
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2660_2680,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill12,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_0_1,                24984
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_27_0,                  108
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_0,                28467
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_253_254,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill13,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_1,                15202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_254_255,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_50,                83736
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_28,                 1294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_1_2,                19681
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_28,                 1292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2680_2700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_255_256,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill14,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_256_257,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_50,                81972
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_2_3,                15754
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access18,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_28_0,                 1101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_3_4,                14143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access19,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access38,                 8148
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sampled,               160349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2700_2720,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access39,                21284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2720_2740,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_0,                53056
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_257_258,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access40,                24604
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_258_259,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill15,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_259_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_1,                25082
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_260_261,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_51,                63388
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_261_262,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill16,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_51,                62229
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_262_263,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2740_2760,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access20,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_4_5,                12786
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_29,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access21,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_29,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_5_6,                11600
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access22,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_29_0,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_6_7,                11096
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2760_2780,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1_2,                24522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access41,                15451
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_7_8,                10844
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access23,                  135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_0_1,                 3264
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_30,                 1342
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill17,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_263_264,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_0,                41815
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2780_2800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_264_265,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill18,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_265_266,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_30,                 1341
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access24,                  100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_30_0,                 1152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2_3,                20837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access42,                17060
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2800_2820,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3_4,                 5836
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access43,                19238
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill19,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_266_267,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_1,                21098
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2820_2840,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_31,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access25,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_1_2,                 3065
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_31,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access26,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_2_3,                 2945
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_31_0,                   59
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_3_4,                 2865
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access44,                25426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4_5,                 4239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access45,                72827
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5_6,                  975
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_32,                 4929
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_4_5,                 2746
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_32,                 4918
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_5_6,                 2643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_32_0,                 4781
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access27,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_6_7,                 2535
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_33,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access28,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_7_8,                 2426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_33,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access29,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2840_2860,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_3_4,                18392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_33_0,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6_7,                 4763
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access46,                29128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7_8,                12476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access47,                17316
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2860_2880,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_267_268,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_52,               124546
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill20,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_268_269,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access30,                  136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_34,                10779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access31,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_34,                10762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_52,               122037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill21,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_0,                82312
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_269_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill0,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8_9,                 3502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access32,                   75
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_34_0,                10567
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_3_4,                60692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_35,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access33,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_4_5,                  165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_1,                39866
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_270_271,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2880_2900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_35,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access34,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_5_6,                63687
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access35,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_35_0,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access36,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_271_272,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill22,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_53,                98371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_272_273,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_53,                96503
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill23,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_273_274,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_0,                64889
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9_10,                 2787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill1,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch,                 9078
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access37,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_36,                12143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_36,                12095
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2900_2920,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill2,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10_11,                24136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_1,                33090
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_274_275,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_36_0,                11412
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_miss,                 5132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access38,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_37,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 3455
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_37,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access39,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_37_0,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_all,              1023457
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access40,                   92
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_38,                16132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access41,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_38,                16039
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_not_accessed,               568869
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access42,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_38_0,                12584
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access43,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_39,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access44,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_39,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access45,                   66
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: early_prefetch,                29890
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_39_0,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access46,                  116
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grant_req,                 4625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_40,                31276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2920_2940,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill3,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11_12,                 4595
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2940_2960,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill24,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_275_276,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12_13,                 6901
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill4,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13_14,                 8450
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill5,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14_15,                 7727
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill6,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2960_2980,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access47,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_54,               196053
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill25,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_276_277,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_54,               192237
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2980_3000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_40,                30879
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill0,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grantdata_req,                 4625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_40_0,                17263
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_277_278,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_0,               126320
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3000_3020,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_278_279,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill26,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_1,                56790
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_279_280,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3020_3040,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15_16,                 9201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill7,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3040_3060,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill27,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_280_281,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_55,               152611
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill28,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_281_282,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_55,               149802
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_282_283,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_accessackdata_req,                 1268
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill1,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_41,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3060_3080,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_0,               100993
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16_17,                19402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3080_3100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_41,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_hintack_req,                16048
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_41_0,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill2,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_42,                91407
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill3,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_42,                89834
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3100_3120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_283_284,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sum,   406958940299837076
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3120_3140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill4,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_mean,          62897496303
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill8,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3140_3160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sampled,              6470193
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_release_req,                17845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill5,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit,               107233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill6,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_42_0,                33843
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_hit,                25521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill7,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_43,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_hit,                25746
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill8,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill9,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill10,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill9,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3160_3180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_284_285,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill29,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_285_286,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_1,                51792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_286_287,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: retry,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_43,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3180_3200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill30,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_287_288,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3200_3220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_43_0,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss,                21941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill10,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_44,               291161
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_288_289,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill31,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_289_290,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_56,               322303
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3220_3240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_44,               286099
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_miss,                 4625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill11,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_44_0,                75387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3240_3260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_miss,                 1268
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_45,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill11,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_overflow,              1480508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3260_3280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_45,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill12,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_45_0,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill13,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3280_3300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_56,               315956
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_290_291,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill12,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_0_1,                74509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill13,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3300_3320,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_0_1,                24874
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_46,               431211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill14,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_1_2,                21780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_46,               423335
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3320_3340,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill14,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_0,               202199
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_291_292,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1_2,               129636
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill15,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_292_293,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_1,                81640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2_3,               209840
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_293_294,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_57,               253074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_294_295,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_57,               248605
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill16,                   53
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3_4,               197529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_295_296,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_0,               159050
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_2_3,                16589
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_46_0,               138176
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_3_4,                14443
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3340_3360,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_47,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill15,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3360_3380,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill32,                   76
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_296_297,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_1,                83205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_297_298,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill33,                   72
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_298_299,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_47,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill16,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_4_5,                14073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_47_0,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill17,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3380_3400,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_58,               490778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_299_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4_5,               131614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill17,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5_6,               141555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,              4226568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_5_6,                12938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sum,              3935381
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_6_7,                12508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_7_8,                11969
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill18,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6_7,               153681
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill19,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7_8,               205177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3400_3420,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_58,               482197
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill34,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_0,               297462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,              1916965
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill18,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_0_1,                21668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill19,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_1_2,                18740
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_overflow,               587948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill20,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_2_3,                13709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,              9807018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill21,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8_9,               163006
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill20,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9_10,               146970
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill21,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10_11,               204220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill35,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,              1941276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3420_3440,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_3_4,                11695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill22,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_4_5,                11379
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,               992565
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill23,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_5_6,                10367
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_2_3,              1177434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill24,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_6_7,                10084
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3440_3460,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill36,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11_12,               319798
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill22,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3460_3480,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_1,               124278
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill37,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,              1987490
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_59,               415001
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,              2087428
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill38,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_59,               407988
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                 9665
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12_13,               150358
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill25,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_7_8,                 9591
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill26,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_0_1,                 3206
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: full,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill27,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_0,               262648
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill39,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                 9745
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill23,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13_14,               168621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3480_3500,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,              1553230
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_1_2,                 3040
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,               979944
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill28,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_2_3,                 2880
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_2,               716265
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3500_3520,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14_15,               179344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill24,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15_16,               191198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill25,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3520_3540,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_3_4,                 2748
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill29,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill26,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16_17,              3703137
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3540_3560,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill27,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sum,            293804367
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,              1289187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill30,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,               831793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_4_5,                 2694
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill31,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_2,               443032
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_5_6,                 2571
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3560_3580,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_mean,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_1,               126614
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                 9426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill32,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3580_3600,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill28,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill40,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_60,               760782
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                 9779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_60,               748246
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill41,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill33,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,               947029
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_0,               422219
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,              1003435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill42,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_1,               168666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,              1100277
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_61,               669502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,               942503
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill43,                   61
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_61,               658316
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                10101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_0,               402311
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill29,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0_1,                 2283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill30,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1_2,               180476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill31,                   44
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2_3,               239500
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill32,                  122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3_4,               300214
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill33,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4_5,               309858
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,               289298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5_6,               300414
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill34,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6_7,               308418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill44,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                10129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_1,               197284
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                10176
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,               287979
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_6_7,                 2424
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill34,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3600_3620,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill35,                  115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7_8,               307320
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3620_3640,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill36,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8_9,               318142
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3640_3660,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_62,              1079460
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill45,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                10033
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill37,                  114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9_10,               340017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill38,                  121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3660_3680,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill35,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_7_8,                 2378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_62,              1062738
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill46,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_0,               503820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: mainPipe_stage1_block_by_piq_cycles,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3680_3700,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10_11,               389710
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill39,                  131
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_3_4,                17845
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,               190949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill36,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,               168875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill37,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3700_3720,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill38,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                71346
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3720_3740,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill40,                  150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11_12,               433529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,                59305
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill39,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_3_4,                52257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3740_3760,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_0_only_hit_in_ipf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill47,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_1_only_hit_in_ipf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_1,               190630
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,              1103472
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_fire,                27813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_63,               921233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                 1261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_valid,                27813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_63,               906807
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill41,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12_13,               444231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill42,                  158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_0,               525004
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_4_5,                  107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13_14,               445823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill43,                  173
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_1,               241603
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill40,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_0,               175985
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_5_6,                51268
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill41,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch,                 8645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill42,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill43,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_0,               121128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_cannot_enq,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill44,                  232
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14_15,               447016
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_miss,                 4625
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill45,                  210
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15_16,               445608
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill46,                  213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16_17,               422843
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill47,                  218
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 3463
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill44,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_all,              1104744
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3760_3780,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                  432
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17_18,               415015
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                 2126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18_19,               335311
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_valid,                27813
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3780_3800,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill45,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,                61474
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill46,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3800_3820,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_not_accessed,               624319
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                55159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill47,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                24281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_alloc,                 2160
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19_20,               302479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_num,             13660874
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_update,                25653
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sum,             11662212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                21860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_1,               176822
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3820_3840,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20_21,               267181
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3840_3860,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21_22,               241456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3860_3880,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22_23,               215191
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                 1375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3880_3900,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: early_prefetch,                29683
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_1,                47122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3900_3920,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_1,                32479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23_24,               200069
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_2,                26429
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_2,                31692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_2,                12832
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: hash_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                31627
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24_25,               189068
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                31627
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_sent,                 4598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25_26,               175072
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_evict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             11976891
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_2,                11296
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_2,                53266
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_2,                40364
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,              3615351
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_succ,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,              3691810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                  672
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,              7445624
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,              2082975
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3920_3940,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26_27,               163274
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27_28,               150924
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_valid,                 4598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,              2093470
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_overflow,               645854
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3940_3960,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,              8021909
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,              6181652
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_evict,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,              2302600
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3960_3980,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28_29,               142044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_miss,                 2438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_2,              1203446
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_real_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_2,              1403112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_replayCarry,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_2,              9214328
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             11976390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_wayPrediction,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,              3071530
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                  582
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid,              1236233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_2_3,              1764537
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_updated,                 2160
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_3_4,              1728228
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid_not_ready,              1236233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29_30,               131449
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3980_4000,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: full,                75695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4000_4020,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30_31,               124194
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_page_fault,                   60
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4020_4040,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,              3226994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                  672
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_access_fault,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31_32,               115788
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,              1775538
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_0,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_not_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,              1902655
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32_33,               109635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4040_4060,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_0,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid,               908704
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_2,              1136292
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_1,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4060_4080,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33_34,               100582
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_valid,                90077
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sum,            130006897
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34_35,                93354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35_36,                87000
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_mean,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                39289
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36_37,                80836
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid_not_ready,               908704
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_1,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37_38,                77213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                39301
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_pipe_unready,                40064
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,             15965905
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38_39,                72610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                19661
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_alloc_harzard,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_overflow,                75695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_2,              1221861
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                19664
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39_40,                68087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,             15882757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40_41,                64037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_update_harzard,                 3043
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,              2944349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_2,                11506
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41_42,                60788
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,               742447
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42_43,                56931
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               768257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_fire,                48155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,               669378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43_44,                54173
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_2,                11522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,               593078
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_3,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_prefetche_queue_busby,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_2,             15892227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44_45,                51207
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,               531324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sum,                94310
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,               528760
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45_46,                48596
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_3,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46_47,                45717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_3,                10354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47_48,                44036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,               417390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,               379446
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_0,               780005
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,               754362
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_not_fire,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48_49,                42033
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_3,                10371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49_50,                40002
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,               243913
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_3,             15821685
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50_51,                38637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,               339747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,               309893
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                33092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51_52,                36959
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                33092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52_53,                35782
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_1,               536434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_1,                34291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53_54,                35072
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_1,                34291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,               651796
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,               520037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,               289806
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54_55,                33384
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                33521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55_56,                31531
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                33273
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_0_1,             11897079
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,               251936
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56_57,                31114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                22754
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,               199669
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,               207527
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,               184434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_1_2,                66824
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                31745
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57_58,                30180
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                13757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,               178548
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_2_3,                12021
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,               174457
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58_59,                30412
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                13626
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59_60,                30506
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_2,               642127
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,               616990
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,               610085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,               234513
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_3,               408101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_16_17,               142102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                12766
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60_61,                31479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_3_4,                  935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_17_18,               131411
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                13848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61_62,                33356
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_18_19,               125192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_4_5,                  151
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_2,               734415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62_63,                38939
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_19_20,               130803
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,               391568
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_7,                  164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,               148793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63_64,                51797
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                 1036
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_7,                  164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_4,               527629
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_20_21,               120355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_5_6,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                  922
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64_65,              1487115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                  942
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_21_22,               100871
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_22_23,                85550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                  628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                  962
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,               506313
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_2,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                 1588
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,               322456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_23_24,                77631
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_24_25,                76978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                 1563
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,              4310619
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                 1276
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                 3789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_25_26,                62637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_26_27,                61523
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                64437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                 1164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,              2565092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,               202841
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_8,                  149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_27_28,                60595
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                  115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,               278022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                  114
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_5,               301766
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_8,                  149
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_3,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,               284948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_9,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,                88087
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                 3628
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_28_29,                63022
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_6,               417521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_9,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_29_30,                56404
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,               397881
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sum,                  468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,               163876
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_30_31,                49213
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_7,               228986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               213335
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_31_32,                46555
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                35410
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                61716
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                  223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,              3337505
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_8,               316134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                61255
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                  223
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                16624
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_0_1,             11976671
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,               298599
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_32_33,                42294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                  224
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,               280582
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_1_2,                  243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,               121938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_33_34,                38935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_34_35,                36610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,               160349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_35_36,                41714
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sum,                85612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_36_37,                44092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                86236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,               106856
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_2_3,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_9,               170790
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_37_38,                36754
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,               155509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_3_4,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 3530
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_38_39,                33248
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,               462518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,              2477382
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                48013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_39_40,                34088
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_10,               219971
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_40_41,                31703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                  165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                14259
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                  165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                31045
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,               205597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 9436
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                  166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                82310
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                 4725
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_11,               109233
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_41_42,                33046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_0_1,             11897770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sum,                  466
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,                98414
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_42_43,                36391
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_1_2,                73416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,              3194837
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_8,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                33101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_2_3,                 5345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_12,               131765
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_43_44,                37406
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_3_4,                  438
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,               142668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_8,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_44_45,                36859
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,               121493
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_4_5,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                 8409
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,              2725441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_1,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_45_46,                35356
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                50224
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_46_47,                36295
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                59331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_9,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_0_1,             11976673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                52125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_47_48,                33917
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                19621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_1_2,                  241
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_14,                83740
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                  809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_2_3,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,                76319
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,              1830853
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_48_49,                40851
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_9,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                56530
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_49_50,                37697
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_0,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,              4153692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_1,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,              1332939
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                29872
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_3_4,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                30594
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_50_51,                41179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,               149107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_51_52,                40442
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_52_53,                54684
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                26366
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_53_54,                58349
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                11304
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_16,                58378
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                33206
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_54_55,                33785
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                 7525
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_55_56,                31508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_16,                52875
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,               156927
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_56_57,                33981
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_11,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,               496337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_57_58,                36666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_16_0,                20279
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_58_59,                38732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                82608
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_11,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_17,                17122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                 3187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_59_60,                42408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_60_61,                32887
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_17,                14413
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_17_0,                 6673
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_1,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                 5906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_61_62,                27108
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_62_63,                21948
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                11261
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,              1611873
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_63_64,               106757
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_18,                38025
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,             93980574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_18,                33721
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sum,                 8698
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_18_0,                14095
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_13,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,               804564
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,               686730
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_13,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_19,                10379
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,               737664
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,               659799
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_1,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_19,                 8597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,               326230
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_19_0,                 3964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,               285674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_20,                26784
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_20,                23545
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_0_1,             11968419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,               250055
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_20_0,                10158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,               223529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_1_2,                 8498
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_21,                 6565
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                 7560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_21,                 5330
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_2_3,                  100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                 7345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_21_0,                 2705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_15,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                 9209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_22,                20044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_15,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                 8303
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_22,                17415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,              1350191
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_22_0,                 7486
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_1,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,              1247938
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,               511493
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_23,                 4221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_16,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,               461121
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_23,                 3451
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_23_0,                 1934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_24,                15069
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_24,                12906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,              1147770
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_24_0,                 5644
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_17,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_0,               915766
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_25,                 3399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_25,                 2789
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_0,               748911
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_25_0,                 1250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_18,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_26,                11416
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_0,               426130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_26,                 9795
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_0,              1841617
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_26_0,                 4321
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_0,               434148
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sum,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_27,                 2197
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_0,               780666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_27,                 1779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_0,               234440
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_27_0,                  927
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_0,               442814
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_28,                 9529
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_0,               381760
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_20,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_28,                 7820
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_0,                49202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_0,                41599
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_0,                22059
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_28_0,                 3472
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_1,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_0,                12771
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,             16864454
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_21,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_29,                 1249
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,               416525
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_21,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_29,                  974
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,               270291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,               377503
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_29_0,                  584
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,               212057
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_30,                 8829
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_30,                 7291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,               182473
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_22,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,               139659
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_30_0,                 3103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_22,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,               106732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_31,                  964
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                71717
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_31,                  768
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                  709
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_31_0,                  434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                  402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_23,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_32,                11316
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                  903
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_23,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_32,                 9521
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                  554
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_0,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_32_0,                 3636
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,               358451
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_33,                  668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_33,                  512
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,               220658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_24,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,               201028
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_33_0,                  322
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_24,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,                82202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_34,                20202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_0,                  158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_34,                17511
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_1,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,               609957
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_34_0,                 5758
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_25,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_1,               526703
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_35,                  450
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_25,                   86
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_35,                  329
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_0,                   84
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_1,               412890
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_35_0,                  216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_36,                46935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_26,                  221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_1,               238428
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_36,                42507
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_26,                  221
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_36_0,                12768
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_0,                  214
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_1,               520934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_37,                  324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_1,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_1,               116852
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_37,                  260
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_27,                  125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_1,               303821
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_37_0,                  141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_27,                  125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_1,                55914
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_38,                88344
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_0,                  126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_1,               147734
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sum,             18617055
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_1,                72418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_1,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_38,                80810
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_1,                 1499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_28,                  437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_1,                  738
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_38_0,                23843
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_28,                  436
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_1,                 2044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_0,                  402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_39,                  245
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_1,                 1124
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_39,                  171
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_1,                  136
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sum,              9728103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_39_0,                   99
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_29,                  505
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_40,               139951
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_29,                  503
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_0_1,              5325387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_0,                  508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_40,               130153
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_1,                  476
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_40_0,                27408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_1_2,              1658281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,              7681013
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_2_3,              1753282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,              1935185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_41,                  163
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_30,                 8712
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,              1037080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_3_4,              1193957
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_30,                 8655
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,               612107
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_4_5,              1064951
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,               301992
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_0,                 7733
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_41,                  118
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,               171212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_5_6,               493069
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,                98492
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_1,                 8085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_41_0,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                56257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_31,                 7259
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_42,               195139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_6_7,               329862
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                32334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_31,                 7182
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_42,               183805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_7_8,                99928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_0,                 6371
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                18208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_42_0,                30888
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_1,                 7415
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                11399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_43,                  130
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_8_9,                58178
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                 6440
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_43,                   95
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                 4282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_9_10,                  122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                 3018
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_43_0,                   67
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                79298
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_44,               249677
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                 2083
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_44,               237488
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sum,                67383
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                 1574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_44_0,                51967
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_45,                  101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_16_17,                 1132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_45,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_17_18,                  823
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_45_0,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_18_19,                  610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_46,               372814
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_19_20,                  426
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_overflow,                 3317
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_46,               362413
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,             11912951
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_20_21,                  294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_21_22,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_1_2,                64066
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_46_0,               100138
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_22_23,                  157
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_47,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: full,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_23_24,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_47,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_24_25,                  102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_25_26,                  106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sum,             18723607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_47_0,                   46
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_26_27,                   85
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_27_28,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_28_29,                   63
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,              6765762
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_29_30,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sum,              6351509
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_30_31,                   43
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_31_32,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_0_1,              4913336
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_32_33,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_33_34,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_overflow,               958864
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_1_2,              1842619
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_2_3,              1802423
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,              8366928
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_3_4,              1532429
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,              1827533
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_4_5,              1113699
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_2_3,              1782556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: full,                11098
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_5_6,               506203
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_6_7,               186551
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sum,             22263906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_7_8,                64334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_8_9,                15407
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             35863437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_overflow,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_1,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,              6910037
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_9_10,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,              1579655
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,             35930887
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               943750
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_2,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,               610665
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,               449350
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,             35863435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,               266846
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_3,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,               260549
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,               144046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,             35930883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,               122080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,              1156502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,               114569
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,              1200209
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                81979
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                77906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,              1408468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                71044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_2,              2011799
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,              1482356
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                36255
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_3,              2109412
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                33098
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                32239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_16_17,                29408
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_17_18,                19747
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_18_19,                23696
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: L2MissMatch_0,              1434373
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_19_20,                21285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_0_1,              9489389
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_1_2,              1728003
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_20_21,                13411
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_valid_train_req,              3227355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_21_22,                13468
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_0,               319999
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_3: part_tag_read_counter,               576732
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_1,              1580877
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_burst,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_22_23,                21606
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                77100
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_10,                58640
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_check,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_11,               506692
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.exceptionBuffer: exception,                 2779
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_100,                56848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_success,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                 1074
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_23_24,                 9401
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_2_3,               509133
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_fail,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_101,               606556
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_110,                12619
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_valid_num,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_111,                85124
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_replace_the_neighbor,                 7387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: prefetch_req_fire_by_generator,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_3_4,               123291
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_valid,              3630049
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.waittable: wait_table_bit_set,              5640102
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_4_5,                54819
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                80154
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_5_6,                31645
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                 1143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_6_7,                21026
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_cannot_accept,               402694
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,               478363
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_24_25,                23840
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_alloc,               448106
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_7_8,                 9479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_update,              2779249
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_25_26,                15542
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_plus_one_hit,                14236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_8_9,                 5348
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_26_27,                14239
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_minus_one_hit,                36612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_9_10,                 2134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_27_28,                13597
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_10_11,                 1073
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_valid,              3227354
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_not_send_pf,              3213392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_28_29,                 6626
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_11_12,                  460
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_decr_pf,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_29_30,                 4418
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_12_13,                  303
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_incr_pf,                13962
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_13_14,                  374
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_30_31,                 4805
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s3_pf_sent,                13962
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_14_15,                  314
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_31_32,                 1730
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sum,                  355
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_15_16,                  181
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sum,             22248421
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_sent,                13783
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_16_17,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_blocked,                  179
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: pf_sent,                27745
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sum,              4994387
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,             11976674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_32_33,                 1143
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_overflow,                 5871
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                  334
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_0_1,              9405598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_33_34,                  909
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_1_2,              1406123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_34_35,                  934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_2_3,               778548
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_3_4,               127131
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_4_5,                77999
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_5_6,                51940
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_35_36,                  560
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_6_7,                33637
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_7_8,                19150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_8_9,                26094
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_9_10,                15696
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_36_37,                  842
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_10_11,                26201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_11_12,                 1798
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_37_38,                  601
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_overflow,                 1598
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_12_13,                  331
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_38_39,                  294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,              7421090
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_39_40,                  152
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,              1152493
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_13_14,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_14_15,                  255
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_40_41,                  160
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               687571
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_15_16,                 6141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,               577133
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_41_42,                  123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,               367933
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sum,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_42_43,                  133
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_43_44,                  112
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,               264610
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_44_45,                   68
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,               327177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_0_1,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_45_46,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,               162277
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_46_47,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,               159658
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_47_48,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,               324044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,               103836
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: hash_conflict,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                76042
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,               124996
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_valid,               157645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_hit,                99635
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_miss,                58010
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,               113830
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                76960
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: pf_valid,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                61373
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_valid,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                50069
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_block,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l2_pf_valid,                   37
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: detect_stream,                 7126
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                30347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                25986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sum,                41144
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                20412
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,               264817
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_16_17,                18236
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,               182785
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_17_18,                24166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_18_19,                14646
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,               109659
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_0_1,             11938802
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_1_2,                35286
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_19_20,                12479
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_2_3,                 2929
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_20_21,                13588
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,               337445
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_21_22,                19226
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_22_23,                11687
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_23_24,                11183
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_update,                 8332
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,               150399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_24_25,                14657
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_25_26,                 7795
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_update,                 9147
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_26_27,                 1425
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_27_28,                 1609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_update,                11110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                  119
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_28_29,                 1166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_29_30,                 2251
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_update,                 9607
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_30_31,                 1419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_31_32,                  879
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_update,                 8019
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_32_33,                  915
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_33_34,                 1275
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_13_0,                   80
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_34_35,                 1979
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_14_0,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_35_36,                 2166
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_update,                 9864
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_36_37,                 1729
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_15_0,                   64
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_update,                 9558
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_37_38,                  927
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_0_1,              7902674
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_update,                 7518
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_38_39,                  158
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_1_2,              1839763
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_39_40,                  162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_2_3,               856868
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_40_41,                  134
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_17_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_41_42,                  165
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_3_4,               406227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_update,                12282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_42_43,                  132
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sum,              3786906
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_4_5,               245391
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_43_44,                  148
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sum,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_update,                14198
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_5_6,               165184
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_44_45,                  115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_6_7,               117695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,             11977011
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_45_46,                  201
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_7_8,                86734
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_8_9,                62742
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,             10577612
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_9_10,                49941
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,               872778
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_10_11,                35419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,               267706
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_46_47,                  109
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                97921
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_11_12,                29863
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                36080
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_47_48,                 1695
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_12_13,                24675
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                14092
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_13_14,                24934
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,               159552
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                13550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_14_15,                23613
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_15_16,                15874
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                 2453
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,                72294
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                 2456
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_16_17,                26216
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_17_18,                18956
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                 9575
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_18_19,                13758
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                45252
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_19_20,                 8194
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                 1103
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_20_21,                 5386
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                79552
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                 2550
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_21_22,                 3973
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                34848
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                 7986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_22_23,                 2533
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                 1812
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_23_24,                 1419
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,               249979
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                 4089
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_24_25,                 1141
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                 7037
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                 1104
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_16_17,                 2491
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                77484
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                 1044
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_25_26,                  901
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_17_18,                 3461
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,               171002
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_26_27,                  900
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_18_19,                 5339
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_27_28,                  644
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_19_20,                 3884
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                75225
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_20_21,                 2752
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_28_29,                  669
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_21_22,                 5304
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_29_30,                  484
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_7_0,                85793
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_30_31,                  531
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_22_23,                 3411
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_31_32,                 1386
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_23_24,                 2423
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_8_0,               107021
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_32_33,                  470
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_24_25,                 6278
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_33_34,                  101
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_25_26,                 3099
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_26_27,                 3609
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_9_0,                62003
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_34_35,                  169
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_27_28,                 7055
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_35_36,                  212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_28_29,                 4066
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_10_0,                36123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_29_30,                 1536
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_36_37,                  403
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_30_31,                 2255
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_37_38,                  268
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_11_0,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_38_39,                   91
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_31_32,                  657
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_39_40,                  242
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_32_33,                  144
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_33_34,                  283
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_40_41,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_34_35,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_41_42,                  129
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_35_36,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sum,              1952759
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_36_37,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_42_43,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_43_44,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_44_45,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_37_38,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_38_39,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_45_46,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_46_47,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,             11190324
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               385838
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,               126122
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,               136345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                41622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                24342
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                25502
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                12250
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                  360
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                 9755
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,              1668281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                 8978
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                 4243
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                 2525
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                 2570
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                 1255
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sum,                  361
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                 1399
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                  705
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_16_17,                  499
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkA,                  271
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_17_18,                  270
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sum,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkB,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_18_19,                  199
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_0_1,                12024
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,             11976663
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_1_2,                 5434
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                  347
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_19_20,                  187
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_2_3,                 2495
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_20_21,                  285
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_3_4,                 1337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_21_22,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,             11977011
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_0_1,              7463908
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_4_5,                  663
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_22_23,                  139
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_1_2,              1372826
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_23_24,                   83
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_5_6,                  281
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_2_3,              1184066
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_24_25,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_3_4,               576501
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_6_7,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_4_5,               399462
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_25_26,                  343
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_7_8,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_5_6,               230976
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_8_9,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_26_27,                  270
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_6_7,               152332
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_9_10,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_27_28,                  315
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_7_8,               107927
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_28_29,                  338
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_10_11,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_29_30,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_8_9,                81855
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_30_31,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_9_10,                66708
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_11_12,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_10_11,                53162
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_12_13,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_31_32,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_13_14,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_11_12,                42792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_14_15,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_12_13,                34780
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_13_14,                31622
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_33_34,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_14_15,                28600
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_34_35,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_15_16,                29315
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_16_17,                17441
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_35_36,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_17_18,                25168
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_10_15,                 2566
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_36_37,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_18_19,                18877
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_15_20,                 9859
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_37_38,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_19_20,                17688
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_20_25,                 1231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_38_39,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_25_30,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_20_21,                10345
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_39_40,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_21_22,                 6645
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_30_35,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_35_40,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_22_23,                 4954
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_23_24,                 4050
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_24_25,                 2803
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_55_60,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_25_26,                 1729
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_26_27,                 1795
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_27_28,                 1090
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,             12072643
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_28_29,                  968
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,               506621
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_29_30,                  819
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                66346
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_30_31,                  646
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_31_32,                 5167
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_95_100,                31220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                53787
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                 2085
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,               121522
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,                16125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                12734
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_40_45,                 5177
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                 3211
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_45_50,                 1318
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_50_55,                  269
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,               168897
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                18613
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_55_60,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                  809
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_60_65,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                  110
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_65_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Total,                56225
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                 3046
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,                30005
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_75_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,                20220
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,                83735
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_90_95,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,                23059
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_95_100,                11514
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                 8574
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                 2300
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,                  375
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_35_40,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_40_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_95_100,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_40_50,                 3986
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_50_60,                  161
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_60_70,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sum,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_140_150,                  188
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_150_160,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_2,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_160_170,                  570
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_170_180,                  886
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_180_190,                  694
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_190_200,                  668
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,             11977011
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_200_210,                 1792
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_210_220,                  833
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_220_230,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_230_240,                 1651
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_240_250,                  128
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_250_260,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_260_270,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_270_280,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_280_290,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_290_300,                  366
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6164
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_40_50,                 1402
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_50_60,                  159
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_60_70,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_140_150,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_150_160,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_160_170,                  196
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_170_180,                  450
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_180_190,                  282
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_190_200,                  111
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_200_210,                  949
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_210_220,                  407
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_220_230,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_230_240,                  860
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_240_250,                  155
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_250_260,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_260_270,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_270_280,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_280_290,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_290_300,                  231
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_40_50,                  508
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_50_60,                  115
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_60_70,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_140_150,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_150_160,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_160_170,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_170_180,                  234
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_180_190,                   87
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_190_200,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_200_210,                  369
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_210_220,                  195
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_220_230,                   56
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_230_240,                  366
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_240_250,                  123
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_250_260,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_260_270,                   22
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_270_280,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_280_290,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_290_300,                  135
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6194
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_40_50,                  227
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_50_60,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_60_70,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             35863437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_140_150,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_150_160,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_160_170,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_170_180,                  125
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_180_190,                   52
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,             35930887
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_190_200,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_200_210,                  150
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_2,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_210_220,                  105
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_220_230,                   57
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_2,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_230_240,                  170
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_240_250,                   62
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_2,             35863435
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_250_260,                   51
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_260_270,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_3,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_270_280,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_280_290,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_3,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_290_300,                   82
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6186
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_3,             35930883
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_40_50,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_50_60,                   36
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_60_70,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_2,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_2,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_140_150,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_150_160,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_160_170,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_170_180,                   73
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_180_190,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_0,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_190_200,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_200_210,                   70
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_210_220,                   54
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_220_230,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_230_240,                   97
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_240_250,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_250_260,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_260_270,                   17
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_270_280,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_280_290,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_290_300,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6212
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_40_50,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_50_60,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_60_70,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_70_80,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_90_100,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_140_150,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_160_170,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_170_180,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_180_190,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_190_200,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_200_210,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_210_220,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_220_230,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_230_240,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_240_250,                   28
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_250_260,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_260_270,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_280_290,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_290_300,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1504
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_40_50,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_50_60,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_60_70,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_150_160,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_160_170,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_170_180,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_190_200,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_200_210,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_210_220,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_220_230,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_230_240,                   15
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_240_250,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_250_260,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_260_270,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_270_280,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_280_290,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_290_300,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_40_50,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_50_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_80_90,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_140_150,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_160_170,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_170_180,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_200_210,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_210_220,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_220_230,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_230_240,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_240_250,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_250_260,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_280_290,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_290_300,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1390
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_40_50,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_50_60,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_180_190,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_200_210,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_210_220,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_230_240,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_250_260,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_260_270,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_290_300,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1205
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_170_180,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_210_220,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_220_230,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_260_270,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_290_300,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  459
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_50_60,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_60_70,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_180_190,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_230_240,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_240_250,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_290_300,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  802
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_250_260,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_270_280,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_290_300,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  782
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_200_210,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_290_300,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_260_270,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  437
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_290_300,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  392
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_32,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_33,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                35337
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                 1323
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                  185
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   58
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   34
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_34,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   33
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   20
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_34,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                  994
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                  389
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                   98
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_35,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   55
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                   18
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_36,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                   12
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_37,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_38,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_39,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_40,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_41,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_42,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_43,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_44,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_45,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_46,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_47,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_48,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_49,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_50,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_51,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_52,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_53,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                27001
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                 1208
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                  202
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   50
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_54,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                  666
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                  269
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                   74
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   35
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   45
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   49
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_55,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_56,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   11
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   42
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_57,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   47
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_58,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   48
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_59,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   41
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_60,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_61,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_62,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_62,                    7
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_0,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_1,                    4
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_63,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_0,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: redirect_num,               205258
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                   23
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sum,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_mean,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sampled,             11977017
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_underflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_overflow,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,             11977003
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                34701
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                 1327
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                  300
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   88
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   39
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   26
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                  943
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                  359
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                   94
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   69
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   40
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   38
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                   19
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                   25
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                   13
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   10
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    6
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   14
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                27935
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                 1192
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                  206
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   79
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   21
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   32
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                  724
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                  257
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                   78
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   65
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   30
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   31
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    9
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    8
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    5
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    3
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   16
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   27
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    2
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   24
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   29
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11977019] TOP.SimTop.l_soc.core_with_l2.l2t