[2025-09-17 22:58:00] START suite=cs trace=nutch_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2002078 heartbeat IPC: 4.995 cumulative IPC: 4.995 (Simulation time: 00 hr 00 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4013113 cumulative IPC: 4.984 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4013113 cumulative IPC: 4.984 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4013114 heartbeat IPC: 4.973 cumulative IPC: 5 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 8193295 heartbeat IPC: 2.392 cumulative IPC: 2.392 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 12426483 heartbeat IPC: 2.362 cumulative IPC: 2.377 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 16606806 heartbeat IPC: 2.392 cumulative IPC: 2.382 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 20999830 heartbeat IPC: 2.276 cumulative IPC: 2.355 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 25311435 heartbeat IPC: 2.319 cumulative IPC: 2.348 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 32892174 heartbeat IPC: 1.319 cumulative IPC: 2.078 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 42244686 heartbeat IPC: 1.069 cumulative IPC: 1.831 (Simulation time: 00 hr 03 min 16 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 54613327 heartbeat IPC: 0.8085 cumulative IPC: 1.581 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 70374035 heartbeat IPC: 0.6345 cumulative IPC: 1.356 (Simulation time: 00 hr 04 min 36 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82164927 cumulative IPC: 1.217 (Simulation time: 00 hr 05 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82164927 cumulative IPC: 1.217 (Simulation time: 00 hr 05 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.217 instructions: 100000000 cycles: 82164927
CPU 0 Branch Prediction Accuracy: 99.33% MPKI: 0.09855 Average ROB Occupancy at Mispredict: 7659
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00736
BRANCH_INDIRECT: 0.088
BRANCH_CONDITIONAL: 0.00319
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 827555
LQ_STALL: 59539
SQ_STALL: 201910


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 327.07535
REPLAY_LOAD: 166.5481
NON_REPLAY_LOAD: 9.745729

== Total ==
ADDR_TRANS: 256100
REPLAY_LOAD: 183536
NON_REPLAY_LOAD: 387919

== Counts ==
ADDR_TRANS: 783
REPLAY_LOAD: 1102
NON_REPLAY_LOAD: 39804

cpu0->cpu0_STLB TOTAL        ACCESS:      77181 HIT:      73747 MISS:       3434 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:      77181 HIT:      73747 MISS:       3434 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 632.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     446900 HIT:     315628 MISS:     131272 MSHR_MERGE:      27042
cpu0->cpu0_L2C LOAD         ACCESS:     259453 HIT:     199864 MISS:      59589 MSHR_MERGE:       4289
cpu0->cpu0_L2C RFO          ACCESS:      22925 HIT:      12764 MISS:      10161 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      80749 HIT:      25233 MISS:      55516 MSHR_MERGE:      22753
cpu0->cpu0_L2C WRITE        ACCESS:      77546 HIT:      77362 MISS:        184 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       6227 HIT:        405 MISS:       5822 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      51725 ISSUED:      51535 USEFUL:      12429 USELESS:       4393
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 107.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4986017 HIT:    4706253 MISS:     279764 MSHR_MERGE:      92446
cpu0->cpu0_L1I LOAD         ACCESS:    4986017 HIT:    4706253 MISS:     279764 MSHR_MERGE:      92446
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23811858 HIT:   23518299 MISS:     293559 MSHR_MERGE:     163044
cpu0->cpu0_L1D LOAD         ACCESS:   19593869 HIT:   19482475 MISS:     111394 MSHR_MERGE:      39258
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     285317 HIT:     228664 MISS:      56653 MSHR_MERGE:      27429
cpu0->cpu0_L1D WRITE        ACCESS:    3925049 HIT:    3805861 MISS:     119188 MSHR_MERGE:      96260
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7623 HIT:       1299 MISS:       6324 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:     338177 ISSUED:     285317 USEFUL:      25005 USELESS:       2888
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3649506 HIT:    3594337 MISS:      55169 MSHR_MERGE:      26653
cpu0->cpu0_ITLB LOAD         ACCESS:    3649506 HIT:    3594337 MISS:      55169 MSHR_MERGE:      26653
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 22.44 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23196452 HIT:   23120613 MISS:      75839 MSHR_MERGE:      27174
cpu0->cpu0_DTLB LOAD         ACCESS:   23196452 HIT:   23120613 MISS:      75839 MSHR_MERGE:      27174
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 39.23 cycles
cpu0->LLC TOTAL        ACCESS:     157570 HIT:      69109 MISS:      88461 MSHR_MERGE:        301
cpu0->LLC LOAD         ACCESS:      55300 HIT:      11551 MISS:      43749 MSHR_MERGE:         60
cpu0->LLC RFO          ACCESS:      10161 HIT:       1264 MISS:       8897 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      32763 HIT:       2404 MISS:      30359 MSHR_MERGE:        241
cpu0->LLC WRITE        ACCESS:      53524 HIT:      53498 MISS:         26 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5822 HIT:        392 MISS:       5430 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9840
  ROW_BUFFER_MISS:      78290
  AVG DBUS CONGESTED CYCLE: 4.148
Channel 0 WQ ROW_BUFFER_HIT:       2899
  ROW_BUFFER_MISS:      31461
  FULL:          0
Channel 0 REFRESHES ISSUED:       6847

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        42171         7888         1595         2911
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           39           32         2084
  STLB miss resolved @ L2C                0            8           35           28          489
  STLB miss resolved @ LLC                0           10           28           89          333
  STLB miss resolved @ MEM                0           14           96          182         3640

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              11854         2014        29869         1248         1283
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           24           25          287
  STLB miss resolved @ L2C                0            3           14           21          116
  STLB miss resolved @ LLC                0            1            8           52           70
  STLB miss resolved @ MEM                0            6           31           72         1419
[2025-09-17 23:03:16] END   suite=cs trace=nutch_phase5_core0 (rc=0)
