Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 15:52:28 2024
| Host         : DESKTOP-BA26H3B running 64-bit major release  (build 9200)
| Command      : report_utilization -file gig_ethernet_pcs_pma_0_example_design_utilization_placed.rpt -pb gig_ethernet_pcs_pma_0_example_design_utilization_placed.pb
| Design       : gig_ethernet_pcs_pma_0_example_design
| Device       : xcku060ffva1517-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  398 |     0 |    331680 |  0.12 |
|   LUT as Logic             |  378 |     0 |    331680 |  0.11 |
|   LUT as Memory            |   20 |     0 |    146880 |  0.01 |
|     LUT as Distributed RAM |   10 |     0 |           |       |
|     LUT as Shift Register  |   10 |     0 |           |       |
| CLB Registers              |  915 |     0 |    663360 |  0.14 |
|   Register as Flip Flop    |  915 |     0 |    663360 |  0.14 |
|   Register as Latch        |    0 |     0 |    663360 |  0.00 |
| CARRY8                     |    8 |     0 |     41460 |  0.02 |
| F7 Muxes                   |    0 |     0 |    165840 |  0.00 |
| F8 Muxes                   |    0 |     0 |     82920 |  0.00 |
| F9 Muxes                   |    0 |     0 |     41460 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 76    |          Yes |           - |          Set |
| 10    |          Yes |           - |        Reset |
| 44    |          Yes |         Set |            - |
| 785   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  155 |     0 |     41460 |  0.37 |
|   CLBL                                     |  101 |     0 |           |       |
|   CLBM                                     |   54 |     0 |           |       |
| LUT as Logic                               |  378 |     0 |    331680 |  0.11 |
|   using O5 output only                     |   34 |       |           |       |
|   using O6 output only                     |  233 |       |           |       |
|   using O5 and O6                          |  111 |       |           |       |
| LUT as Memory                              |   20 |     0 |    146880 |  0.01 |
|   LUT as Distributed RAM                   |   10 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   10 |       |           |       |
|   LUT as Shift Register                    |   10 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   10 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              |  915 |     0 |    663360 |  0.14 |
|   Register driven from within the CLB      |  333 |       |           |       |
|   Register driven from outside the CLB     |  582 |       |           |       |
|     LUT in front of the register is unused |  512 |       |           |       |
|     LUT in front of the register is used   |   70 |       |           |       |
| Unique Control Sets                        |   72 |       |     82920 |  0.09 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |      2160 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   57 |     0 |       624 |  9.13 |
| HPIOB            |    0 |     0 |       520 |  0.00 |
| HRIO             |   57 |     0 |       104 | 54.81 |
|   INPUT          |   28 |       |           |       |
|   OUTPUT         |   29 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       240 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       240 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    2 |     0 |        96 |  2.08 |
| BITSLICE_RX_TX   |   11 |     0 |       624 |  1.76 |
|   OSERDES        |    1 |       |           |       |
| BITSLICE_TX      |    0 |     0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |        48 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       624 |  1.12 |
|   BUFGCE             |    4 |     0 |       288 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    3 |     0 |       192 |  1.56 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    1 |     1 |        32 |  3.13 |
| GTHE3_COMMON    |    0 |     0 |         8 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |        16 |  6.25 |
| OBUFDS_GTE3     |    0 |     0 |        16 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        16 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          |  785 |            Register |
| LUT6          |  127 |                 CLB |
| LUT4          |  105 |                 CLB |
| LUT3          |   99 |                 CLB |
| FDPE          |   76 |            Register |
| LUT5          |   75 |                 CLB |
| LUT2          |   67 |                 CLB |
| FDSE          |   44 |            Register |
| INBUF         |   28 |                 I/O |
| IBUFCTRL      |   28 |              Others |
| RAMD32        |   20 |                 CLB |
| OBUF          |   18 |                 I/O |
| LUT1          |   16 |                 CLB |
| OBUFT         |   11 |                 I/O |
| SRL16E        |   10 |                 CLB |
| IDELAYE3      |   10 |                 I/O |
| FDCE          |   10 |            Register |
| CARRY8        |    8 |                 CLB |
| BUFGCE        |    4 |               Clock |
| BUFG_GT       |    3 |               Clock |
| IDELAYCTRL    |    2 |                 I/O |
| BUFG_GT_SYNC  |    2 |               Clock |
| OSERDESE3     |    1 |                 I/O |
| IBUFDS_GTE3   |    1 |            Advanced |
| GTHE3_CHANNEL |    1 |            Advanced |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| gig_ethernet_pcs_pma_0 |    1 |
+------------------------+------+


