# Reading C:/intelFPGA_pro/19.3/modelsim_ase/tcl/vsim/pref.tcl
# do flopr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/19.3/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr {C:/Users/julio/Programacao/Concepcao/MIPS/flopr/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:05:03 on Mar 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr" C:/Users/julio/Programacao/Concepcao/MIPS/flopr/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 09:05:03 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench {C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:05:06 on Mar 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench" C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv 
# -- Compiling module flopr_tb
# 
# Top level modules:
# 	flopr_tb
# End time: 09:05:06 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" flopr_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" flopr_tb 
# Start time: 09:05:07 on Mar 13,2020
# Loading sv_std.std
# Loading work.flopr_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.flopr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando o TestBench
# ---------------------
# |Linha| CLK | RST |  D  |  Q  |
# | 0 | 0 | 0 | x | ERRO
# | 1 | 0 | 0 | 0 | OK
# | 0 | 0 | 1 | 0 | OK
# | 1 | 0 | 1 | 1 | OK
# | 0 | 1 | 0 | 0 | OK
# | 1 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 0 | OK
# | 1 | 1 | 1 | 0 | OK
# Testes Efetuados = 8
# Errors Encontrados = 1
# Testes Efetuados  = 8
# Erros Encontrados = 1
# ** Note: $stop    : C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv(66)
#    Time: 360 ns  Iteration: 0  Instance: /flopr_tb
# Break in Module flopr_tb at C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv line 66
do flopr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/julio/Programacao/Concepcao/MIPS/flopr/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/julio/Programacao/Concepcao/MIPS/flopr/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr {C:/Users/julio/Programacao/Concepcao/MIPS/flopr/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:06:34 on Mar 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr" C:/Users/julio/Programacao/Concepcao/MIPS/flopr/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 09:06:34 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench {C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:06:34 on Mar 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench" C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv 
# -- Compiling module flopr_tb
# 
# Top level modules:
# 	flopr_tb
# End time: 09:06:34 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" flopr_tb
# End time: 09:06:39 on Mar 13,2020, Elapsed time: 0:01:32
# Errors: 12, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" flopr_tb 
# Start time: 09:06:39 on Mar 13,2020
# Loading sv_std.std
# Loading work.flopr_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.flopr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando o TestBench
# ---------------------
# |Linha| CLK | RST |  D  |  Q  |
# | 0 | 1 | 0 | 0 | OK
# | 1 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 0 | OK
# | 1 | 1 | 1 | 0 | OK
# | 0 | 0 | 0 | 0 | OK
# | 1 | 0 | 0 | 0 | OK
# | 0 | 0 | 1 | 0 | ERRO
# | 1 | 0 | 1 | 1 | ERRO
# Testes Efetuados = 8
# Errors Encontrados = 2
# Testes Efetuados  = 8
# Erros Encontrados = 2
# ** Note: $stop    : C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv(66)
#    Time: 360 ns  Iteration: 0  Instance: /flopr_tb
# Break in Module flopr_tb at C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv line 66
do flopr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr {C:/Users/julio/Programacao/Concepcao/MIPS/flopr/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:07:05 on Mar 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr" C:/Users/julio/Programacao/Concepcao/MIPS/flopr/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 09:07:05 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench {C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:07:05 on Mar 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench" C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv 
# -- Compiling module flopr_tb
# 
# Top level modules:
# 	flopr_tb
# End time: 09:07:05 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" flopr_tb
# End time: 09:07:11 on Mar 13,2020, Elapsed time: 0:00:32
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" flopr_tb 
# Start time: 09:07:11 on Mar 13,2020
# Loading sv_std.std
# Loading work.flopr_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.flopr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando o TestBench
# ---------------------
# |Linha| CLK | RST |  D  |  Q  |
# | 0 | 1 | 0 | 0 | OK
# | 1 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 0 | OK
# | 1 | 1 | 1 | 0 | OK
# | 0 | 0 | 0 | 0 | OK
# | 1 | 0 | 0 | 0 | OK
# | 0 | 0 | 1 | 0 | OK
# | 1 | 0 | 1 | 1 | OK
# Testes Efetuados = 8
# Errors Encontrados = 0
# Testes Efetuados  = 8
# Erros Encontrados = 0
# ** Note: $stop    : C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv(66)
#    Time: 360 ns  Iteration: 0  Instance: /flopr_tb
# Break in Module flopr_tb at C:/Users/julio/Programacao/Concepcao/MIPS/flopr/Testbench/flopr_tb.sv line 66
# End time: 09:08:18 on Mar 13,2020, Elapsed time: 0:01:07
# Errors: 12, Warnings: 0
