// Seed: 1653057687
module module_0;
  parameter id_1 = ~1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3
    , id_11,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    output supply1 id_8,
    output wor id_9
);
  assign id_11[-1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd89
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3 : -1] id_9;
  ;
  wire id_10;
  module_0 modCall_1 ();
endmodule
