// Seed: 4088849645
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri1 id_7,
    input uwire void id_8,
    output wire id_9,
    input tri id_10,
    input wand id_11,
    input tri0 id_12,
    input wand id_13,
    output tri1 id_14,
    input wand id_15,
    input tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    input supply1 id_19
);
  assign id_14 = id_15 * id_15;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  module_0(
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
