PlacerPackingHier.txt

Printing All Nets...
	Net: i_en_IBUF
		SitePinInsts: None!
	Net: GLOBAL_LOGIC0
		SitePinInsts: None!
	Net: i_din
		SitePinInsts: None!
	Net: i_rst
		SitePinInsts: None!
	Net: o_dout
		SitePinInsts: None!
	Net: i_rst_IBUF
		SitePinInsts: None!
	Net: i_din_valid
		SitePinInsts: None!
	Net: i_din_IBUF
		SitePinInsts: None!
	Net: i_ready
		SitePinInsts: None!
	Net: i_en
		SitePinInsts: None!
	Net: i_clk_IBUF
		SitePinInsts: None!
	Net: serializer_inst/o_dout_valid_OBUF
		SitePinInsts: None!
	Net: o_dout_valid
		SitePinInsts: None!
	Net: i_din_valid_IBUF
		SitePinInsts: None!
	Net: o_ready
		SitePinInsts: None!
	Net: deserializer_inst/o_ready_OBUF
		SitePinInsts: None!
	Net: i_clk
		SitePinInsts: None!
	Net: serializer_inst/Q[0]
		SitePinInsts: None!
	Net: i_ready_IBUF
		SitePinInsts: None!

Printing all EDIFHierCellInsts... (333)
	i_din_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_din_IBUF_inst, Net: i_din
			Port: i_din_IBUF_inst, Net: i_din_IBUF
	i_ready_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_ready_IBUF_inst, Net: i_ready
			Port: i_ready_IBUF_inst, Net: i_ready_IBUF
	o_dout_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_dout_OBUF_inst, Net: o_dout_OBUF
			Port: o_dout_OBUF_inst, Net: o_dout
	o_dout_valid_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_dout_valid_OBUF_inst, Net: o_dout_valid_OBUF
			Port: o_dout_valid_OBUF_inst, Net: o_dout_valid
	i_din_valid_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_din_valid_IBUF_inst, Net: i_din_valid
			Port: i_din_valid_IBUF_inst, Net: i_din_valid_IBUF
	i_clk_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_clk_IBUF_inst, Net: i_clk
			Port: i_clk_IBUF_inst, Net: i_clk_IBUF
	o_ready_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_ready_OBUF_inst, Net: o_ready_OBUF
			Port: o_ready_OBUF_inst, Net: o_ready
	i_en_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_en_IBUF_inst, Net: i_en
			Port: i_en_IBUF_inst, Net: i_en_IBUF
	i_rst_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_rst_IBUF_inst, Net: i_rst
			Port: i_rst_IBUF_inst, Net: i_rst_IBUF
	fir_filter_inst/FSM_sequential_state[0]_i_1__0, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: des_out_valid
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: ser_ready
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: FSM_sequential_state[0]_i_2__0_n_0
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: FSM_sequential_state[0]_i_3_n_0
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: state[0]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: state[1]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_1__0, Net: next_state[0]
	fir_filter_inst/sample_re_addr[2]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: sample_wr_addr[2]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: sample_re_addr[3]_i_3_n_0
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: sample_addr[1]
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: sample_addr[0]
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: sample_addr[2]
			Port: fir_filter_inst/sample_re_addr[2]_i_1, Net: sample_re_addr[2]
	fir_filter_inst/weight_re_addr[1]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr[1]_i_1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr[1]_i_1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr[1]_i_1, Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/weight_re_addr[1]_i_1, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr[1]_i_1, Net: p_0_in__0[1]
	fir_filter_inst/o_dout_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/o_dout_valid_reg, Net: CLK
			Port: fir_filter_inst/o_dout_valid_reg, Net: <const1>
			Port: fir_filter_inst/o_dout_valid_reg, Net: o_dout_valid_i_1__1_n_0
			Port: fir_filter_inst/o_dout_valid_reg, Net: fir_out_valid
			Port: fir_filter_inst/o_dout_valid_reg, Net: i_rst_IBUF
	fir_filter_inst/sample_wr_addr_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr_reg[3], Net: CLK
			Port: fir_filter_inst/sample_wr_addr_reg[3], Net: o_ready_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[3], Net: sample_wr_addr[3]_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[3], Net: sample_wr_addr_reg[3]
			Port: fir_filter_inst/sample_wr_addr_reg[3], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[18], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[18], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[18], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[18], Net: ov_sum_reg[18]
			Port: fir_filter_inst/ov_dout_reg[18], Net: ov_dout_reg[23]_0[18]
			Port: fir_filter_inst/ov_dout_reg[18], Net: <const0>
	fir_filter_inst/weight_re_addr[2]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: fir_filter_inst/weight_re_addr[2]_i_1, Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/weight_re_addr[2]_i_1, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr[2]_i_1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr[2]_i_1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr[2]_i_1, Net: weight_re_addr_reg[2]
			Port: fir_filter_inst/weight_re_addr[2]_i_1, Net: p_0_in__0[2]
	fir_filter_inst/weight_re_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/weight_re_i_1, Net: state[1]
			Port: fir_filter_inst/weight_re_i_1, Net: state[0]
			Port: fir_filter_inst/weight_re_i_1, Net: weight_re
	fir_filter_inst/ov_dout_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[14], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[14], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[14], Net: ov_sum_reg[14]
			Port: fir_filter_inst/ov_dout_reg[14], Net: ov_dout_reg[23]_0[14]
			Port: fir_filter_inst/ov_dout_reg[14], Net: <const0>
	fir_filter_inst/sample_re_addr_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr_reg[0], Net: CLK
			Port: fir_filter_inst/sample_re_addr_reg[0], Net: sample_re_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr_reg[0], Net: sample_re_addr[0]
			Port: fir_filter_inst/sample_re_addr_reg[0], Net: sample_addr[0]
			Port: fir_filter_inst/sample_re_addr_reg[0], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[10], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[10], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[10], Net: ov_sum_reg[10]
			Port: fir_filter_inst/ov_dout_reg[10], Net: ov_dout_reg[23]_0[10]
			Port: fir_filter_inst/ov_dout_reg[10], Net: <const0>
	fir_filter_inst/ov_dout_reg[22], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[22], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[22], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[22], Net: ov_sum_reg[22]
			Port: fir_filter_inst/ov_dout_reg[22], Net: ov_dout_reg[23]_0[22]
			Port: fir_filter_inst/ov_dout_reg[22], Net: <const0>
	fir_filter_inst/ov_dout_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[7], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[7], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[7], Net: ov_sum_reg[7]
			Port: fir_filter_inst/ov_dout_reg[7], Net: ov_dout_reg[23]_0[7]
			Port: fir_filter_inst/ov_dout_reg[7], Net: <const0>
	fir_filter_inst/weight_re_addr_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr_reg[2], Net: CLK
			Port: fir_filter_inst/weight_re_addr_reg[2], Net: weight_re
			Port: fir_filter_inst/weight_re_addr_reg[2], Net: p_0_in__0[2]
			Port: fir_filter_inst/weight_re_addr_reg[2], Net: weight_re_addr_reg[2]
			Port: fir_filter_inst/weight_re_addr_reg[2], Net: i_rst_IBUF
	fir_filter_inst/sample_re_addr_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr_reg[4], Net: CLK
			Port: fir_filter_inst/sample_re_addr_reg[4], Net: sample_re_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr_reg[4], Net: sample_re_addr[4]
			Port: fir_filter_inst/sample_re_addr_reg[4], Net: sample_addr[4]
			Port: fir_filter_inst/sample_re_addr_reg[4], Net: i_rst_IBUF
	fir_filter_inst/o_ready_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/o_ready_i_1, Net: state[0]
			Port: fir_filter_inst/o_ready_i_1, Net: state[1]
			Port: fir_filter_inst/o_ready_i_1, Net: o_ready_i_1_n_0
	fir_filter_inst/ov_dout_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[3], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[3], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[3], Net: ov_sum_reg[3]
			Port: fir_filter_inst/ov_dout_reg[3], Net: ov_dout_reg[23]_0[3]
			Port: fir_filter_inst/ov_dout_reg[3], Net: <const0>
	fir_filter_inst/sample_re_addr[1]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: sample_re_addr[3]_i_3_n_0
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: sample_addr[1]
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: sample_addr[0]
			Port: fir_filter_inst/sample_re_addr[1]_i_1, Net: sample_re_addr[1]
	fir_filter_inst/FSM_sequential_state[0]_i_2__0, LUT4
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/FSM_sequential_state[0]_i_2__0, Net: weight_re_addr_reg[2]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_2__0, Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_2__0, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_2__0, Net: weight_re_addr_reg[3]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_2__0, Net: FSM_sequential_state[0]_i_2__0_n_0
	fir_filter_inst/sum_rst_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sum_rst_i_1, Net: sum_rst_reg_n_0
			Port: fir_filter_inst/sum_rst_i_1, Net: i_rst_IBUF
			Port: fir_filter_inst/sum_rst_i_1, Net: state[0]
			Port: fir_filter_inst/sum_rst_i_1, Net: state[1]
			Port: fir_filter_inst/sum_rst_i_1, Net: sum_rst_i_1_n_0
	fir_filter_inst/sample_wr_addr_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr_reg[2], Net: CLK
			Port: fir_filter_inst/sample_wr_addr_reg[2], Net: o_ready_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[2], Net: sample_wr_addr[2]_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[2], Net: sample_wr_addr_reg[2]
			Port: fir_filter_inst/sample_wr_addr_reg[2], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[17], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[17], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[17], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[17], Net: ov_sum_reg[17]
			Port: fir_filter_inst/ov_dout_reg[17], Net: ov_dout_reg[23]_0[17]
			Port: fir_filter_inst/ov_dout_reg[17], Net: <const0>
	fir_filter_inst/sample_re_addr[3]_i_4, LUT3
		EDIFHierPortInsts... (4)
			Port: fir_filter_inst/sample_re_addr[3]_i_4, Net: sample_addr[1]
			Port: fir_filter_inst/sample_re_addr[3]_i_4, Net: sample_addr[0]
			Port: fir_filter_inst/sample_re_addr[3]_i_4, Net: sample_addr[2]
			Port: fir_filter_inst/sample_re_addr[3]_i_4, Net: sample_re_addr[3]_i_4_n_0
	fir_filter_inst/sample_re_addr[0]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: fir_filter_inst/sample_re_addr[0]_i_1, Net: sample_addr[0]
			Port: fir_filter_inst/sample_re_addr[0]_i_1, Net: sample_addr[4]
			Port: fir_filter_inst/sample_re_addr[0]_i_1, Net: sample_addr[5]
			Port: fir_filter_inst/sample_re_addr[0]_i_1, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[0]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_re_addr[0]_i_1, Net: sample_re_addr[0]
	fir_filter_inst/ov_dout_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[13], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[13], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[13], Net: ov_sum_reg[13]
			Port: fir_filter_inst/ov_dout_reg[13], Net: ov_dout_reg[23]_0[13]
			Port: fir_filter_inst/ov_dout_reg[13], Net: <const0>
	fir_filter_inst/sample_re_addr[3]_i_2, LUT3
		EDIFHierPortInsts... (4)
			Port: fir_filter_inst/sample_re_addr[3]_i_2, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_re_addr[3]_i_2, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_re_addr[3]_i_2, Net: sample_wr_addr_reg[2]
			Port: fir_filter_inst/sample_re_addr[3]_i_2, Net: sample_re_addr[3]_i_2_n_0
	fir_filter_inst/sample_re_addr_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr_reg[3], Net: CLK
			Port: fir_filter_inst/sample_re_addr_reg[3], Net: sample_re_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr_reg[3], Net: sample_re_addr[3]
			Port: fir_filter_inst/sample_re_addr_reg[3], Net: sample_addr[3]
			Port: fir_filter_inst/sample_re_addr_reg[3], Net: i_rst_IBUF
	fir_filter_inst/sample_re_addr[3]_i_3, LUT3
		EDIFHierPortInsts... (4)
			Port: fir_filter_inst/sample_re_addr[3]_i_3, Net: sample_addr[4]
			Port: fir_filter_inst/sample_re_addr[3]_i_3, Net: sample_addr[5]
			Port: fir_filter_inst/sample_re_addr[3]_i_3, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[3]_i_3, Net: sample_re_addr[3]_i_3_n_0
	fir_filter_inst/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/VCC, Net: <const1>
	fir_filter_inst/sample_re_addr[3]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: sample_re_addr[3]_i_2_n_0
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: sample_wr_addr_reg[3]
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: sample_re_addr[3]_i_3_n_0
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: sample_re_addr[3]_i_4_n_0
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: sample_addr[3]
			Port: fir_filter_inst/sample_re_addr[3]_i_1, Net: sample_re_addr[3]
	fir_filter_inst/weight_re_addr[3]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: weight_re_addr_reg[2]
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: weight_re_addr_reg[3]
			Port: fir_filter_inst/weight_re_addr[3]_i_1, Net: p_0_in__0[3]
	fir_filter_inst/FSM_sequential_state[0]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/FSM_sequential_state[0]_i_3, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_3, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/FSM_sequential_state[0]_i_3, Net: FSM_sequential_state[0]_i_3_n_0
	fir_filter_inst/ov_dout_reg[21], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[21], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[21], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[21], Net: ov_sum_reg[21]
			Port: fir_filter_inst/ov_dout_reg[21], Net: ov_dout_reg[23]_0[21]
			Port: fir_filter_inst/ov_dout_reg[21], Net: <const0>
	fir_filter_inst/weight_re_addr[0]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: fir_filter_inst/weight_re_addr[0]_i_1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr[0]_i_1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr[0]_i_1, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr[0]_i_1, Net: p_0_in__0[0]
	fir_filter_inst/ov_dout_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[6], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[6], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[6], Net: ov_sum_reg[6]
			Port: fir_filter_inst/ov_dout_reg[6], Net: ov_dout_reg[23]_0[6]
			Port: fir_filter_inst/ov_dout_reg[6], Net: <const0>
	fir_filter_inst/weight_re_addr_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr_reg[3], Net: CLK
			Port: fir_filter_inst/weight_re_addr_reg[3], Net: weight_re
			Port: fir_filter_inst/weight_re_addr_reg[3], Net: p_0_in__0[3]
			Port: fir_filter_inst/weight_re_addr_reg[3], Net: weight_re_addr_reg[3]
			Port: fir_filter_inst/weight_re_addr_reg[3], Net: i_rst_IBUF
	fir_filter_inst/FSM_sequential_state[1]_i_1__0, LUT3
		EDIFHierPortInsts... (4)
			Port: fir_filter_inst/FSM_sequential_state[1]_i_1__0, Net: ser_ready
			Port: fir_filter_inst/FSM_sequential_state[1]_i_1__0, Net: state[1]
			Port: fir_filter_inst/FSM_sequential_state[1]_i_1__0, Net: state[0]
			Port: fir_filter_inst/FSM_sequential_state[1]_i_1__0, Net: next_state[1]
	fir_filter_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/GND, Net: <const0>
	fir_filter_inst/ov_dout_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[2], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[2], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[2], Net: ov_sum_reg[2]
			Port: fir_filter_inst/ov_dout_reg[2], Net: ov_dout_reg[23]_0[2]
			Port: fir_filter_inst/ov_dout_reg[2], Net: <const0>
	fir_filter_inst/sample_wr_addr[4]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: sample_wr_addr_reg[5]
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: sample_wr_addr_reg[4]
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: sample_wr_addr_reg[2]
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: sample_wr_addr_reg[3]
			Port: fir_filter_inst/sample_wr_addr[4]_i_1, Net: p_0_in__1[4]
	fir_filter_inst/ov_dout_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[1], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[1], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[1], Net: ov_sum_reg[1]
			Port: fir_filter_inst/ov_dout_reg[1], Net: ov_dout_reg[23]_0[1]
			Port: fir_filter_inst/ov_dout_reg[1], Net: <const0>
	fir_filter_inst/sample_re_addr[5]_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/sample_re_addr[5]_i_1, Net: state[0]
			Port: fir_filter_inst/sample_re_addr[5]_i_1, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[5]_i_1, Net: sample_re_addr[5]_i_1_n_0
	fir_filter_inst/weight_re_addr[4]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: weight_re_addr_reg[2]
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: weight_re_addr_reg[3]
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr[4]_i_1, Net: p_0_in__0[4]
	fir_filter_inst/sample_wr_addr[1]_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/sample_wr_addr[1]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr[1]_i_1, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_wr_addr[1]_i_1, Net: sample_wr_addr[1]_i_1_n_0
	fir_filter_inst/sample_wr_addr_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr_reg[1], Net: CLK
			Port: fir_filter_inst/sample_wr_addr_reg[1], Net: o_ready_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[1], Net: sample_wr_addr[1]_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[1], Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_wr_addr_reg[1], Net: i_rst_IBUF
	fir_filter_inst/weight_re_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_reg, Net: CLK
			Port: fir_filter_inst/weight_re_reg, Net: <const1>
			Port: fir_filter_inst/weight_re_reg, Net: weight_re
			Port: fir_filter_inst/weight_re_reg, Net: weight_re_reg_n_0
			Port: fir_filter_inst/weight_re_reg, Net: i_rst_IBUF
	fir_filter_inst/sample_re_addr[5]_i_3, LUT4
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr[5]_i_3, Net: sample_addr[2]
			Port: fir_filter_inst/sample_re_addr[5]_i_3, Net: sample_addr[0]
			Port: fir_filter_inst/sample_re_addr[5]_i_3, Net: sample_addr[1]
			Port: fir_filter_inst/sample_re_addr[5]_i_3, Net: sample_addr[3]
			Port: fir_filter_inst/sample_re_addr[5]_i_3, Net: sample_re_addr[5]_i_3_n_0
	fir_filter_inst/sample_re_addr[5]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: fir_filter_inst/sample_re_addr[5]_i_2, Net: sample_wr_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr[5]_i_2, Net: sample_re_addr[5]_i_3_n_0
			Port: fir_filter_inst/sample_re_addr[5]_i_2, Net: sample_addr[5]
			Port: fir_filter_inst/sample_re_addr[5]_i_2, Net: sample_addr[4]
			Port: fir_filter_inst/sample_re_addr[5]_i_2, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[5]_i_2, Net: sample_re_addr[5]
	fir_filter_inst/weight_re_addr[5]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: weight_re_addr_reg[2]
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: weight_re_addr_reg[3]
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr[5]_i_1, Net: p_0_in__0[5]
	fir_filter_inst/sample_re_addr_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr_reg[2], Net: CLK
			Port: fir_filter_inst/sample_re_addr_reg[2], Net: sample_re_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr_reg[2], Net: sample_re_addr[2]
			Port: fir_filter_inst/sample_re_addr_reg[2], Net: sample_addr[2]
			Port: fir_filter_inst/sample_re_addr_reg[2], Net: i_rst_IBUF
	fir_filter_inst/sample_wr_addr_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr_reg[5], Net: CLK
			Port: fir_filter_inst/sample_wr_addr_reg[5], Net: o_ready_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[5], Net: sample_wr_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[5], Net: sample_wr_addr_reg[5]
			Port: fir_filter_inst/sample_wr_addr_reg[5], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[16], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[16], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[16], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[16], Net: ov_sum_reg[16]
			Port: fir_filter_inst/ov_dout_reg[16], Net: ov_dout_reg[23]_0[16]
			Port: fir_filter_inst/ov_dout_reg[16], Net: <const0>
	fir_filter_inst/sample_wr_addr[2]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: fir_filter_inst/sample_wr_addr[2]_i_1, Net: sample_wr_addr_reg[2]
			Port: fir_filter_inst/sample_wr_addr[2]_i_1, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_wr_addr[2]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr[2]_i_1, Net: sample_wr_addr[2]_i_1_n_0
	fir_filter_inst/ov_dout_reg[20], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[20], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[20], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[20], Net: ov_sum_reg[20]
			Port: fir_filter_inst/ov_dout_reg[20], Net: ov_dout_reg[23]_0[20]
			Port: fir_filter_inst/ov_dout_reg[20], Net: <const0>
	fir_filter_inst/ov_dout_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[9], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[9], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[9], Net: ov_sum_reg[9]
			Port: fir_filter_inst/ov_dout_reg[9], Net: ov_dout_reg[23]_0[9]
			Port: fir_filter_inst/ov_dout_reg[9], Net: <const0>
	fir_filter_inst/weight_re_addr_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr_reg[4], Net: CLK
			Port: fir_filter_inst/weight_re_addr_reg[4], Net: weight_re
			Port: fir_filter_inst/weight_re_addr_reg[4], Net: p_0_in__0[4]
			Port: fir_filter_inst/weight_re_addr_reg[4], Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/weight_re_addr_reg[4], Net: i_rst_IBUF
	fir_filter_inst/o_ready_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/o_ready_reg, Net: CLK
			Port: fir_filter_inst/o_ready_reg, Net: <const1>
			Port: fir_filter_inst/o_ready_reg, Net: o_ready_i_1_n_0
			Port: fir_filter_inst/o_ready_reg, Net: wea[0]
			Port: fir_filter_inst/o_ready_reg, Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[12], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[12], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[12], Net: ov_sum_reg[12]
			Port: fir_filter_inst/ov_dout_reg[12], Net: ov_dout_reg[23]_0[12]
			Port: fir_filter_inst/ov_dout_reg[12], Net: <const0>
	fir_filter_inst/sample_re_addr[4]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: fir_filter_inst/sample_re_addr[4]_i_1, Net: sample_re_addr[5]_i_3_n_0
			Port: fir_filter_inst/sample_re_addr[4]_i_1, Net: sample_addr[4]
			Port: fir_filter_inst/sample_re_addr[4]_i_1, Net: sample_addr[5]
			Port: fir_filter_inst/sample_re_addr[4]_i_1, Net: state[1]
			Port: fir_filter_inst/sample_re_addr[4]_i_1, Net: p_0_in__1[4]
			Port: fir_filter_inst/sample_re_addr[4]_i_1, Net: sample_re_addr[4]
	fir_filter_inst/ov_dout_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[5], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[5], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[5], Net: ov_sum_reg[5]
			Port: fir_filter_inst/ov_dout_reg[5], Net: ov_dout_reg[23]_0[5]
			Port: fir_filter_inst/ov_dout_reg[5], Net: <const0>
	fir_filter_inst/weight_re_addr_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr_reg[0], Net: CLK
			Port: fir_filter_inst/weight_re_addr_reg[0], Net: weight_re
			Port: fir_filter_inst/weight_re_addr_reg[0], Net: p_0_in__0[0]
			Port: fir_filter_inst/weight_re_addr_reg[0], Net: weight_re_addr_reg[0]
			Port: fir_filter_inst/weight_re_addr_reg[0], Net: i_rst_IBUF
	fir_filter_inst/FSM_sequential_state_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/FSM_sequential_state_reg[0], Net: CLK
			Port: fir_filter_inst/FSM_sequential_state_reg[0], Net: <const1>
			Port: fir_filter_inst/FSM_sequential_state_reg[0], Net: next_state[0]
			Port: fir_filter_inst/FSM_sequential_state_reg[0], Net: state[0]
			Port: fir_filter_inst/FSM_sequential_state_reg[0], Net: i_rst_IBUF
	fir_filter_inst/ov_dout[23]_i_1__0, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: i_rst_IBUF
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: state[1]
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: state[0]
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: FSM_sequential_state[0]_i_2__0_n_0
			Port: fir_filter_inst/ov_dout[23]_i_1__0, Net: ov_dout[23]_i_1__0_n_0
	fir_filter_inst/o_dout_valid_i_1__1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: state[1]
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: state[0]
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: FSM_sequential_state[0]_i_2__0_n_0
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: weight_re_addr_reg[4]
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: fir_out_valid
			Port: fir_filter_inst/o_dout_valid_i_1__1, Net: o_dout_valid_i_1__1_n_0
	fir_filter_inst/ov_dout_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[0], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[0], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[0], Net: ov_sum_reg[0]
			Port: fir_filter_inst/ov_dout_reg[0], Net: ov_dout_reg[23]_0[0]
			Port: fir_filter_inst/ov_dout_reg[0], Net: <const0>
	fir_filter_inst/sum_rst_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sum_rst_reg, Net: CLK
			Port: fir_filter_inst/sum_rst_reg, Net: <const1>
			Port: fir_filter_inst/sum_rst_reg, Net: sum_rst_i_1_n_0
			Port: fir_filter_inst/sum_rst_reg, Net: sum_rst_reg_n_0
			Port: fir_filter_inst/sum_rst_reg, Net: <const0>
	fir_filter_inst/sample_wr_addr[3]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr[3]_i_1, Net: sample_wr_addr_reg[3]
			Port: fir_filter_inst/sample_wr_addr[3]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr[3]_i_1, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_wr_addr[3]_i_1, Net: sample_wr_addr_reg[2]
			Port: fir_filter_inst/sample_wr_addr[3]_i_1, Net: sample_wr_addr[3]_i_1_n_0
	fir_filter_inst/sample_wr_addr[5]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr_reg[5]
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr_reg[4]
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr_reg[3]
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr_reg[2]
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr_reg[1]
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr[5]_i_1, Net: sample_wr_addr[5]_i_1_n_0
	fir_filter_inst/sample_wr_addr_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr_reg[0], Net: CLK
			Port: fir_filter_inst/sample_wr_addr_reg[0], Net: o_ready_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[0], Net: sample_wr_addr[0]_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[0], Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr_reg[0], Net: i_rst_IBUF
	fir_filter_inst/sample_wr_addr[0]_i_1, LUT1
		EDIFHierPortInsts... (2)
			Port: fir_filter_inst/sample_wr_addr[0]_i_1, Net: sample_wr_addr_reg[0]
			Port: fir_filter_inst/sample_wr_addr[0]_i_1, Net: sample_wr_addr[0]_i_1_n_0
	fir_filter_inst/ov_dout_reg[19], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[19], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[19], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[19], Net: ov_sum_reg[19]
			Port: fir_filter_inst/ov_dout_reg[19], Net: ov_dout_reg[23]_0[19]
			Port: fir_filter_inst/ov_dout_reg[19], Net: <const0>
	fir_filter_inst/ov_dout_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[15], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[15], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[15], Net: ov_sum_reg[15]
			Port: fir_filter_inst/ov_dout_reg[15], Net: ov_dout_reg[23]_0[15]
			Port: fir_filter_inst/ov_dout_reg[15], Net: <const0>
	fir_filter_inst/sample_re_addr_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr_reg[1], Net: CLK
			Port: fir_filter_inst/sample_re_addr_reg[1], Net: sample_re_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr_reg[1], Net: sample_re_addr[1]
			Port: fir_filter_inst/sample_re_addr_reg[1], Net: sample_addr[1]
			Port: fir_filter_inst/sample_re_addr_reg[1], Net: i_rst_IBUF
	fir_filter_inst/sample_wr_addr_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_wr_addr_reg[4], Net: CLK
			Port: fir_filter_inst/sample_wr_addr_reg[4], Net: o_ready_i_1_n_0
			Port: fir_filter_inst/sample_wr_addr_reg[4], Net: p_0_in__1[4]
			Port: fir_filter_inst/sample_wr_addr_reg[4], Net: sample_wr_addr_reg[4]
			Port: fir_filter_inst/sample_wr_addr_reg[4], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[8], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[8], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[8], Net: ov_sum_reg[8]
			Port: fir_filter_inst/ov_dout_reg[8], Net: ov_dout_reg[23]_0[8]
			Port: fir_filter_inst/ov_dout_reg[8], Net: <const0>
	fir_filter_inst/weight_re_addr_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr_reg[5], Net: CLK
			Port: fir_filter_inst/weight_re_addr_reg[5], Net: weight_re
			Port: fir_filter_inst/weight_re_addr_reg[5], Net: p_0_in__0[5]
			Port: fir_filter_inst/weight_re_addr_reg[5], Net: weight_re_addr_reg[5]
			Port: fir_filter_inst/weight_re_addr_reg[5], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[11], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[11], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[11], Net: ov_sum_reg[11]
			Port: fir_filter_inst/ov_dout_reg[11], Net: ov_dout_reg[23]_0[11]
			Port: fir_filter_inst/ov_dout_reg[11], Net: <const0>
	fir_filter_inst/sample_re_addr_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/sample_re_addr_reg[5], Net: CLK
			Port: fir_filter_inst/sample_re_addr_reg[5], Net: sample_re_addr[5]_i_1_n_0
			Port: fir_filter_inst/sample_re_addr_reg[5], Net: sample_re_addr[5]
			Port: fir_filter_inst/sample_re_addr_reg[5], Net: sample_addr[5]
			Port: fir_filter_inst/sample_re_addr_reg[5], Net: i_rst_IBUF
	fir_filter_inst/ov_dout_reg[23], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[23], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[23], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[23], Net: ov_sum_reg[23]
			Port: fir_filter_inst/ov_dout_reg[23], Net: ov_dout_reg[23]_0[23]
			Port: fir_filter_inst/ov_dout_reg[23], Net: <const0>
	fir_filter_inst/ov_dout_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/ov_dout_reg[4], Net: CLK
			Port: fir_filter_inst/ov_dout_reg[4], Net: ov_dout[23]_i_1__0_n_0
			Port: fir_filter_inst/ov_dout_reg[4], Net: ov_sum_reg[4]
			Port: fir_filter_inst/ov_dout_reg[4], Net: ov_dout_reg[23]_0[4]
			Port: fir_filter_inst/ov_dout_reg[4], Net: <const0>
	fir_filter_inst/weight_re_addr_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/weight_re_addr_reg[1], Net: CLK
			Port: fir_filter_inst/weight_re_addr_reg[1], Net: weight_re
			Port: fir_filter_inst/weight_re_addr_reg[1], Net: p_0_in__0[1]
			Port: fir_filter_inst/weight_re_addr_reg[1], Net: weight_re_addr_reg[1]
			Port: fir_filter_inst/weight_re_addr_reg[1], Net: i_rst_IBUF
	fir_filter_inst/FSM_sequential_state_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/FSM_sequential_state_reg[1], Net: CLK
			Port: fir_filter_inst/FSM_sequential_state_reg[1], Net: <const1>
			Port: fir_filter_inst/FSM_sequential_state_reg[1], Net: next_state[1]
			Port: fir_filter_inst/FSM_sequential_state_reg[1], Net: state[1]
			Port: fir_filter_inst/FSM_sequential_state_reg[1], Net: i_rst_IBUF
	serializer_inst/FSM_sequential_state[0]_i_1__1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/FSM_sequential_state[0]_i_1__1, Net: FSM_sequential_state[1]_i_2_n_0
			Port: serializer_inst/FSM_sequential_state[0]_i_1__1, Net: state[1]
			Port: serializer_inst/FSM_sequential_state[0]_i_1__1, Net: state[0]
			Port: serializer_inst/FSM_sequential_state[0]_i_1__1, Net: fir_out_valid
			Port: serializer_inst/FSM_sequential_state[0]_i_1__1, Net: next_state[0]
	serializer_inst/shift_reg_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[1], Net: CLK
			Port: serializer_inst/shift_reg_reg[1], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[1], Net: shift_reg[1]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: serializer_inst/shift_reg_reg[1], Net: <const0>
	serializer_inst/counter[3]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/counter[3]_i_1, Net: counter_reg[4]
			Port: serializer_inst/counter[3]_i_1, Net: counter_reg[0]
			Port: serializer_inst/counter[3]_i_1, Net: counter_reg[1]
			Port: serializer_inst/counter[3]_i_1, Net: counter_reg[2]
			Port: serializer_inst/counter[3]_i_1, Net: i_ready_IBUF
			Port: serializer_inst/counter[3]_i_1, Net: counter_reg[3]
			Port: serializer_inst/counter[3]_i_1, Net: p_0_in__2[3]
	serializer_inst/o_dout_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/o_dout_valid_reg, Net: CLK
			Port: serializer_inst/o_dout_valid_reg, Net: i_en_IBUF
			Port: serializer_inst/o_dout_valid_reg, Net: o_dout_valid_i_1_n_0
			Port: serializer_inst/o_dout_valid_reg, Net: o_dout_valid_OBUF
			Port: serializer_inst/o_dout_valid_reg, Net: i_rst_IBUF
	serializer_inst/shift_reg_reg[20], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[20], Net: CLK
			Port: serializer_inst/shift_reg_reg[20], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[20], Net: shift_reg[20]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[20], Net: shift_reg_reg_n_0_[20]
			Port: serializer_inst/shift_reg_reg[20], Net: <const0>
	serializer_inst/shift_reg_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[9], Net: CLK
			Port: serializer_inst/shift_reg_reg[9], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[9], Net: shift_reg[9]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: serializer_inst/shift_reg_reg[9], Net: <const0>
	serializer_inst/shift_reg[1]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[1]_i_1, Net: shift_reg_reg_n_0_[2]
			Port: serializer_inst/shift_reg[1]_i_1, Net: shift_reg_reg[23]_0[1]
			Port: serializer_inst/shift_reg[1]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[1]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[1]_i_1, Net: shift_reg[1]_i_1_n_0
	serializer_inst/o_ready_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: serializer_inst/o_ready_i_1__0, Net: state[0]
			Port: serializer_inst/o_ready_i_1__0, Net: state[1]
			Port: serializer_inst/o_ready_i_1__0, Net: o_ready_i_1__0_n_0
	serializer_inst/shift_reg_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[5], Net: CLK
			Port: serializer_inst/shift_reg_reg[5], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[5], Net: shift_reg[5]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: serializer_inst/shift_reg_reg[5], Net: <const0>
	serializer_inst/counter[4]_i_2, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/counter[4]_i_2, Net: counter_reg[0]
			Port: serializer_inst/counter[4]_i_2, Net: counter_reg[1]
			Port: serializer_inst/counter[4]_i_2, Net: counter_reg[2]
			Port: serializer_inst/counter[4]_i_2, Net: i_ready_IBUF
			Port: serializer_inst/counter[4]_i_2, Net: counter_reg[4]
			Port: serializer_inst/counter[4]_i_2, Net: counter_reg[3]
			Port: serializer_inst/counter[4]_i_2, Net: p_0_in__2[4]
	serializer_inst/counter[4]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter[4]_i_1, Net: state[1]
			Port: serializer_inst/counter[4]_i_1, Net: state[0]
			Port: serializer_inst/counter[4]_i_1, Net: i_en_IBUF
			Port: serializer_inst/counter[4]_i_1, Net: i_rst_IBUF
			Port: serializer_inst/counter[4]_i_1, Net: counter[4]_i_1_n_0
	serializer_inst/shift_reg[23]_i_3, LUT3
		EDIFHierPortInsts... (4)
			Port: serializer_inst/shift_reg[23]_i_3, Net: counter_reg[3]
			Port: serializer_inst/shift_reg[23]_i_3, Net: counter_reg[4]
			Port: serializer_inst/shift_reg[23]_i_3, Net: i_ready_IBUF
			Port: serializer_inst/shift_reg[23]_i_3, Net: shift_reg[23]_i_3_n_0
	serializer_inst/shift_reg_reg[16], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[16], Net: CLK
			Port: serializer_inst/shift_reg_reg[16], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[16], Net: shift_reg[16]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[16], Net: shift_reg_reg_n_0_[16]
			Port: serializer_inst/shift_reg_reg[16], Net: <const0>
	serializer_inst/shift_reg[23]_i_2, LUT3
		EDIFHierPortInsts... (4)
			Port: serializer_inst/shift_reg[23]_i_2, Net: state[1]
			Port: serializer_inst/shift_reg[23]_i_2, Net: state[0]
			Port: serializer_inst/shift_reg[23]_i_2, Net: shift_reg_reg[23]_0[23]
			Port: serializer_inst/shift_reg[23]_i_2, Net: shift_reg[23]_i_2_n_0
	serializer_inst/shift_reg[23]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: serializer_inst/shift_reg[23]_i_1, Net: shift_reg[23]_i_3_n_0
			Port: serializer_inst/shift_reg[23]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[23]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[23]_i_1, Net: i_rst_IBUF
			Port: serializer_inst/shift_reg[23]_i_1, Net: i_en_IBUF
			Port: serializer_inst/shift_reg[23]_i_1, Net: shift_reg[23]_i_1_n_0
	serializer_inst/counter[0]_i_1__0, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter[0]_i_1__0, Net: i_ready_IBUF
			Port: serializer_inst/counter[0]_i_1__0, Net: counter_reg[4]
			Port: serializer_inst/counter[0]_i_1__0, Net: counter_reg[3]
			Port: serializer_inst/counter[0]_i_1__0, Net: counter_reg[0]
			Port: serializer_inst/counter[0]_i_1__0, Net: p_0_in__2[0]
	serializer_inst/shift_reg_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[12], Net: CLK
			Port: serializer_inst/shift_reg_reg[12], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[12], Net: shift_reg[12]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: serializer_inst/shift_reg_reg[12], Net: <const0>
	serializer_inst/shift_reg[8]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[8]_i_1, Net: shift_reg_reg_n_0_[9]
			Port: serializer_inst/shift_reg[8]_i_1, Net: shift_reg_reg[23]_0[8]
			Port: serializer_inst/shift_reg[8]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[8]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[8]_i_1, Net: shift_reg[8]_i_1_n_0
	serializer_inst/counter_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[0], Net: CLK
			Port: serializer_inst/counter_reg[0], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[0], Net: p_0_in__2[0]
			Port: serializer_inst/counter_reg[0], Net: counter_reg[0]
			Port: serializer_inst/counter_reg[0], Net: <const0>
	serializer_inst/shift_reg[15]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[15]_i_1, Net: shift_reg_reg_n_0_[16]
			Port: serializer_inst/shift_reg[15]_i_1, Net: shift_reg_reg[23]_0[15]
			Port: serializer_inst/shift_reg[15]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[15]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[15]_i_1, Net: shift_reg[15]_i_1_n_0
	serializer_inst/counter_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[4], Net: CLK
			Port: serializer_inst/counter_reg[4], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[4], Net: p_0_in__2[4]
			Port: serializer_inst/counter_reg[4], Net: counter_reg[4]
			Port: serializer_inst/counter_reg[4], Net: <const0>
	serializer_inst/shift_reg[2]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[2]_i_1, Net: shift_reg_reg_n_0_[3]
			Port: serializer_inst/shift_reg[2]_i_1, Net: shift_reg_reg[23]_0[2]
			Port: serializer_inst/shift_reg[2]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[2]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[2]_i_1, Net: shift_reg[2]_i_1_n_0
	serializer_inst/shift_reg[3]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[3]_i_1, Net: shift_reg_reg_n_0_[4]
			Port: serializer_inst/shift_reg[3]_i_1, Net: shift_reg_reg[23]_0[3]
			Port: serializer_inst/shift_reg[3]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[3]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[3]_i_1, Net: shift_reg[3]_i_1_n_0
	serializer_inst/shift_reg_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[4], Net: CLK
			Port: serializer_inst/shift_reg_reg[4], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[4], Net: shift_reg[4]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: serializer_inst/shift_reg_reg[4], Net: <const0>
	serializer_inst/shift_reg[9]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[9]_i_1, Net: shift_reg_reg_n_0_[10]
			Port: serializer_inst/shift_reg[9]_i_1, Net: shift_reg_reg[23]_0[9]
			Port: serializer_inst/shift_reg[9]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[9]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[9]_i_1, Net: shift_reg[9]_i_1_n_0
	serializer_inst/shift_reg_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[0], Net: CLK
			Port: serializer_inst/shift_reg_reg[0], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[0], Net: shift_reg[0]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[0], Net: Q[0]
			Port: serializer_inst/shift_reg_reg[0], Net: <const0>
	serializer_inst/shift_reg[0]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[0]_i_1, Net: shift_reg_reg_n_0_[1]
			Port: serializer_inst/shift_reg[0]_i_1, Net: shift_reg_reg[23]_0[0]
			Port: serializer_inst/shift_reg[0]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[0]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[0]_i_1, Net: shift_reg[0]_i_1_n_0
	serializer_inst/counter[1]_i_1__0, LUT5
		EDIFHierPortInsts... (6)
			Port: serializer_inst/counter[1]_i_1__0, Net: counter_reg[3]
			Port: serializer_inst/counter[1]_i_1__0, Net: counter_reg[4]
			Port: serializer_inst/counter[1]_i_1__0, Net: i_ready_IBUF
			Port: serializer_inst/counter[1]_i_1__0, Net: counter_reg[1]
			Port: serializer_inst/counter[1]_i_1__0, Net: counter_reg[0]
			Port: serializer_inst/counter[1]_i_1__0, Net: p_0_in__2[1]
	serializer_inst/shift_reg_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[8], Net: CLK
			Port: serializer_inst/shift_reg_reg[8], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[8], Net: shift_reg[8]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: serializer_inst/shift_reg_reg[8], Net: <const0>
	serializer_inst/shift_reg[6]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[6]_i_1, Net: shift_reg_reg_n_0_[7]
			Port: serializer_inst/shift_reg[6]_i_1, Net: shift_reg_reg[23]_0[6]
			Port: serializer_inst/shift_reg[6]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[6]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[6]_i_1, Net: shift_reg[6]_i_1_n_0
	serializer_inst/shift_reg[16]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[16]_i_1, Net: shift_reg_reg_n_0_[17]
			Port: serializer_inst/shift_reg[16]_i_1, Net: shift_reg_reg[23]_0[16]
			Port: serializer_inst/shift_reg[16]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[16]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[16]_i_1, Net: shift_reg[16]_i_1_n_0
	serializer_inst/shift_reg_reg[17], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[17], Net: CLK
			Port: serializer_inst/shift_reg_reg[17], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[17], Net: shift_reg[17]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[17], Net: shift_reg_reg_n_0_[17]
			Port: serializer_inst/shift_reg_reg[17], Net: <const0>
	serializer_inst/shift_reg[13]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[13]_i_1, Net: shift_reg_reg_n_0_[14]
			Port: serializer_inst/shift_reg[13]_i_1, Net: shift_reg_reg[23]_0[13]
			Port: serializer_inst/shift_reg[13]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[13]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[13]_i_1, Net: shift_reg[13]_i_1_n_0
	serializer_inst/shift_reg_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[13], Net: CLK
			Port: serializer_inst/shift_reg_reg[13], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[13], Net: shift_reg[13]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: serializer_inst/shift_reg_reg[13], Net: <const0>
	serializer_inst/shift_reg[10]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[10]_i_1, Net: shift_reg_reg_n_0_[11]
			Port: serializer_inst/shift_reg[10]_i_1, Net: shift_reg_reg[23]_0[10]
			Port: serializer_inst/shift_reg[10]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[10]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[10]_i_1, Net: shift_reg[10]_i_1_n_0
	serializer_inst/shift_reg_reg[21], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[21], Net: CLK
			Port: serializer_inst/shift_reg_reg[21], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[21], Net: shift_reg[21]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[21], Net: shift_reg_reg_n_0_[21]
			Port: serializer_inst/shift_reg_reg[21], Net: <const0>
	serializer_inst/counter_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[1], Net: CLK
			Port: serializer_inst/counter_reg[1], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[1], Net: p_0_in__2[1]
			Port: serializer_inst/counter_reg[1], Net: counter_reg[1]
			Port: serializer_inst/counter_reg[1], Net: <const0>
	serializer_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: serializer_inst/GND, Net: <const0>
	serializer_inst/FSM_sequential_state[1]_i_1__1, LUT3
		EDIFHierPortInsts... (4)
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: state[1]
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: state[0]
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: FSM_sequential_state[1]_i_2_n_0
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: next_state[1]
	serializer_inst/shift_reg_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[3], Net: CLK
			Port: serializer_inst/shift_reg_reg[3], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[3], Net: shift_reg[3]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: serializer_inst/shift_reg_reg[3], Net: <const0>
	serializer_inst/shift_reg[18]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[18]_i_1, Net: shift_reg_reg_n_0_[19]
			Port: serializer_inst/shift_reg[18]_i_1, Net: shift_reg_reg[23]_0[18]
			Port: serializer_inst/shift_reg[18]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[18]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[18]_i_1, Net: shift_reg[18]_i_1_n_0
	serializer_inst/shift_reg[21]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[21]_i_1, Net: shift_reg_reg_n_0_[22]
			Port: serializer_inst/shift_reg[21]_i_1, Net: shift_reg_reg[23]_0[21]
			Port: serializer_inst/shift_reg[21]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[21]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[21]_i_1, Net: shift_reg[21]_i_1_n_0
	serializer_inst/shift_reg_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[7], Net: CLK
			Port: serializer_inst/shift_reg_reg[7], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[7], Net: shift_reg[7]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: serializer_inst/shift_reg_reg[7], Net: <const0>
	serializer_inst/FSM_sequential_state[1]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[2]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[4]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[3]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[0]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[1]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: FSM_sequential_state[1]_i_2_n_0
	serializer_inst/shift_reg[19]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[19]_i_1, Net: shift_reg_reg_n_0_[20]
			Port: serializer_inst/shift_reg[19]_i_1, Net: shift_reg_reg[23]_0[19]
			Port: serializer_inst/shift_reg[19]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[19]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[19]_i_1, Net: shift_reg[19]_i_1_n_0
	serializer_inst/shift_reg_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[14], Net: CLK
			Port: serializer_inst/shift_reg_reg[14], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[14], Net: shift_reg[14]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: serializer_inst/shift_reg_reg[14], Net: <const0>
	serializer_inst/shift_reg_reg[22], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[22], Net: CLK
			Port: serializer_inst/shift_reg_reg[22], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[22], Net: shift_reg[22]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[22], Net: shift_reg_reg_n_0_[22]
			Port: serializer_inst/shift_reg_reg[22], Net: <const0>
	serializer_inst/shift_reg_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[10], Net: CLK
			Port: serializer_inst/shift_reg_reg[10], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[10], Net: shift_reg[10]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: serializer_inst/shift_reg_reg[10], Net: <const0>
	serializer_inst/shift_reg[12]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[12]_i_1, Net: shift_reg_reg_n_0_[13]
			Port: serializer_inst/shift_reg[12]_i_1, Net: shift_reg_reg[23]_0[12]
			Port: serializer_inst/shift_reg[12]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[12]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[12]_i_1, Net: shift_reg[12]_i_1_n_0
	serializer_inst/o_ready_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/o_ready_reg, Net: CLK
			Port: serializer_inst/o_ready_reg, Net: i_en_IBUF
			Port: serializer_inst/o_ready_reg, Net: o_ready_i_1__0_n_0
			Port: serializer_inst/o_ready_reg, Net: ser_ready
			Port: serializer_inst/o_ready_reg, Net: i_rst_IBUF
	serializer_inst/counter_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[2], Net: CLK
			Port: serializer_inst/counter_reg[2], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[2], Net: p_0_in__2[2]
			Port: serializer_inst/counter_reg[2], Net: counter_reg[2]
			Port: serializer_inst/counter_reg[2], Net: <const0>
	serializer_inst/o_dout_valid_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: serializer_inst/o_dout_valid_i_1, Net: counter_reg[3]
			Port: serializer_inst/o_dout_valid_i_1, Net: counter_reg[4]
			Port: serializer_inst/o_dout_valid_i_1, Net: i_ready_IBUF
			Port: serializer_inst/o_dout_valid_i_1, Net: state[0]
			Port: serializer_inst/o_dout_valid_i_1, Net: state[1]
			Port: serializer_inst/o_dout_valid_i_1, Net: o_dout_valid_i_1_n_0
	serializer_inst/shift_reg[5]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[5]_i_1, Net: shift_reg_reg_n_0_[6]
			Port: serializer_inst/shift_reg[5]_i_1, Net: shift_reg_reg[23]_0[5]
			Port: serializer_inst/shift_reg[5]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[5]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[5]_i_1, Net: shift_reg[5]_i_1_n_0
	serializer_inst/shift_reg[20]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[20]_i_1, Net: shift_reg_reg_n_0_[21]
			Port: serializer_inst/shift_reg[20]_i_1, Net: shift_reg_reg[23]_0[20]
			Port: serializer_inst/shift_reg[20]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[20]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[20]_i_1, Net: shift_reg[20]_i_1_n_0
	serializer_inst/FSM_sequential_state_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: CLK
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: i_en_IBUF
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: next_state[0]
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: state[0]
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: i_rst_IBUF
	serializer_inst/shift_reg_reg[18], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[18], Net: CLK
			Port: serializer_inst/shift_reg_reg[18], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[18], Net: shift_reg[18]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[18], Net: shift_reg_reg_n_0_[18]
			Port: serializer_inst/shift_reg_reg[18], Net: <const0>
	serializer_inst/shift_reg_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[2], Net: CLK
			Port: serializer_inst/shift_reg_reg[2], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[2], Net: shift_reg[2]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: serializer_inst/shift_reg_reg[2], Net: <const0>
	serializer_inst/shift_reg[14]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[14]_i_1, Net: shift_reg_reg_n_0_[15]
			Port: serializer_inst/shift_reg[14]_i_1, Net: shift_reg_reg[23]_0[14]
			Port: serializer_inst/shift_reg[14]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[14]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[14]_i_1, Net: shift_reg[14]_i_1_n_0
	serializer_inst/shift_reg[22]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[22]_i_1, Net: shift_reg_reg_n_0_[23]
			Port: serializer_inst/shift_reg[22]_i_1, Net: shift_reg_reg[23]_0[22]
			Port: serializer_inst/shift_reg[22]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[22]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[22]_i_1, Net: shift_reg[22]_i_1_n_0
	serializer_inst/counter[2]_i_1__0, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/counter[2]_i_1__0, Net: counter_reg[3]
			Port: serializer_inst/counter[2]_i_1__0, Net: counter_reg[4]
			Port: serializer_inst/counter[2]_i_1__0, Net: i_ready_IBUF
			Port: serializer_inst/counter[2]_i_1__0, Net: counter_reg[0]
			Port: serializer_inst/counter[2]_i_1__0, Net: counter_reg[1]
			Port: serializer_inst/counter[2]_i_1__0, Net: counter_reg[2]
			Port: serializer_inst/counter[2]_i_1__0, Net: p_0_in__2[2]
	serializer_inst/shift_reg[11]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[11]_i_1, Net: shift_reg_reg_n_0_[12]
			Port: serializer_inst/shift_reg[11]_i_1, Net: shift_reg_reg[23]_0[11]
			Port: serializer_inst/shift_reg[11]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[11]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[11]_i_1, Net: shift_reg[11]_i_1_n_0
	serializer_inst/shift_reg_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[6], Net: CLK
			Port: serializer_inst/shift_reg_reg[6], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[6], Net: shift_reg[6]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: serializer_inst/shift_reg_reg[6], Net: <const0>
	serializer_inst/shift_reg_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[15], Net: CLK
			Port: serializer_inst/shift_reg_reg[15], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[15], Net: shift_reg[15]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: serializer_inst/shift_reg_reg[15], Net: <const0>
	serializer_inst/shift_reg_reg[23], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[23], Net: CLK
			Port: serializer_inst/shift_reg_reg[23], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[23], Net: shift_reg[23]_i_2_n_0
			Port: serializer_inst/shift_reg_reg[23], Net: shift_reg_reg_n_0_[23]
			Port: serializer_inst/shift_reg_reg[23], Net: <const0>
	serializer_inst/shift_reg_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[11], Net: CLK
			Port: serializer_inst/shift_reg_reg[11], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[11], Net: shift_reg[11]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: serializer_inst/shift_reg_reg[11], Net: <const0>
	serializer_inst/shift_reg[4]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[4]_i_1, Net: shift_reg_reg_n_0_[5]
			Port: serializer_inst/shift_reg[4]_i_1, Net: shift_reg_reg[23]_0[4]
			Port: serializer_inst/shift_reg[4]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[4]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[4]_i_1, Net: shift_reg[4]_i_1_n_0
	serializer_inst/shift_reg[17]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[17]_i_1, Net: shift_reg_reg_n_0_[18]
			Port: serializer_inst/shift_reg[17]_i_1, Net: shift_reg_reg[23]_0[17]
			Port: serializer_inst/shift_reg[17]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[17]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[17]_i_1, Net: shift_reg[17]_i_1_n_0
	serializer_inst/counter_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[3], Net: CLK
			Port: serializer_inst/counter_reg[3], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[3], Net: p_0_in__2[3]
			Port: serializer_inst/counter_reg[3], Net: counter_reg[3]
			Port: serializer_inst/counter_reg[3], Net: <const0>
	serializer_inst/shift_reg[7]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[7]_i_1, Net: shift_reg_reg_n_0_[8]
			Port: serializer_inst/shift_reg[7]_i_1, Net: shift_reg_reg[23]_0[7]
			Port: serializer_inst/shift_reg[7]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[7]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[7]_i_1, Net: shift_reg[7]_i_1_n_0
	serializer_inst/FSM_sequential_state_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: CLK
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: i_en_IBUF
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: next_state[1]
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: state[1]
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: i_rst_IBUF
	serializer_inst/shift_reg_reg[19], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[19], Net: CLK
			Port: serializer_inst/shift_reg_reg[19], Net: shift_reg[23]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[19], Net: shift_reg[19]_i_1_n_0
			Port: serializer_inst/shift_reg_reg[19], Net: shift_reg_reg_n_0_[19]
			Port: serializer_inst/shift_reg_reg[19], Net: <const0>
	deserializer_inst/shift_reg[4]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[4]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[4]_i_1__0, Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst/shift_reg[4]_i_1__0, Net: shift_reg[4]
	deserializer_inst/o_dout_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/o_dout_valid_reg, Net: CLK
			Port: deserializer_inst/o_dout_valid_reg, Net: <const1>
			Port: deserializer_inst/o_dout_valid_reg, Net: o_dout_valid_i_1__0_n_0
			Port: deserializer_inst/o_dout_valid_reg, Net: des_out_valid
			Port: deserializer_inst/o_dout_valid_reg, Net: <const0>
	deserializer_inst/shift_reg_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[5], Net: CLK
			Port: deserializer_inst/shift_reg_reg[5], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[5], Net: shift_reg[5]
			Port: deserializer_inst/shift_reg_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst/shift_reg_reg[5], Net: i_rst_IBUF
	deserializer_inst/ov_dout[23]_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/ov_dout[23]_i_2, Net: i_rst_IBUF
			Port: deserializer_inst/ov_dout[23]_i_2, Net: i_en_IBUF
			Port: deserializer_inst/ov_dout[23]_i_2, Net: ov_dout[23]_i_2_n_0
	deserializer_inst/ov_dout_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[14], Net: CLK
			Port: deserializer_inst/ov_dout_reg[14], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst/ov_dout_reg[14], Net: Q[14]
			Port: deserializer_inst/ov_dout_reg[14], Net: <const0>
	deserializer_inst/shift_reg_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[12], Net: CLK
			Port: deserializer_inst/shift_reg_reg[12], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[12], Net: shift_reg[12]
			Port: deserializer_inst/shift_reg_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst/shift_reg_reg[12], Net: i_rst_IBUF
	deserializer_inst/counter_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter_reg[0], Net: CLK
			Port: deserializer_inst/counter_reg[0], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst/counter_reg[0], Net: counter[0]_i_1_n_0
			Port: deserializer_inst/counter_reg[0], Net: counter_reg_n_0_[0]
			Port: deserializer_inst/counter_reg[0], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[7], Net: CLK
			Port: deserializer_inst/ov_dout_reg[7], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst/ov_dout_reg[7], Net: Q[7]
			Port: deserializer_inst/ov_dout_reg[7], Net: <const0>
	deserializer_inst/shift_reg[8]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[8]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[8]_i_1__0, Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst/shift_reg[8]_i_1__0, Net: shift_reg[8]
	deserializer_inst/shift_reg_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[4], Net: CLK
			Port: deserializer_inst/shift_reg_reg[4], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[4], Net: shift_reg[4]
			Port: deserializer_inst/shift_reg_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst/shift_reg_reg[4], Net: i_rst_IBUF
	deserializer_inst/shift_reg[13]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[13]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[13]_i_1__0, Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst/shift_reg[13]_i_1__0, Net: shift_reg[13]
	deserializer_inst/ov_dout[23]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst/ov_dout[23]_i_1, Net: state[0]
			Port: deserializer_inst/ov_dout[23]_i_1, Net: ov_dout[23]_i_2_n_0
			Port: deserializer_inst/ov_dout[23]_i_1, Net: state[1]
			Port: deserializer_inst/ov_dout[23]_i_1, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/ov_dout[23]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/ov_dout[23]_i_1, Net: i_din_valid_IBUF
			Port: deserializer_inst/ov_dout[23]_i_1, Net: ov_dout[23]_i_1_n_0
	deserializer_inst/shift_reg[18]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[18]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[18]_i_1__0, Net: shift_reg_reg_n_0_[19]
			Port: deserializer_inst/shift_reg[18]_i_1__0, Net: shift_reg[18]
	deserializer_inst/shift_reg[1]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[1]_i_1__0, Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst/shift_reg[1]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[1]_i_1__0, Net: shift_reg[1]
	deserializer_inst/ov_dout_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[13], Net: CLK
			Port: deserializer_inst/ov_dout_reg[13], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst/ov_dout_reg[13], Net: Q[13]
			Port: deserializer_inst/ov_dout_reg[13], Net: <const0>
	deserializer_inst/shift_reg_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[13], Net: CLK
			Port: deserializer_inst/shift_reg_reg[13], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[13], Net: shift_reg[13]
			Port: deserializer_inst/shift_reg_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst/shift_reg_reg[13], Net: i_rst_IBUF
	deserializer_inst/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: deserializer_inst/VCC, Net: <const1>
	deserializer_inst/counter_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter_reg[1], Net: CLK
			Port: deserializer_inst/counter_reg[1], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst/counter_reg[1], Net: counter[1]_i_1_n_0
			Port: deserializer_inst/counter_reg[1], Net: counter_reg_n_0_[1]
			Port: deserializer_inst/counter_reg[1], Net: i_rst_IBUF
	deserializer_inst/shift_reg[23]_i_1__0, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: state[0]
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: i_en_IBUF
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: i_din_valid_IBUF
			Port: deserializer_inst/shift_reg[23]_i_1__0, Net: shift_reg[23]_i_1__0_n_0
	deserializer_inst/FSM_sequential_state[0]_i_2, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[2]
			Port: deserializer_inst/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[1]
			Port: deserializer_inst/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/FSM_sequential_state[0]_i_2, Net: FSM_sequential_state[0]_i_2_n_0
	deserializer_inst/FSM_sequential_state[0]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: i_din_valid_IBUF
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: wea[0]
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: state[1]
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: state[0]
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: FSM_sequential_state[0]_i_2_n_0
			Port: deserializer_inst/FSM_sequential_state[0]_i_1, Net: next_state[0]
	deserializer_inst/ov_dout_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[6], Net: CLK
			Port: deserializer_inst/ov_dout_reg[6], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst/ov_dout_reg[6], Net: Q[6]
			Port: deserializer_inst/ov_dout_reg[6], Net: <const0>
	deserializer_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: deserializer_inst/GND, Net: <const0>
	deserializer_inst/ov_dout_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[1], Net: CLK
			Port: deserializer_inst/ov_dout_reg[1], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst/ov_dout_reg[1], Net: Q[1]
			Port: deserializer_inst/ov_dout_reg[1], Net: <const0>
	deserializer_inst/shift_reg[5]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[5]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[5]_i_1__0, Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst/shift_reg[5]_i_1__0, Net: shift_reg[5]
	deserializer_inst/shift_reg_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[7], Net: CLK
			Port: deserializer_inst/shift_reg_reg[7], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[7], Net: shift_reg[7]
			Port: deserializer_inst/shift_reg_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst/shift_reg_reg[7], Net: i_rst_IBUF
	deserializer_inst/counter[1]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst/counter[1]_i_1, Net: state[1]
			Port: deserializer_inst/counter[1]_i_1, Net: i_din_valid_IBUF
			Port: deserializer_inst/counter[1]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/counter[1]_i_1, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/counter[1]_i_1, Net: counter_reg_n_0_[1]
			Port: deserializer_inst/counter[1]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst/counter[1]_i_1, Net: counter[1]_i_1_n_0
	deserializer_inst/shift_reg[9]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[9]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[9]_i_1__0, Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst/shift_reg[9]_i_1__0, Net: shift_reg[9]
	deserializer_inst/shift_reg_reg[22], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[22], Net: CLK
			Port: deserializer_inst/shift_reg_reg[22], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[22], Net: shift_reg[22]
			Port: deserializer_inst/shift_reg_reg[22], Net: shift_reg_reg_n_0_[22]
			Port: deserializer_inst/shift_reg_reg[22], Net: i_rst_IBUF
	deserializer_inst/shift_reg_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[10], Net: CLK
			Port: deserializer_inst/shift_reg_reg[10], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[10], Net: shift_reg[10]
			Port: deserializer_inst/shift_reg_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst/shift_reg_reg[10], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[9], Net: CLK
			Port: deserializer_inst/ov_dout_reg[9], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst/ov_dout_reg[9], Net: Q[9]
			Port: deserializer_inst/ov_dout_reg[9], Net: <const0>
	deserializer_inst/o_ready_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/o_ready_reg, Net: CLK
			Port: deserializer_inst/o_ready_reg, Net: <const1>
			Port: deserializer_inst/o_ready_reg, Net: o_ready_i_1__1_n_0
			Port: deserializer_inst/o_ready_reg, Net: o_ready_OBUF
			Port: deserializer_inst/o_ready_reg, Net: <const0>
	deserializer_inst/ov_dout_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[12], Net: CLK
			Port: deserializer_inst/ov_dout_reg[12], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst/ov_dout_reg[12], Net: Q[12]
			Port: deserializer_inst/ov_dout_reg[12], Net: <const0>
	deserializer_inst/shift_reg[14]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[14]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[14]_i_1__0, Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst/shift_reg[14]_i_1__0, Net: shift_reg[14]
	deserializer_inst/FSM_sequential_state_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/FSM_sequential_state_reg[0], Net: CLK
			Port: deserializer_inst/FSM_sequential_state_reg[0], Net: i_en_IBUF
			Port: deserializer_inst/FSM_sequential_state_reg[0], Net: next_state[0]
			Port: deserializer_inst/FSM_sequential_state_reg[0], Net: state[0]
			Port: deserializer_inst/FSM_sequential_state_reg[0], Net: i_rst_IBUF
	deserializer_inst/shift_reg_reg[18], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[18], Net: CLK
			Port: deserializer_inst/shift_reg_reg[18], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[18], Net: shift_reg[18]
			Port: deserializer_inst/shift_reg_reg[18], Net: shift_reg_reg_n_0_[18]
			Port: deserializer_inst/shift_reg_reg[18], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[0], Net: CLK
			Port: deserializer_inst/ov_dout_reg[0], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[0], Net: shift_reg_reg_n_0_[0]
			Port: deserializer_inst/ov_dout_reg[0], Net: Q[0]
			Port: deserializer_inst/ov_dout_reg[0], Net: <const0>
	deserializer_inst/o_dout_valid_i_1__0, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/o_dout_valid_i_1__0, Net: state[1]
			Port: deserializer_inst/o_dout_valid_i_1__0, Net: state[0]
			Port: deserializer_inst/o_dout_valid_i_1__0, Net: i_en_IBUF
			Port: deserializer_inst/o_dout_valid_i_1__0, Net: i_rst_IBUF
			Port: deserializer_inst/o_dout_valid_i_1__0, Net: o_dout_valid_i_1__0_n_0
	deserializer_inst/counter[4]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/counter[4]_i_1__0, Net: i_en_IBUF
			Port: deserializer_inst/counter[4]_i_1__0, Net: state[0]
			Port: deserializer_inst/counter[4]_i_1__0, Net: counter[4]_i_1__0_n_0
	deserializer_inst/shift_reg[17]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[17]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[17]_i_1__0, Net: shift_reg_reg_n_0_[18]
			Port: deserializer_inst/shift_reg[17]_i_1__0, Net: shift_reg[17]
	deserializer_inst/shift_reg_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[6], Net: CLK
			Port: deserializer_inst/shift_reg_reg[6], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[6], Net: shift_reg[6]
			Port: deserializer_inst/shift_reg_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst/shift_reg_reg[6], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[19], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[19], Net: CLK
			Port: deserializer_inst/ov_dout_reg[19], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[19], Net: shift_reg_reg_n_0_[19]
			Port: deserializer_inst/ov_dout_reg[19], Net: Q[19]
			Port: deserializer_inst/ov_dout_reg[19], Net: <const0>
	deserializer_inst/shift_reg[10]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[10]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[10]_i_1__0, Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst/shift_reg[10]_i_1__0, Net: shift_reg[10]
	deserializer_inst/shift_reg_reg[23], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[23], Net: CLK
			Port: deserializer_inst/shift_reg_reg[23], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[23], Net: shift_reg[23]
			Port: deserializer_inst/shift_reg_reg[23], Net: shift_reg_reg_n_0_[23]
			Port: deserializer_inst/shift_reg_reg[23], Net: i_rst_IBUF
	deserializer_inst/shift_reg_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[11], Net: CLK
			Port: deserializer_inst/shift_reg_reg[11], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[11], Net: shift_reg[11]
			Port: deserializer_inst/shift_reg_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst/shift_reg_reg[11], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[8], Net: CLK
			Port: deserializer_inst/ov_dout_reg[8], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst/ov_dout_reg[8], Net: Q[8]
			Port: deserializer_inst/ov_dout_reg[8], Net: <const0>
	deserializer_inst/ov_dout_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[11], Net: CLK
			Port: deserializer_inst/ov_dout_reg[11], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst/ov_dout_reg[11], Net: Q[11]
			Port: deserializer_inst/ov_dout_reg[11], Net: <const0>
	deserializer_inst/ov_dout_reg[23], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[23], Net: CLK
			Port: deserializer_inst/ov_dout_reg[23], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[23], Net: shift_reg_reg_n_0_[23]
			Port: deserializer_inst/ov_dout_reg[23], Net: Q[23]
			Port: deserializer_inst/ov_dout_reg[23], Net: <const0>
	deserializer_inst/shift_reg[22]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[22]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[22]_i_1__0, Net: shift_reg_reg_n_0_[23]
			Port: deserializer_inst/shift_reg[22]_i_1__0, Net: shift_reg[22]
	deserializer_inst/FSM_sequential_state_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/FSM_sequential_state_reg[1], Net: CLK
			Port: deserializer_inst/FSM_sequential_state_reg[1], Net: i_en_IBUF
			Port: deserializer_inst/FSM_sequential_state_reg[1], Net: next_state[1]
			Port: deserializer_inst/FSM_sequential_state_reg[1], Net: state[1]
			Port: deserializer_inst/FSM_sequential_state_reg[1], Net: i_rst_IBUF
	deserializer_inst/shift_reg_reg[19], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[19], Net: CLK
			Port: deserializer_inst/shift_reg_reg[19], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[19], Net: shift_reg[19]
			Port: deserializer_inst/shift_reg_reg[19], Net: shift_reg_reg_n_0_[19]
			Port: deserializer_inst/shift_reg_reg[19], Net: i_rst_IBUF
	deserializer_inst/shift_reg[2]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[2]_i_1__0, Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst/shift_reg[2]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[2]_i_1__0, Net: shift_reg[2]
	deserializer_inst/shift_reg_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[1], Net: CLK
			Port: deserializer_inst/shift_reg_reg[1], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[1], Net: shift_reg[1]
			Port: deserializer_inst/shift_reg_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst/shift_reg_reg[1], Net: i_rst_IBUF
	deserializer_inst/shift_reg[6]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[6]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[6]_i_1__0, Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst/shift_reg[6]_i_1__0, Net: shift_reg[6]
	deserializer_inst/shift_reg[21]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[21]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[21]_i_1__0, Net: shift_reg_reg_n_0_[22]
			Port: deserializer_inst/shift_reg[21]_i_1__0, Net: shift_reg[21]
	deserializer_inst/shift_reg_reg[20], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[20], Net: CLK
			Port: deserializer_inst/shift_reg_reg[20], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[20], Net: shift_reg[20]
			Port: deserializer_inst/shift_reg_reg[20], Net: shift_reg_reg_n_0_[20]
			Port: deserializer_inst/shift_reg_reg[20], Net: i_rst_IBUF
	deserializer_inst/shift_reg_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[9], Net: CLK
			Port: deserializer_inst/shift_reg_reg[9], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[9], Net: shift_reg[9]
			Port: deserializer_inst/shift_reg_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst/shift_reg_reg[9], Net: i_rst_IBUF
	deserializer_inst/o_ready_i_1__1, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/o_ready_i_1__1, Net: state[0]
			Port: deserializer_inst/o_ready_i_1__1, Net: state[1]
			Port: deserializer_inst/o_ready_i_1__1, Net: i_en_IBUF
			Port: deserializer_inst/o_ready_i_1__1, Net: i_rst_IBUF
			Port: deserializer_inst/o_ready_i_1__1, Net: o_ready_i_1__1_n_0
	deserializer_inst/ov_dout_reg[18], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[18], Net: CLK
			Port: deserializer_inst/ov_dout_reg[18], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[18], Net: shift_reg_reg_n_0_[18]
			Port: deserializer_inst/ov_dout_reg[18], Net: Q[18]
			Port: deserializer_inst/ov_dout_reg[18], Net: <const0>
	deserializer_inst/shift_reg_reg[16], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[16], Net: CLK
			Port: deserializer_inst/shift_reg_reg[16], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[16], Net: shift_reg[16]
			Port: deserializer_inst/shift_reg_reg[16], Net: shift_reg_reg_n_0_[16]
			Port: deserializer_inst/shift_reg_reg[16], Net: i_rst_IBUF
	deserializer_inst/counter[4]_i_3, LUT3
		EDIFHierPortInsts... (4)
			Port: deserializer_inst/counter[4]_i_3, Net: counter_reg_n_0_[0]
			Port: deserializer_inst/counter[4]_i_3, Net: counter_reg_n_0_[1]
			Port: deserializer_inst/counter[4]_i_3, Net: counter_reg_n_0_[2]
			Port: deserializer_inst/counter[4]_i_3, Net: counter[4]_i_3_n_0
	deserializer_inst/ov_dout_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[10], Net: CLK
			Port: deserializer_inst/ov_dout_reg[10], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst/ov_dout_reg[10], Net: Q[10]
			Port: deserializer_inst/ov_dout_reg[10], Net: <const0>
	deserializer_inst/ov_dout_reg[22], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[22], Net: CLK
			Port: deserializer_inst/ov_dout_reg[22], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[22], Net: shift_reg_reg_n_0_[22]
			Port: deserializer_inst/ov_dout_reg[22], Net: Q[22]
			Port: deserializer_inst/ov_dout_reg[22], Net: <const0>
	deserializer_inst/shift_reg[15]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[15]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[15]_i_1__0, Net: shift_reg_reg_n_0_[16]
			Port: deserializer_inst/shift_reg[15]_i_1__0, Net: shift_reg[15]
	deserializer_inst/counter_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter_reg[4], Net: CLK
			Port: deserializer_inst/counter_reg[4], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst/counter_reg[4], Net: counter[4]_i_2__0_n_0
			Port: deserializer_inst/counter_reg[4], Net: counter_reg_n_0_[4]
			Port: deserializer_inst/counter_reg[4], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[3], Net: CLK
			Port: deserializer_inst/ov_dout_reg[3], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst/ov_dout_reg[3], Net: Q[3]
			Port: deserializer_inst/ov_dout_reg[3], Net: <const0>
	deserializer_inst/counter[3]_i_1__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst/counter[3]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/counter[3]_i_1__0, Net: counter[4]_i_3_n_0
			Port: deserializer_inst/counter[3]_i_1__0, Net: i_din_valid_IBUF
			Port: deserializer_inst/counter[3]_i_1__0, Net: state[1]
			Port: deserializer_inst/counter[3]_i_1__0, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/counter[3]_i_1__0, Net: counter[3]_i_1__0_n_0
	deserializer_inst/shift_reg_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[0], Net: CLK
			Port: deserializer_inst/shift_reg_reg[0], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[0], Net: shift_reg[0]
			Port: deserializer_inst/shift_reg_reg[0], Net: shift_reg_reg_n_0_[0]
			Port: deserializer_inst/shift_reg_reg[0], Net: i_rst_IBUF
	deserializer_inst/shift_reg[11]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[11]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[11]_i_1__0, Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst/shift_reg[11]_i_1__0, Net: shift_reg[11]
	deserializer_inst/shift_reg[16]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[16]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[16]_i_1__0, Net: shift_reg_reg_n_0_[17]
			Port: deserializer_inst/shift_reg[16]_i_1__0, Net: shift_reg[16]
	deserializer_inst/counter[2]_i_2, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter[2]_i_2, Net: state[1]
			Port: deserializer_inst/counter[2]_i_2, Net: i_din_valid_IBUF
			Port: deserializer_inst/counter[2]_i_2, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/counter[2]_i_2, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/counter[2]_i_2, Net: counter[2]_i_2_n_0
	deserializer_inst/shift_reg_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[8], Net: CLK
			Port: deserializer_inst/shift_reg_reg[8], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[8], Net: shift_reg[8]
			Port: deserializer_inst/shift_reg_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst/shift_reg_reg[8], Net: i_rst_IBUF
	deserializer_inst/counter[2]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter[2]_i_1, Net: counter[2]_i_2_n_0
			Port: deserializer_inst/counter[2]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst/counter[2]_i_1, Net: counter_reg_n_0_[1]
			Port: deserializer_inst/counter[2]_i_1, Net: counter_reg_n_0_[2]
			Port: deserializer_inst/counter[2]_i_1, Net: counter[2]_i_1_n_0
	deserializer_inst/ov_dout_reg[17], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[17], Net: CLK
			Port: deserializer_inst/ov_dout_reg[17], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[17], Net: shift_reg_reg_n_0_[17]
			Port: deserializer_inst/ov_dout_reg[17], Net: Q[17]
			Port: deserializer_inst/ov_dout_reg[17], Net: <const0>
	deserializer_inst/shift_reg_reg[17], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[17], Net: CLK
			Port: deserializer_inst/shift_reg_reg[17], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[17], Net: shift_reg[17]
			Port: deserializer_inst/shift_reg_reg[17], Net: shift_reg_reg_n_0_[17]
			Port: deserializer_inst/shift_reg_reg[17], Net: i_rst_IBUF
	deserializer_inst/shift_reg_reg[21], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[21], Net: CLK
			Port: deserializer_inst/shift_reg_reg[21], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[21], Net: shift_reg[21]
			Port: deserializer_inst/shift_reg_reg[21], Net: shift_reg_reg_n_0_[21]
			Port: deserializer_inst/shift_reg_reg[21], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[21], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[21], Net: CLK
			Port: deserializer_inst/ov_dout_reg[21], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[21], Net: shift_reg_reg_n_0_[21]
			Port: deserializer_inst/ov_dout_reg[21], Net: Q[21]
			Port: deserializer_inst/ov_dout_reg[21], Net: <const0>
	deserializer_inst/shift_reg[3]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[3]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[3]_i_1__0, Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst/shift_reg[3]_i_1__0, Net: shift_reg[3]
	deserializer_inst/ov_dout_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[2], Net: CLK
			Port: deserializer_inst/ov_dout_reg[2], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst/ov_dout_reg[2], Net: Q[2]
			Port: deserializer_inst/ov_dout_reg[2], Net: <const0>
	deserializer_inst/shift_reg[20]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[20]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[20]_i_1__0, Net: shift_reg_reg_n_0_[21]
			Port: deserializer_inst/shift_reg[20]_i_1__0, Net: shift_reg[20]
	deserializer_inst/shift_reg_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[3], Net: CLK
			Port: deserializer_inst/shift_reg_reg[3], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[3], Net: shift_reg[3]
			Port: deserializer_inst/shift_reg_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst/shift_reg_reg[3], Net: i_rst_IBUF
	deserializer_inst/counter[4]_i_2__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst/counter[4]_i_2__0, Net: counter[4]_i_3_n_0
			Port: deserializer_inst/counter[4]_i_2__0, Net: state[1]
			Port: deserializer_inst/counter[4]_i_2__0, Net: i_din_valid_IBUF
			Port: deserializer_inst/counter[4]_i_2__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/counter[4]_i_2__0, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/counter[4]_i_2__0, Net: counter[4]_i_2__0_n_0
	deserializer_inst/counter[0]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst/counter[0]_i_1, Net: counter_reg_n_0_[3]
			Port: deserializer_inst/counter[0]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst/counter[0]_i_1, Net: i_din_valid_IBUF
			Port: deserializer_inst/counter[0]_i_1, Net: state[1]
			Port: deserializer_inst/counter[0]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst/counter[0]_i_1, Net: counter[0]_i_1_n_0
	deserializer_inst/shift_reg_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[14], Net: CLK
			Port: deserializer_inst/shift_reg_reg[14], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[14], Net: shift_reg[14]
			Port: deserializer_inst/shift_reg_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst/shift_reg_reg[14], Net: i_rst_IBUF
	deserializer_inst/FSM_sequential_state[1]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: deserializer_inst/FSM_sequential_state[1]_i_1, Net: wea[0]
			Port: deserializer_inst/FSM_sequential_state[1]_i_1, Net: state[0]
			Port: deserializer_inst/FSM_sequential_state[1]_i_1, Net: state[1]
			Port: deserializer_inst/FSM_sequential_state[1]_i_1, Net: next_state[1]
	deserializer_inst/ov_dout_reg[16], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[16], Net: CLK
			Port: deserializer_inst/ov_dout_reg[16], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[16], Net: shift_reg_reg_n_0_[16]
			Port: deserializer_inst/ov_dout_reg[16], Net: Q[16]
			Port: deserializer_inst/ov_dout_reg[16], Net: <const0>
	deserializer_inst/ov_dout_reg[20], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[20], Net: CLK
			Port: deserializer_inst/ov_dout_reg[20], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[20], Net: shift_reg_reg_n_0_[20]
			Port: deserializer_inst/ov_dout_reg[20], Net: Q[20]
			Port: deserializer_inst/ov_dout_reg[20], Net: <const0>
	deserializer_inst/counter_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter_reg[2], Net: CLK
			Port: deserializer_inst/counter_reg[2], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst/counter_reg[2], Net: counter[2]_i_1_n_0
			Port: deserializer_inst/counter_reg[2], Net: counter_reg_n_0_[2]
			Port: deserializer_inst/counter_reg[2], Net: i_rst_IBUF
	deserializer_inst/shift_reg[7]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[7]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[7]_i_1__0, Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst/shift_reg[7]_i_1__0, Net: shift_reg[7]
	deserializer_inst/ov_dout_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[5], Net: CLK
			Port: deserializer_inst/ov_dout_reg[5], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst/ov_dout_reg[5], Net: Q[5]
			Port: deserializer_inst/ov_dout_reg[5], Net: <const0>
	deserializer_inst/shift_reg[23]_i_2__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[23]_i_2__0, Net: i_din_IBUF
			Port: deserializer_inst/shift_reg[23]_i_2__0, Net: state[1]
			Port: deserializer_inst/shift_reg[23]_i_2__0, Net: shift_reg[23]
	deserializer_inst/shift_reg_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[2], Net: CLK
			Port: deserializer_inst/shift_reg_reg[2], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[2], Net: shift_reg[2]
			Port: deserializer_inst/shift_reg_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst/shift_reg_reg[2], Net: i_rst_IBUF
	deserializer_inst/shift_reg[12]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[12]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[12]_i_1__0, Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst/shift_reg[12]_i_1__0, Net: shift_reg[12]
	deserializer_inst/shift_reg[0]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[0]_i_1__0, Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst/shift_reg[0]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[0]_i_1__0, Net: shift_reg[0]
	deserializer_inst/shift_reg_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/shift_reg_reg[15], Net: CLK
			Port: deserializer_inst/shift_reg_reg[15], Net: shift_reg[23]_i_1__0_n_0
			Port: deserializer_inst/shift_reg_reg[15], Net: shift_reg[15]
			Port: deserializer_inst/shift_reg_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst/shift_reg_reg[15], Net: i_rst_IBUF
	deserializer_inst/shift_reg[19]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst/shift_reg[19]_i_1__0, Net: state[1]
			Port: deserializer_inst/shift_reg[19]_i_1__0, Net: shift_reg_reg_n_0_[20]
			Port: deserializer_inst/shift_reg[19]_i_1__0, Net: shift_reg[19]
	deserializer_inst/ov_dout_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[15], Net: CLK
			Port: deserializer_inst/ov_dout_reg[15], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst/ov_dout_reg[15], Net: Q[15]
			Port: deserializer_inst/ov_dout_reg[15], Net: <const0>
	deserializer_inst/counter_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/counter_reg[3], Net: CLK
			Port: deserializer_inst/counter_reg[3], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst/counter_reg[3], Net: counter[3]_i_1__0_n_0
			Port: deserializer_inst/counter_reg[3], Net: counter_reg_n_0_[3]
			Port: deserializer_inst/counter_reg[3], Net: i_rst_IBUF
	deserializer_inst/ov_dout_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst/ov_dout_reg[4], Net: CLK
			Port: deserializer_inst/ov_dout_reg[4], Net: ov_dout[23]_i_1_n_0
			Port: deserializer_inst/ov_dout_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst/ov_dout_reg[4], Net: Q[4]
			Port: deserializer_inst/ov_dout_reg[4], Net: <const0>
	fir_filter_inst/tap_inst/ov_sum[4]_i_5, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_5, Net: p_0_in[4]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_5, Net: D[4]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_5, Net: ov_sum[4]_i_5_n_0
	fir_filter_inst/tap_inst/ov_sum[4]_i_4, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_4, Net: p_0_in[5]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_4, Net: D[5]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_4, Net: ov_sum[4]_i_4_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4], Net: ov_sum_reg[4]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4], Net: D[4]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[12]_i_5, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_5, Net: p_0_in[12]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_5, Net: D[12]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_5, Net: ov_sum[12]_i_5_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[18], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[18], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[18], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[18], Net: ov_sum_reg[16]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[18], Net: D[18]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[18], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[12]_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_2, Net: p_0_in[15]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_2, Net: D[15]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_2, Net: ov_sum[12]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum[20]_i_4, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_4, Net: p_0_in[21]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_4, Net: D[21]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_4, Net: ov_sum[20]_i_4_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8], Net: ov_sum_reg[8]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8], Net: D[8]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[20]_i_5, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_5, Net: p_0_in[20]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_5, Net: D[20]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_5, Net: ov_sum[20]_i_5_n_0
	fir_filter_inst/tap_inst/ov_sum[12]_i_4, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_4, Net: p_0_in[13]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_4, Net: D[13]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_4, Net: ov_sum[12]_i_4_n_0
	fir_filter_inst/tap_inst/ov_sum[20]_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_2, Net: D[23]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_2, Net: p_0_in[23]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_2, Net: ov_sum[20]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[14], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[14], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[14], Net: ov_sum_reg[12]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[14], Net: D[14]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[14], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[12]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_3, Net: p_0_in[14]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_3, Net: D[14]
			Port: fir_filter_inst/tap_inst/ov_sum[12]_i_3, Net: ov_sum[12]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum[20]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_3, Net: p_0_in[22]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_3, Net: D[22]
			Port: fir_filter_inst/tap_inst/ov_sum[20]_i_3, Net: ov_sum[20]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, CARRY4
		EDIFHierPortInsts... (18)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[0]_i_2_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_3
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_2
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_1
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: p_0_in[4]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: p_0_in[5]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: p_0_in[6]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: p_0_in[7]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum_reg[4]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum[4]_i_5_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum[4]_i_4_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum[4]_i_3_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Net: ov_sum[4]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[10], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[10], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[10], Net: ov_sum_reg[8]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[10], Net: D[10]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[10], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[22], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[22], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[22], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[22], Net: ov_sum_reg[20]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[22], Net: D[22]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[22], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[4]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_3, Net: p_0_in[6]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_3, Net: D[6]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_3, Net: ov_sum[4]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum[4]_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_2, Net: p_0_in[7]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_2, Net: D[7]
			Port: fir_filter_inst/tap_inst/ov_sum[4]_i_2, Net: ov_sum[4]_i_2_n_0
	fir_filter_inst/tap_inst/GND_1, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/tap_inst/GND_1, Net: GND_2
	fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, CARRY4
		EDIFHierPortInsts... (18)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_3
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_2
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_1
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: p_0_in[0]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: p_0_in[1]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: p_0_in[2]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: p_0_in[3]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum_reg[0]_i_2_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum[0]_i_6_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum[0]_i_5_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum[0]_i_4_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Net: ov_sum[0]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[3], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[3], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[3], Net: ov_sum_reg[0]_i_2_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[3], Net: D[3]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[3], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/VCC_1, VCC
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/tap_inst/VCC_1, Net: VCC_2
	fir_filter_inst/tap_inst/ov_sum_reg[17], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[17], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[17], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[17], Net: ov_sum_reg[16]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[17], Net: D[17]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[17], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[7], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[7], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[7], Net: ov_sum_reg[4]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[7], Net: D[7]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[7], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/tap_inst/VCC, Net: <const1>
	fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, CARRY4
		EDIFHierPortInsts... (18)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[12]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_3
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_2
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_1
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: p_0_in[16]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: p_0_in[17]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: p_0_in[18]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: p_0_in[19]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum_reg[16]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum[16]_i_5_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum[16]_i_4_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum[16]_i_3_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Net: ov_sum[16]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[13], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[13], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[13], Net: ov_sum_reg[12]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[13], Net: D[13]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[13], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[21], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[21], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[21], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[21], Net: ov_sum_reg[20]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[21], Net: D[21]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[21], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/tap_inst/GND, Net: <const0>
	fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, CARRY4
		EDIFHierPortInsts... (18)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[4]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_3
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_2
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_1
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: p_0_in[8]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: p_0_in[9]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: p_0_in[10]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: p_0_in[11]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum_reg[8]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum[8]_i_5_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum[8]_i_4_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum[8]_i_3_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Net: ov_sum[8]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum[16]_i_5, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_5, Net: p_0_in[16]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_5, Net: D[16]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_5, Net: ov_sum[16]_i_5_n_0
	fir_filter_inst/tap_inst/ov_sum[0]_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_1, Net: i_rst_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_1, Net: ov_sum_reg[23]_0
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_1, Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[2], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[2], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[2], Net: ov_sum_reg[0]_i_2_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[2], Net: D[2]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[2], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[0]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_3, Net: p_0_in[3]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_3, Net: D[3]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_3, Net: ov_sum[0]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum[0]_i_4, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_4, Net: p_0_in[2]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_4, Net: D[2]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_4, Net: ov_sum[0]_i_4_n_0
	fir_filter_inst/tap_inst/ov_sum[16]_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_2, Net: p_0_in[19]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_2, Net: D[19]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_2, Net: ov_sum[16]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[16], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16], Net: ov_sum_reg[16]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16], Net: D[16]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[16], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[0]_i_5, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_5, Net: p_0_in[1]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_5, Net: D[1]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_5, Net: ov_sum[0]_i_5_n_0
	fir_filter_inst/tap_inst/ov_sum[0]_i_6, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_6, Net: p_0_in[0]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_6, Net: D[0]
			Port: fir_filter_inst/tap_inst/ov_sum[0]_i_6, Net: ov_sum[0]_i_6_n_0
	fir_filter_inst/tap_inst/ov_sum[16]_i_4, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_4, Net: p_0_in[17]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_4, Net: D[17]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_4, Net: ov_sum[16]_i_4_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[6], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[6], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[6], Net: ov_sum_reg[4]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[6], Net: D[6]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[6], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[16]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_3, Net: p_0_in[18]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_3, Net: D[18]
			Port: fir_filter_inst/tap_inst/ov_sum[16]_i_3, Net: ov_sum[16]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12], Net: ov_sum_reg[12]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12], Net: D[12]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/sum_trunc1__0, DSP48E1
		EDIFHierPortInsts... (293)
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[0]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[10]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[11]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[12]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[13]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[14]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[15]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[16]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[17]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[18]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[19]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[1]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[20]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[21]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[22]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[2]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[3]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[4]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[5]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[6]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[7]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[8]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_0[9]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[17]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[18]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[19]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[20]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[21]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[22]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: douta[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const1>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const1>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const1>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const1>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_153
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_143
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_142
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_141
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_140
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_139
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_138
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_137
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_136
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_135
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_134
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_152
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_133
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_132
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_131
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_130
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_129
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_128
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_127
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_126
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_125
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_124
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_151
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_123
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_122
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_121
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_120
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_119
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_118
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_117
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_116
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_115
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_114
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_150
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_113
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_112
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_111
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_110
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_109
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_108
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_107
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_106
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_149
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_148
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_147
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_146
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_145
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1_n_144
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1__0_n_105
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[4]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[5]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[6]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[7]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[8]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[9]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[10]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[11]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[12]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[13]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1__0_n_104
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[14]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[15]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[16]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[17]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[18]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[19]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[20]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[21]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[22]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1__0_n_103
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1__0_n_102
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1__0_n_101
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: sum_trunc1__0_n_100
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[0]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[1]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[2]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: p_0_in[3]
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1__0, Net: <const0>
	fir_filter_inst/tap_inst/ov_sum_reg[20], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20], Net: ov_sum_reg[20]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20], Net: D[20]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, CARRY4
		EDIFHierPortInsts... (18)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[8]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_3
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_2
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_1
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: p_0_in[12]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: p_0_in[13]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: p_0_in[14]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: p_0_in[15]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum_reg[12]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum[12]_i_5_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum[12]_i_4_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum[12]_i_3_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Net: ov_sum[12]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum[8]_i_4, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_4, Net: p_0_in[9]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_4, Net: D[9]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_4, Net: ov_sum[8]_i_4_n_0
	fir_filter_inst/tap_inst/ov_sum[8]_i_5, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_5, Net: p_0_in[8]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_5, Net: D[8]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_5, Net: ov_sum[8]_i_5_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, CARRY4
		EDIFHierPortInsts... (17)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[16]_i_1_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_3
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_2
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_1
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: p_0_in[20]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: p_0_in[21]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: p_0_in[22]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: <const0>
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_5
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum_reg[20]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum[20]_i_5_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum[20]_i_4_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum[20]_i_3_n_0
			Port: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Net: ov_sum[20]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum[8]_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_2, Net: p_0_in[11]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_2, Net: D[11]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_2, Net: ov_sum[8]_i_2_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0], Net: ov_sum_reg[0]_i_2_n_7
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0], Net: D[0]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[0], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum[8]_i_3, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_3, Net: p_0_in[10]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_3, Net: D[10]
			Port: fir_filter_inst/tap_inst/ov_sum[8]_i_3, Net: ov_sum[8]_i_3_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[19], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[19], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[19], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[19], Net: ov_sum_reg[16]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[19], Net: D[19]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[19], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[1], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[1], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[1], Net: ov_sum_reg[0]_i_2_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[1], Net: D[1]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[1], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[15], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[15], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[15], Net: ov_sum_reg[12]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[15], Net: D[15]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[15], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[5], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[5], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[5], Net: ov_sum_reg[4]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[5], Net: D[5]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[5], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[23], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[23], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[23], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[23], Net: ov_sum_reg[20]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[23], Net: D[23]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[23], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[11], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[11], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[11], Net: ov_sum_reg[8]_i_1_n_4
			Port: fir_filter_inst/tap_inst/ov_sum_reg[11], Net: D[11]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[11], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/ov_sum_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: fir_filter_inst/tap_inst/ov_sum_reg[9], Net: CLK
			Port: fir_filter_inst/tap_inst/ov_sum_reg[9], Net: i_en_IBUF
			Port: fir_filter_inst/tap_inst/ov_sum_reg[9], Net: ov_sum_reg[8]_i_1_n_6
			Port: fir_filter_inst/tap_inst/ov_sum_reg[9], Net: D[9]
			Port: fir_filter_inst/tap_inst/ov_sum_reg[9], Net: ov_sum[0]_i_1_n_0
	fir_filter_inst/tap_inst/sum_trunc1, DSP48E1
		EDIFHierPortInsts... (359)
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[0]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[10]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[11]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[12]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[13]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[14]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[15]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[16]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[17]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[18]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[19]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[1]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[20]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[21]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[22]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[23]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[2]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[3]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[4]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[5]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[6]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[7]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[8]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_0[9]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[0]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[10]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[11]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[12]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[13]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[14]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[15]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[16]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[1]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[2]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[3]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[4]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[5]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[6]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[7]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[8]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: douta[9]
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: VCC_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: GND_2
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const1>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const1>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_153
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_143
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_142
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_141
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_140
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_139
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_138
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_137
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_136
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_135
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_134
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_152
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_133
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_132
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_131
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_130
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_129
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_128
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_127
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_126
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_125
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_124
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_151
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_123
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_122
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_121
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_120
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_119
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_118
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_117
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_116
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_115
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_114
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_150
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_113
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_112
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_111
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_110
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_109
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_108
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_107
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_106
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_149
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_148
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_147
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_146
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_145
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_144
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_105
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_95
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_94
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_93
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_92
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_91
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_90
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_89
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_88
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_87
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_86
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_104
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_85
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_84
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_83
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_82
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_81
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_80
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_79
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_78
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_77
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_76
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_103
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_75
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_74
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_73
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_72
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_71
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_70
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_69
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_68
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_67
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_66
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_102
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_65
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_64
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_63
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_62
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_61
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_60
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_59
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_58
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_101
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_100
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_99
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_98
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_97
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: sum_trunc1_n_96
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
			Port: fir_filter_inst/tap_inst/sum_trunc1, Net: <const0>
	fir_filter_inst/xpm_memory_sprom_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/xpm_memory_sprom_inst/GND, Net: <const0>
	fir_filter_inst/xpm_memory_spram_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/xpm_memory_spram_inst/GND, Net: <const0>
	fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1, Net: rsta
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1, Net: ena
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1, Net: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1_n_0
	fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/GND, Net: <const0>
	fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, RAMB18E1
		EDIFHierPortInsts... (104)
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[6]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[0]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[1]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[2]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[3]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[4]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[5]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[6]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[0]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[1]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[2]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[3]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[4]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: addra[5]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: clka
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: clka
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[0]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[10]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[11]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[12]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[13]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[14]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[15]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[1]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[2]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[3]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[4]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[5]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[6]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[7]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[8]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[9]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[18]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[19]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[20]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[21]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[22]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[23]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[16]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: douta[17]
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1_n_0
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1_n_0
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: rsta
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: rsta
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg, Net: <const0>
	fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/VCC, Net: <const1>
	fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2, Net: ena
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2, Net: wea[0]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2, Net: gen_wr_a.gen_word_narrow.mem_reg_i_2_n_0
	fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND, Net: <const0>
	fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, RAMB18E1
		EDIFHierPortInsts... (104)
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[6]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[0]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[1]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[2]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[3]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[4]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[5]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[6]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[0]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[1]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[2]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[3]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[4]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: addra[5]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: clka
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: clka
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[0]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[10]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[11]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[12]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[13]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[14]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[15]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[1]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[2]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[3]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[4]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[5]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[6]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[7]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[8]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[9]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[18]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[19]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[20]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[21]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[22]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[23]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[16]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: dina[17]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const1>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[0]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[10]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[11]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[12]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[13]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[14]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[15]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[1]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[2]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[3]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[4]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[5]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[6]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[7]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[8]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[9]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[18]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[19]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[20]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[21]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[22]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[23]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[16]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: douta[17]
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: rsta
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: rsta
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: gen_wr_a.gen_word_narrow.mem_reg_i_2_n_0
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: gen_wr_a.gen_word_narrow.mem_reg_i_2_n_0
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: gen_wr_a.gen_word_narrow.mem_reg_i_2_n_0
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: gen_wr_a.gen_word_narrow.mem_reg_i_2_n_0
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg, Net: <const0>
	fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1, Net: rsta
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1, Net: ena
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1, Net: gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0
	fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/VCC, Net: <const1>


	Found IBUF cell: i_din_IBUF_inst
	Found IBUF cell: i_ready_IBUF_inst
	Found OBUF cell: o_dout_OBUF_inst
	Found OBUF cell: o_dout_valid_OBUF_inst
	Found IBUF cell: i_din_valid_IBUF_inst
	Found IBUF cell: i_clk_IBUF_inst
	Found OBUF cell: o_ready_OBUF_inst
	Found IBUF cell: i_en_IBUF_inst
	Found IBUF cell: i_rst_IBUF_inst
	Found LUT cell: FSM_sequential_state[0]_i_1__0
	Found LUT cell: sample_re_addr[2]_i_1
	Found LUT cell: weight_re_addr[1]_i_1
	Found FDRE cell: o_dout_valid_reg
	Found FDRE cell: sample_wr_addr_reg[3]
	Found FDRE cell: ov_dout_reg[18]
	Found LUT cell: weight_re_addr[2]_i_1
	Found LUT cell: weight_re_i_1
	Found FDRE cell: ov_dout_reg[14]
	Found FDRE cell: sample_re_addr_reg[0]
	Found FDRE cell: ov_dout_reg[10]
	Found FDRE cell: ov_dout_reg[22]
	Found FDRE cell: ov_dout_reg[7]
	Found FDRE cell: weight_re_addr_reg[2]
	Found FDRE cell: sample_re_addr_reg[4]
	Found LUT cell: o_ready_i_1
	Found FDRE cell: ov_dout_reg[3]
	Found LUT cell: sample_re_addr[1]_i_1
	Found LUT cell: FSM_sequential_state[0]_i_2__0
	Found LUT cell: sum_rst_i_1
	Found FDRE cell: sample_wr_addr_reg[2]
	Found FDRE cell: ov_dout_reg[17]
	Found LUT cell: sample_re_addr[3]_i_4
	Found LUT cell: sample_re_addr[0]_i_1
	Found FDRE cell: ov_dout_reg[13]
	Found LUT cell: sample_re_addr[3]_i_2
	Found FDRE cell: sample_re_addr_reg[3]
	Found LUT cell: sample_re_addr[3]_i_3
	Found VCC cell: VCC
	Found LUT cell: sample_re_addr[3]_i_1
	Found LUT cell: weight_re_addr[3]_i_1
	Found LUT cell: FSM_sequential_state[0]_i_3
	Found FDRE cell: ov_dout_reg[21]
	Found LUT cell: weight_re_addr[0]_i_1
	Found FDRE cell: ov_dout_reg[6]
	Found FDRE cell: weight_re_addr_reg[3]
	Found LUT cell: FSM_sequential_state[1]_i_1__0
	Found GND cell: GND
	Found FDRE cell: ov_dout_reg[2]
	Found LUT cell: sample_wr_addr[4]_i_1
	Found FDRE cell: ov_dout_reg[1]
	Found LUT cell: sample_re_addr[5]_i_1
	Found LUT cell: weight_re_addr[4]_i_1
	Found LUT cell: sample_wr_addr[1]_i_1
	Found FDRE cell: sample_wr_addr_reg[1]
	Found FDRE cell: weight_re_reg
	Found LUT cell: sample_re_addr[5]_i_3
	Found LUT cell: sample_re_addr[5]_i_2
	Found LUT cell: weight_re_addr[5]_i_1
	Found FDRE cell: sample_re_addr_reg[2]
	Found FDRE cell: sample_wr_addr_reg[5]
	Found FDRE cell: ov_dout_reg[16]
	Found LUT cell: sample_wr_addr[2]_i_1
	Found FDRE cell: ov_dout_reg[20]
	Found FDRE cell: ov_dout_reg[9]
	Found FDRE cell: weight_re_addr_reg[4]
	Found FDRE cell: o_ready_reg
	Found FDRE cell: ov_dout_reg[12]
	Found LUT cell: sample_re_addr[4]_i_1
	Found FDRE cell: ov_dout_reg[5]
	Found FDRE cell: weight_re_addr_reg[0]
	Found FDRE cell: FSM_sequential_state_reg[0]
	Found LUT cell: ov_dout[23]_i_1__0
	Found LUT cell: o_dout_valid_i_1__1
	Found FDRE cell: ov_dout_reg[0]
	Found FDRE cell: sum_rst_reg
	Found LUT cell: sample_wr_addr[3]_i_1
	Found LUT cell: sample_wr_addr[5]_i_1
	Found FDRE cell: sample_wr_addr_reg[0]
	Found LUT cell: sample_wr_addr[0]_i_1
	Found FDRE cell: ov_dout_reg[19]
	Found FDRE cell: ov_dout_reg[15]
	Found FDRE cell: sample_re_addr_reg[1]
	Found FDRE cell: sample_wr_addr_reg[4]
	Found FDRE cell: ov_dout_reg[8]
	Found FDRE cell: weight_re_addr_reg[5]
	Found FDRE cell: ov_dout_reg[11]
	Found FDRE cell: sample_re_addr_reg[5]
	Found FDRE cell: ov_dout_reg[23]
	Found FDRE cell: ov_dout_reg[4]
	Found FDRE cell: weight_re_addr_reg[1]
	Found FDRE cell: FSM_sequential_state_reg[1]
	Found LUT cell: FSM_sequential_state[0]_i_1__1
	Found FDRE cell: shift_reg_reg[1]
	Found LUT cell: counter[3]_i_1
	Found FDRE cell: o_dout_valid_reg
	Found FDRE cell: shift_reg_reg[20]
	Found FDRE cell: shift_reg_reg[9]
	Found LUT cell: shift_reg[1]_i_1
	Found LUT cell: o_ready_i_1__0
	Found FDRE cell: shift_reg_reg[5]
	Found LUT cell: counter[4]_i_2
	Found LUT cell: counter[4]_i_1
	Found LUT cell: shift_reg[23]_i_3
	Found FDRE cell: shift_reg_reg[16]
	Found LUT cell: shift_reg[23]_i_2
	Found LUT cell: shift_reg[23]_i_1
	Found LUT cell: counter[0]_i_1__0
	Found FDRE cell: shift_reg_reg[12]
	Found LUT cell: shift_reg[8]_i_1
	Found FDRE cell: counter_reg[0]
	Found LUT cell: shift_reg[15]_i_1
	Found FDRE cell: counter_reg[4]
	Found LUT cell: shift_reg[2]_i_1
	Found LUT cell: shift_reg[3]_i_1
	Found FDRE cell: shift_reg_reg[4]
	Found LUT cell: shift_reg[9]_i_1
	Found FDRE cell: shift_reg_reg[0]
	Found LUT cell: shift_reg[0]_i_1
	Found LUT cell: counter[1]_i_1__0
	Found FDRE cell: shift_reg_reg[8]
	Found LUT cell: shift_reg[6]_i_1
	Found LUT cell: shift_reg[16]_i_1
	Found FDRE cell: shift_reg_reg[17]
	Found LUT cell: shift_reg[13]_i_1
	Found FDRE cell: shift_reg_reg[13]
	Found LUT cell: shift_reg[10]_i_1
	Found FDRE cell: shift_reg_reg[21]
	Found FDRE cell: counter_reg[1]
	Found GND cell: GND
	Found LUT cell: FSM_sequential_state[1]_i_1__1
	Found FDRE cell: shift_reg_reg[3]
	Found LUT cell: shift_reg[18]_i_1
	Found LUT cell: shift_reg[21]_i_1
	Found FDRE cell: shift_reg_reg[7]
	Found LUT cell: FSM_sequential_state[1]_i_2
	Found LUT cell: shift_reg[19]_i_1
	Found FDRE cell: shift_reg_reg[14]
	Found FDRE cell: shift_reg_reg[22]
	Found FDRE cell: shift_reg_reg[10]
	Found LUT cell: shift_reg[12]_i_1
	Found FDRE cell: o_ready_reg
	Found FDRE cell: counter_reg[2]
	Found LUT cell: o_dout_valid_i_1
	Found LUT cell: shift_reg[5]_i_1
	Found LUT cell: shift_reg[20]_i_1
	Found FDRE cell: FSM_sequential_state_reg[0]
	Found FDRE cell: shift_reg_reg[18]
	Found FDRE cell: shift_reg_reg[2]
	Found LUT cell: shift_reg[14]_i_1
	Found LUT cell: shift_reg[22]_i_1
	Found LUT cell: counter[2]_i_1__0
	Found LUT cell: shift_reg[11]_i_1
	Found FDRE cell: shift_reg_reg[6]
	Found FDRE cell: shift_reg_reg[15]
	Found FDRE cell: shift_reg_reg[23]
	Found FDRE cell: shift_reg_reg[11]
	Found LUT cell: shift_reg[4]_i_1
	Found LUT cell: shift_reg[17]_i_1
	Found FDRE cell: counter_reg[3]
	Found LUT cell: shift_reg[7]_i_1
	Found FDRE cell: FSM_sequential_state_reg[1]
	Found FDRE cell: shift_reg_reg[19]
	Found LUT cell: shift_reg[4]_i_1__0
	Found FDRE cell: o_dout_valid_reg
	Found FDRE cell: shift_reg_reg[5]
	Found LUT cell: ov_dout[23]_i_2
	Found FDRE cell: ov_dout_reg[14]
	Found FDRE cell: shift_reg_reg[12]
	Found FDRE cell: counter_reg[0]
	Found FDRE cell: ov_dout_reg[7]
	Found LUT cell: shift_reg[8]_i_1__0
	Found FDRE cell: shift_reg_reg[4]
	Found LUT cell: shift_reg[13]_i_1__0
	Found LUT cell: ov_dout[23]_i_1
	Found LUT cell: shift_reg[18]_i_1__0
	Found LUT cell: shift_reg[1]_i_1__0
	Found FDRE cell: ov_dout_reg[13]
	Found FDRE cell: shift_reg_reg[13]
	Found VCC cell: VCC
	Found FDRE cell: counter_reg[1]
	Found LUT cell: shift_reg[23]_i_1__0
	Found LUT cell: FSM_sequential_state[0]_i_2
	Found LUT cell: FSM_sequential_state[0]_i_1
	Found FDRE cell: ov_dout_reg[6]
	Found GND cell: GND
	Found FDRE cell: ov_dout_reg[1]
	Found LUT cell: shift_reg[5]_i_1__0
	Found FDRE cell: shift_reg_reg[7]
	Found LUT cell: counter[1]_i_1
	Found LUT cell: shift_reg[9]_i_1__0
	Found FDRE cell: shift_reg_reg[22]
	Found FDRE cell: shift_reg_reg[10]
	Found FDRE cell: ov_dout_reg[9]
	Found FDRE cell: o_ready_reg
	Found FDRE cell: ov_dout_reg[12]
	Found LUT cell: shift_reg[14]_i_1__0
	Found FDRE cell: FSM_sequential_state_reg[0]
	Found FDRE cell: shift_reg_reg[18]
	Found FDRE cell: ov_dout_reg[0]
	Found LUT cell: o_dout_valid_i_1__0
	Found LUT cell: counter[4]_i_1__0
	Found LUT cell: shift_reg[17]_i_1__0
	Found FDRE cell: shift_reg_reg[6]
	Found FDRE cell: ov_dout_reg[19]
	Found LUT cell: shift_reg[10]_i_1__0
	Found FDRE cell: shift_reg_reg[23]
	Found FDRE cell: shift_reg_reg[11]
	Found FDRE cell: ov_dout_reg[8]
	Found FDRE cell: ov_dout_reg[11]
	Found FDRE cell: ov_dout_reg[23]
	Found LUT cell: shift_reg[22]_i_1__0
	Found FDRE cell: FSM_sequential_state_reg[1]
	Found FDRE cell: shift_reg_reg[19]
	Found LUT cell: shift_reg[2]_i_1__0
	Found FDRE cell: shift_reg_reg[1]
	Found LUT cell: shift_reg[6]_i_1__0
	Found LUT cell: shift_reg[21]_i_1__0
	Found FDRE cell: shift_reg_reg[20]
	Found FDRE cell: shift_reg_reg[9]
	Found LUT cell: o_ready_i_1__1
	Found FDRE cell: ov_dout_reg[18]
	Found FDRE cell: shift_reg_reg[16]
	Found LUT cell: counter[4]_i_3
	Found FDRE cell: ov_dout_reg[10]
	Found FDRE cell: ov_dout_reg[22]
	Found LUT cell: shift_reg[15]_i_1__0
	Found FDRE cell: counter_reg[4]
	Found FDRE cell: ov_dout_reg[3]
	Found LUT cell: counter[3]_i_1__0
	Found FDRE cell: shift_reg_reg[0]
	Found LUT cell: shift_reg[11]_i_1__0
	Found LUT cell: shift_reg[16]_i_1__0
	Found LUT cell: counter[2]_i_2
	Found FDRE cell: shift_reg_reg[8]
	Found LUT cell: counter[2]_i_1
	Found FDRE cell: ov_dout_reg[17]
	Found FDRE cell: shift_reg_reg[17]
	Found FDRE cell: shift_reg_reg[21]
	Found FDRE cell: ov_dout_reg[21]
	Found LUT cell: shift_reg[3]_i_1__0
	Found FDRE cell: ov_dout_reg[2]
	Found LUT cell: shift_reg[20]_i_1__0
	Found FDRE cell: shift_reg_reg[3]
	Found LUT cell: counter[4]_i_2__0
	Found LUT cell: counter[0]_i_1
	Found FDRE cell: shift_reg_reg[14]
	Found LUT cell: FSM_sequential_state[1]_i_1
	Found FDRE cell: ov_dout_reg[16]
	Found FDRE cell: ov_dout_reg[20]
	Found FDRE cell: counter_reg[2]
	Found LUT cell: shift_reg[7]_i_1__0
	Found FDRE cell: ov_dout_reg[5]
	Found LUT cell: shift_reg[23]_i_2__0
	Found FDRE cell: shift_reg_reg[2]
	Found LUT cell: shift_reg[12]_i_1__0
	Found LUT cell: shift_reg[0]_i_1__0
	Found FDRE cell: shift_reg_reg[15]
	Found LUT cell: shift_reg[19]_i_1__0
	Found FDRE cell: ov_dout_reg[15]
	Found FDRE cell: counter_reg[3]
	Found FDRE cell: ov_dout_reg[4]
	Found LUT cell: ov_sum[4]_i_5
	Found LUT cell: ov_sum[4]_i_4
	Found FDRE cell: ov_sum_reg[4]
	Found LUT cell: ov_sum[12]_i_5
	Found FDRE cell: ov_sum_reg[18]
	Found LUT cell: ov_sum[12]_i_2
	Found LUT cell: ov_sum[20]_i_4
	Found FDRE cell: ov_sum_reg[8]
	Found LUT cell: ov_sum[20]_i_5
	Found LUT cell: ov_sum[12]_i_4
	Found LUT cell: ov_sum[20]_i_2
	Found FDRE cell: ov_sum_reg[14]
	Found LUT cell: ov_sum[12]_i_3
	Found LUT cell: ov_sum[20]_i_3
	Found CARRY4 cell: ov_sum_reg[4]_i_1
	Found FDRE cell: ov_sum_reg[10]
	Found FDRE cell: ov_sum_reg[22]
	Found LUT cell: ov_sum[4]_i_3
	Found LUT cell: ov_sum[4]_i_2
	Found GND cell: GND_1
	Found CARRY4 cell: ov_sum_reg[0]_i_2
	Found FDRE cell: ov_sum_reg[3]
	Found VCC cell: VCC_1
	Found FDRE cell: ov_sum_reg[17]
	Found FDRE cell: ov_sum_reg[7]
	Found VCC cell: VCC
	Found CARRY4 cell: ov_sum_reg[16]_i_1
	Found FDRE cell: ov_sum_reg[13]
	Found FDRE cell: ov_sum_reg[21]
	Found GND cell: GND
	Found CARRY4 cell: ov_sum_reg[8]_i_1
	Found LUT cell: ov_sum[16]_i_5
	Found LUT cell: ov_sum[0]_i_1
	Found FDRE cell: ov_sum_reg[2]
	Found LUT cell: ov_sum[0]_i_3
	Found LUT cell: ov_sum[0]_i_4
	Found LUT cell: ov_sum[16]_i_2
	Found FDRE cell: ov_sum_reg[16]
	Found LUT cell: ov_sum[0]_i_5
	Found LUT cell: ov_sum[0]_i_6
	Found LUT cell: ov_sum[16]_i_4
	Found FDRE cell: ov_sum_reg[6]
	Found LUT cell: ov_sum[16]_i_3
	Found FDRE cell: ov_sum_reg[12]
	Found DSP48E1 cell: sum_trunc1__0
	Found FDRE cell: ov_sum_reg[20]
	Found CARRY4 cell: ov_sum_reg[12]_i_1
	Found LUT cell: ov_sum[8]_i_4
	Found LUT cell: ov_sum[8]_i_5
	Found CARRY4 cell: ov_sum_reg[20]_i_1
	Found LUT cell: ov_sum[8]_i_2
	Found FDRE cell: ov_sum_reg[0]
	Found LUT cell: ov_sum[8]_i_3
	Found FDRE cell: ov_sum_reg[19]
	Found FDRE cell: ov_sum_reg[1]
	Found FDRE cell: ov_sum_reg[15]
	Found FDRE cell: ov_sum_reg[5]
	Found FDRE cell: ov_sum_reg[23]
	Found FDRE cell: ov_sum_reg[11]
	Found FDRE cell: ov_sum_reg[9]
	Found DSP48E1 cell: sum_trunc1
	Found GND cell: GND
	Found GND cell: GND
	Found LUT cell: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1
	Found GND cell: GND
	Found RAMB18E1 cell: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg
	Found VCC cell: VCC
	Found LUT cell: gen_wr_a.gen_word_narrow.mem_reg_i_2
	Found GND cell: GND
	Found RAMB18E1 cell: gen_wr_a.gen_word_narrow.mem_reg
	Found LUT cell: gen_wr_a.gen_word_narrow.mem_reg_i_1
	Found VCC cell: VCC

Set of all Unique EDIF Cell Types... (14)
	OBUF
	LUT2
	RAMB18E1
	LUT1
	IBUF
	LUT6
	LUT5
	LUT4
	LUT3
	FDRE
	CARRY4
	VCC
	DSP48E1
	GND
Printing EDIFCells By Type...

OBUF Cells (3):
	Printing all EDIFCellInsts of type OBUF... (3)
		OBUF: o_dout_OBUF_inst
			o_dout_OBUF_inst/I
			o_dout_OBUF_inst/O
		OBUF: o_dout_valid_OBUF_inst
			o_dout_valid_OBUF_inst/I
			o_dout_valid_OBUF_inst/O
		OBUF: o_ready_OBUF_inst
			o_ready_OBUF_inst/I
			o_ready_OBUF_inst/O

FDRE Cells (162):
	Printing all EDIFCellInsts of type FDRE... (162)
		FDRE: o_dout_valid_reg
			o_dout_valid_reg/C
			o_dout_valid_reg/CE
			o_dout_valid_reg/D
			o_dout_valid_reg/Q
			o_dout_valid_reg/R
		FDRE: sample_wr_addr_reg[3]
			sample_wr_addr_reg[3]/C
			sample_wr_addr_reg[3]/CE
			sample_wr_addr_reg[3]/D
			sample_wr_addr_reg[3]/Q
			sample_wr_addr_reg[3]/R
		FDRE: ov_dout_reg[18]
			ov_dout_reg[18]/C
			ov_dout_reg[18]/CE
			ov_dout_reg[18]/D
			ov_dout_reg[18]/Q
			ov_dout_reg[18]/R
		FDRE: ov_dout_reg[14]
			ov_dout_reg[14]/C
			ov_dout_reg[14]/CE
			ov_dout_reg[14]/D
			ov_dout_reg[14]/Q
			ov_dout_reg[14]/R
		FDRE: sample_re_addr_reg[0]
			sample_re_addr_reg[0]/C
			sample_re_addr_reg[0]/CE
			sample_re_addr_reg[0]/D
			sample_re_addr_reg[0]/Q
			sample_re_addr_reg[0]/R
		FDRE: ov_dout_reg[10]
			ov_dout_reg[10]/C
			ov_dout_reg[10]/CE
			ov_dout_reg[10]/D
			ov_dout_reg[10]/Q
			ov_dout_reg[10]/R
		FDRE: ov_dout_reg[22]
			ov_dout_reg[22]/C
			ov_dout_reg[22]/CE
			ov_dout_reg[22]/D
			ov_dout_reg[22]/Q
			ov_dout_reg[22]/R
		FDRE: ov_dout_reg[7]
			ov_dout_reg[7]/C
			ov_dout_reg[7]/CE
			ov_dout_reg[7]/D
			ov_dout_reg[7]/Q
			ov_dout_reg[7]/R
		FDRE: weight_re_addr_reg[2]
			weight_re_addr_reg[2]/C
			weight_re_addr_reg[2]/CE
			weight_re_addr_reg[2]/D
			weight_re_addr_reg[2]/Q
			weight_re_addr_reg[2]/R
		FDRE: sample_re_addr_reg[4]
			sample_re_addr_reg[4]/C
			sample_re_addr_reg[4]/CE
			sample_re_addr_reg[4]/D
			sample_re_addr_reg[4]/Q
			sample_re_addr_reg[4]/R
		FDRE: ov_dout_reg[3]
			ov_dout_reg[3]/C
			ov_dout_reg[3]/CE
			ov_dout_reg[3]/D
			ov_dout_reg[3]/Q
			ov_dout_reg[3]/R
		FDRE: sample_wr_addr_reg[2]
			sample_wr_addr_reg[2]/C
			sample_wr_addr_reg[2]/CE
			sample_wr_addr_reg[2]/D
			sample_wr_addr_reg[2]/Q
			sample_wr_addr_reg[2]/R
		FDRE: ov_dout_reg[17]
			ov_dout_reg[17]/C
			ov_dout_reg[17]/CE
			ov_dout_reg[17]/D
			ov_dout_reg[17]/Q
			ov_dout_reg[17]/R
		FDRE: ov_dout_reg[13]
			ov_dout_reg[13]/C
			ov_dout_reg[13]/CE
			ov_dout_reg[13]/D
			ov_dout_reg[13]/Q
			ov_dout_reg[13]/R
		FDRE: sample_re_addr_reg[3]
			sample_re_addr_reg[3]/C
			sample_re_addr_reg[3]/CE
			sample_re_addr_reg[3]/D
			sample_re_addr_reg[3]/Q
			sample_re_addr_reg[3]/R
		FDRE: ov_dout_reg[21]
			ov_dout_reg[21]/C
			ov_dout_reg[21]/CE
			ov_dout_reg[21]/D
			ov_dout_reg[21]/Q
			ov_dout_reg[21]/R
		FDRE: ov_dout_reg[6]
			ov_dout_reg[6]/C
			ov_dout_reg[6]/CE
			ov_dout_reg[6]/D
			ov_dout_reg[6]/Q
			ov_dout_reg[6]/R
		FDRE: weight_re_addr_reg[3]
			weight_re_addr_reg[3]/C
			weight_re_addr_reg[3]/CE
			weight_re_addr_reg[3]/D
			weight_re_addr_reg[3]/Q
			weight_re_addr_reg[3]/R
		FDRE: ov_dout_reg[2]
			ov_dout_reg[2]/C
			ov_dout_reg[2]/CE
			ov_dout_reg[2]/D
			ov_dout_reg[2]/Q
			ov_dout_reg[2]/R
		FDRE: ov_dout_reg[1]
			ov_dout_reg[1]/C
			ov_dout_reg[1]/CE
			ov_dout_reg[1]/D
			ov_dout_reg[1]/Q
			ov_dout_reg[1]/R
		FDRE: sample_wr_addr_reg[1]
			sample_wr_addr_reg[1]/C
			sample_wr_addr_reg[1]/CE
			sample_wr_addr_reg[1]/D
			sample_wr_addr_reg[1]/Q
			sample_wr_addr_reg[1]/R
		FDRE: weight_re_reg
			weight_re_reg/C
			weight_re_reg/CE
			weight_re_reg/D
			weight_re_reg/Q
			weight_re_reg/R
		FDRE: sample_re_addr_reg[2]
			sample_re_addr_reg[2]/C
			sample_re_addr_reg[2]/CE
			sample_re_addr_reg[2]/D
			sample_re_addr_reg[2]/Q
			sample_re_addr_reg[2]/R
		FDRE: sample_wr_addr_reg[5]
			sample_wr_addr_reg[5]/C
			sample_wr_addr_reg[5]/CE
			sample_wr_addr_reg[5]/D
			sample_wr_addr_reg[5]/Q
			sample_wr_addr_reg[5]/R
		FDRE: ov_dout_reg[16]
			ov_dout_reg[16]/C
			ov_dout_reg[16]/CE
			ov_dout_reg[16]/D
			ov_dout_reg[16]/Q
			ov_dout_reg[16]/R
		FDRE: ov_dout_reg[20]
			ov_dout_reg[20]/C
			ov_dout_reg[20]/CE
			ov_dout_reg[20]/D
			ov_dout_reg[20]/Q
			ov_dout_reg[20]/R
		FDRE: ov_dout_reg[9]
			ov_dout_reg[9]/C
			ov_dout_reg[9]/CE
			ov_dout_reg[9]/D
			ov_dout_reg[9]/Q
			ov_dout_reg[9]/R
		FDRE: weight_re_addr_reg[4]
			weight_re_addr_reg[4]/C
			weight_re_addr_reg[4]/CE
			weight_re_addr_reg[4]/D
			weight_re_addr_reg[4]/Q
			weight_re_addr_reg[4]/R
		FDRE: o_ready_reg
			o_ready_reg/C
			o_ready_reg/CE
			o_ready_reg/D
			o_ready_reg/Q
			o_ready_reg/R
		FDRE: ov_dout_reg[12]
			ov_dout_reg[12]/C
			ov_dout_reg[12]/CE
			ov_dout_reg[12]/D
			ov_dout_reg[12]/Q
			ov_dout_reg[12]/R
		FDRE: ov_dout_reg[5]
			ov_dout_reg[5]/C
			ov_dout_reg[5]/CE
			ov_dout_reg[5]/D
			ov_dout_reg[5]/Q
			ov_dout_reg[5]/R
		FDRE: weight_re_addr_reg[0]
			weight_re_addr_reg[0]/C
			weight_re_addr_reg[0]/CE
			weight_re_addr_reg[0]/D
			weight_re_addr_reg[0]/Q
			weight_re_addr_reg[0]/R
		FDRE: FSM_sequential_state_reg[0]
			FSM_sequential_state_reg[0]/C
			FSM_sequential_state_reg[0]/CE
			FSM_sequential_state_reg[0]/D
			FSM_sequential_state_reg[0]/Q
			FSM_sequential_state_reg[0]/R
		FDRE: ov_dout_reg[0]
			ov_dout_reg[0]/C
			ov_dout_reg[0]/CE
			ov_dout_reg[0]/D
			ov_dout_reg[0]/Q
			ov_dout_reg[0]/R
		FDRE: sum_rst_reg
			sum_rst_reg/C
			sum_rst_reg/CE
			sum_rst_reg/D
			sum_rst_reg/Q
			sum_rst_reg/R
		FDRE: sample_wr_addr_reg[0]
			sample_wr_addr_reg[0]/C
			sample_wr_addr_reg[0]/CE
			sample_wr_addr_reg[0]/D
			sample_wr_addr_reg[0]/Q
			sample_wr_addr_reg[0]/R
		FDRE: ov_dout_reg[19]
			ov_dout_reg[19]/C
			ov_dout_reg[19]/CE
			ov_dout_reg[19]/D
			ov_dout_reg[19]/Q
			ov_dout_reg[19]/R
		FDRE: ov_dout_reg[15]
			ov_dout_reg[15]/C
			ov_dout_reg[15]/CE
			ov_dout_reg[15]/D
			ov_dout_reg[15]/Q
			ov_dout_reg[15]/R
		FDRE: sample_re_addr_reg[1]
			sample_re_addr_reg[1]/C
			sample_re_addr_reg[1]/CE
			sample_re_addr_reg[1]/D
			sample_re_addr_reg[1]/Q
			sample_re_addr_reg[1]/R
		FDRE: sample_wr_addr_reg[4]
			sample_wr_addr_reg[4]/C
			sample_wr_addr_reg[4]/CE
			sample_wr_addr_reg[4]/D
			sample_wr_addr_reg[4]/Q
			sample_wr_addr_reg[4]/R
		FDRE: ov_dout_reg[8]
			ov_dout_reg[8]/C
			ov_dout_reg[8]/CE
			ov_dout_reg[8]/D
			ov_dout_reg[8]/Q
			ov_dout_reg[8]/R
		FDRE: weight_re_addr_reg[5]
			weight_re_addr_reg[5]/C
			weight_re_addr_reg[5]/CE
			weight_re_addr_reg[5]/D
			weight_re_addr_reg[5]/Q
			weight_re_addr_reg[5]/R
		FDRE: ov_dout_reg[11]
			ov_dout_reg[11]/C
			ov_dout_reg[11]/CE
			ov_dout_reg[11]/D
			ov_dout_reg[11]/Q
			ov_dout_reg[11]/R
		FDRE: sample_re_addr_reg[5]
			sample_re_addr_reg[5]/C
			sample_re_addr_reg[5]/CE
			sample_re_addr_reg[5]/D
			sample_re_addr_reg[5]/Q
			sample_re_addr_reg[5]/R
		FDRE: ov_dout_reg[23]
			ov_dout_reg[23]/C
			ov_dout_reg[23]/CE
			ov_dout_reg[23]/D
			ov_dout_reg[23]/Q
			ov_dout_reg[23]/R
		FDRE: ov_dout_reg[4]
			ov_dout_reg[4]/C
			ov_dout_reg[4]/CE
			ov_dout_reg[4]/D
			ov_dout_reg[4]/Q
			ov_dout_reg[4]/R
		FDRE: weight_re_addr_reg[1]
			weight_re_addr_reg[1]/C
			weight_re_addr_reg[1]/CE
			weight_re_addr_reg[1]/D
			weight_re_addr_reg[1]/Q
			weight_re_addr_reg[1]/R
		FDRE: FSM_sequential_state_reg[1]
			FSM_sequential_state_reg[1]/C
			FSM_sequential_state_reg[1]/CE
			FSM_sequential_state_reg[1]/D
			FSM_sequential_state_reg[1]/Q
			FSM_sequential_state_reg[1]/R
		FDRE: shift_reg_reg[1]
			shift_reg_reg[1]/C
			shift_reg_reg[1]/CE
			shift_reg_reg[1]/D
			shift_reg_reg[1]/Q
			shift_reg_reg[1]/R
		FDRE: o_dout_valid_reg
			o_dout_valid_reg/C
			o_dout_valid_reg/CE
			o_dout_valid_reg/D
			o_dout_valid_reg/Q
			o_dout_valid_reg/R
		FDRE: shift_reg_reg[20]
			shift_reg_reg[20]/C
			shift_reg_reg[20]/CE
			shift_reg_reg[20]/D
			shift_reg_reg[20]/Q
			shift_reg_reg[20]/R
		FDRE: shift_reg_reg[9]
			shift_reg_reg[9]/C
			shift_reg_reg[9]/CE
			shift_reg_reg[9]/D
			shift_reg_reg[9]/Q
			shift_reg_reg[9]/R
		FDRE: shift_reg_reg[5]
			shift_reg_reg[5]/C
			shift_reg_reg[5]/CE
			shift_reg_reg[5]/D
			shift_reg_reg[5]/Q
			shift_reg_reg[5]/R
		FDRE: shift_reg_reg[16]
			shift_reg_reg[16]/C
			shift_reg_reg[16]/CE
			shift_reg_reg[16]/D
			shift_reg_reg[16]/Q
			shift_reg_reg[16]/R
		FDRE: shift_reg_reg[12]
			shift_reg_reg[12]/C
			shift_reg_reg[12]/CE
			shift_reg_reg[12]/D
			shift_reg_reg[12]/Q
			shift_reg_reg[12]/R
		FDRE: counter_reg[0]
			counter_reg[0]/C
			counter_reg[0]/CE
			counter_reg[0]/D
			counter_reg[0]/Q
			counter_reg[0]/R
		FDRE: counter_reg[4]
			counter_reg[4]/C
			counter_reg[4]/CE
			counter_reg[4]/D
			counter_reg[4]/Q
			counter_reg[4]/R
		FDRE: shift_reg_reg[4]
			shift_reg_reg[4]/C
			shift_reg_reg[4]/CE
			shift_reg_reg[4]/D
			shift_reg_reg[4]/Q
			shift_reg_reg[4]/R
		FDRE: shift_reg_reg[0]
			shift_reg_reg[0]/C
			shift_reg_reg[0]/CE
			shift_reg_reg[0]/D
			shift_reg_reg[0]/Q
			shift_reg_reg[0]/R
		FDRE: shift_reg_reg[8]
			shift_reg_reg[8]/C
			shift_reg_reg[8]/CE
			shift_reg_reg[8]/D
			shift_reg_reg[8]/Q
			shift_reg_reg[8]/R
		FDRE: shift_reg_reg[17]
			shift_reg_reg[17]/C
			shift_reg_reg[17]/CE
			shift_reg_reg[17]/D
			shift_reg_reg[17]/Q
			shift_reg_reg[17]/R
		FDRE: shift_reg_reg[13]
			shift_reg_reg[13]/C
			shift_reg_reg[13]/CE
			shift_reg_reg[13]/D
			shift_reg_reg[13]/Q
			shift_reg_reg[13]/R
		FDRE: shift_reg_reg[21]
			shift_reg_reg[21]/C
			shift_reg_reg[21]/CE
			shift_reg_reg[21]/D
			shift_reg_reg[21]/Q
			shift_reg_reg[21]/R
		FDRE: counter_reg[1]
			counter_reg[1]/C
			counter_reg[1]/CE
			counter_reg[1]/D
			counter_reg[1]/Q
			counter_reg[1]/R
		FDRE: shift_reg_reg[3]
			shift_reg_reg[3]/C
			shift_reg_reg[3]/CE
			shift_reg_reg[3]/D
			shift_reg_reg[3]/Q
			shift_reg_reg[3]/R
		FDRE: shift_reg_reg[7]
			shift_reg_reg[7]/C
			shift_reg_reg[7]/CE
			shift_reg_reg[7]/D
			shift_reg_reg[7]/Q
			shift_reg_reg[7]/R
		FDRE: shift_reg_reg[14]
			shift_reg_reg[14]/C
			shift_reg_reg[14]/CE
			shift_reg_reg[14]/D
			shift_reg_reg[14]/Q
			shift_reg_reg[14]/R
		FDRE: shift_reg_reg[22]
			shift_reg_reg[22]/C
			shift_reg_reg[22]/CE
			shift_reg_reg[22]/D
			shift_reg_reg[22]/Q
			shift_reg_reg[22]/R
		FDRE: shift_reg_reg[10]
			shift_reg_reg[10]/C
			shift_reg_reg[10]/CE
			shift_reg_reg[10]/D
			shift_reg_reg[10]/Q
			shift_reg_reg[10]/R
		FDRE: o_ready_reg
			o_ready_reg/C
			o_ready_reg/CE
			o_ready_reg/D
			o_ready_reg/Q
			o_ready_reg/R
		FDRE: counter_reg[2]
			counter_reg[2]/C
			counter_reg[2]/CE
			counter_reg[2]/D
			counter_reg[2]/Q
			counter_reg[2]/R
		FDRE: FSM_sequential_state_reg[0]
			FSM_sequential_state_reg[0]/C
			FSM_sequential_state_reg[0]/CE
			FSM_sequential_state_reg[0]/D
			FSM_sequential_state_reg[0]/Q
			FSM_sequential_state_reg[0]/R
		FDRE: shift_reg_reg[18]
			shift_reg_reg[18]/C
			shift_reg_reg[18]/CE
			shift_reg_reg[18]/D
			shift_reg_reg[18]/Q
			shift_reg_reg[18]/R
		FDRE: shift_reg_reg[2]
			shift_reg_reg[2]/C
			shift_reg_reg[2]/CE
			shift_reg_reg[2]/D
			shift_reg_reg[2]/Q
			shift_reg_reg[2]/R
		FDRE: shift_reg_reg[6]
			shift_reg_reg[6]/C
			shift_reg_reg[6]/CE
			shift_reg_reg[6]/D
			shift_reg_reg[6]/Q
			shift_reg_reg[6]/R
		FDRE: shift_reg_reg[15]
			shift_reg_reg[15]/C
			shift_reg_reg[15]/CE
			shift_reg_reg[15]/D
			shift_reg_reg[15]/Q
			shift_reg_reg[15]/R
		FDRE: shift_reg_reg[23]
			shift_reg_reg[23]/C
			shift_reg_reg[23]/CE
			shift_reg_reg[23]/D
			shift_reg_reg[23]/Q
			shift_reg_reg[23]/R
		FDRE: shift_reg_reg[11]
			shift_reg_reg[11]/C
			shift_reg_reg[11]/CE
			shift_reg_reg[11]/D
			shift_reg_reg[11]/Q
			shift_reg_reg[11]/R
		FDRE: counter_reg[3]
			counter_reg[3]/C
			counter_reg[3]/CE
			counter_reg[3]/D
			counter_reg[3]/Q
			counter_reg[3]/R
		FDRE: FSM_sequential_state_reg[1]
			FSM_sequential_state_reg[1]/C
			FSM_sequential_state_reg[1]/CE
			FSM_sequential_state_reg[1]/D
			FSM_sequential_state_reg[1]/Q
			FSM_sequential_state_reg[1]/R
		FDRE: shift_reg_reg[19]
			shift_reg_reg[19]/C
			shift_reg_reg[19]/CE
			shift_reg_reg[19]/D
			shift_reg_reg[19]/Q
			shift_reg_reg[19]/R
		FDRE: o_dout_valid_reg
			o_dout_valid_reg/C
			o_dout_valid_reg/CE
			o_dout_valid_reg/D
			o_dout_valid_reg/Q
			o_dout_valid_reg/R
		FDRE: shift_reg_reg[5]
			shift_reg_reg[5]/C
			shift_reg_reg[5]/CE
			shift_reg_reg[5]/D
			shift_reg_reg[5]/Q
			shift_reg_reg[5]/R
		FDRE: ov_dout_reg[14]
			ov_dout_reg[14]/C
			ov_dout_reg[14]/CE
			ov_dout_reg[14]/D
			ov_dout_reg[14]/Q
			ov_dout_reg[14]/R
		FDRE: shift_reg_reg[12]
			shift_reg_reg[12]/C
			shift_reg_reg[12]/CE
			shift_reg_reg[12]/D
			shift_reg_reg[12]/Q
			shift_reg_reg[12]/R
		FDRE: counter_reg[0]
			counter_reg[0]/C
			counter_reg[0]/CE
			counter_reg[0]/D
			counter_reg[0]/Q
			counter_reg[0]/R
		FDRE: ov_dout_reg[7]
			ov_dout_reg[7]/C
			ov_dout_reg[7]/CE
			ov_dout_reg[7]/D
			ov_dout_reg[7]/Q
			ov_dout_reg[7]/R
		FDRE: shift_reg_reg[4]
			shift_reg_reg[4]/C
			shift_reg_reg[4]/CE
			shift_reg_reg[4]/D
			shift_reg_reg[4]/Q
			shift_reg_reg[4]/R
		FDRE: ov_dout_reg[13]
			ov_dout_reg[13]/C
			ov_dout_reg[13]/CE
			ov_dout_reg[13]/D
			ov_dout_reg[13]/Q
			ov_dout_reg[13]/R
		FDRE: shift_reg_reg[13]
			shift_reg_reg[13]/C
			shift_reg_reg[13]/CE
			shift_reg_reg[13]/D
			shift_reg_reg[13]/Q
			shift_reg_reg[13]/R
		FDRE: counter_reg[1]
			counter_reg[1]/C
			counter_reg[1]/CE
			counter_reg[1]/D
			counter_reg[1]/Q
			counter_reg[1]/R
		FDRE: ov_dout_reg[6]
			ov_dout_reg[6]/C
			ov_dout_reg[6]/CE
			ov_dout_reg[6]/D
			ov_dout_reg[6]/Q
			ov_dout_reg[6]/R
		FDRE: ov_dout_reg[1]
			ov_dout_reg[1]/C
			ov_dout_reg[1]/CE
			ov_dout_reg[1]/D
			ov_dout_reg[1]/Q
			ov_dout_reg[1]/R
		FDRE: shift_reg_reg[7]
			shift_reg_reg[7]/C
			shift_reg_reg[7]/CE
			shift_reg_reg[7]/D
			shift_reg_reg[7]/Q
			shift_reg_reg[7]/R
		FDRE: shift_reg_reg[22]
			shift_reg_reg[22]/C
			shift_reg_reg[22]/CE
			shift_reg_reg[22]/D
			shift_reg_reg[22]/Q
			shift_reg_reg[22]/R
		FDRE: shift_reg_reg[10]
			shift_reg_reg[10]/C
			shift_reg_reg[10]/CE
			shift_reg_reg[10]/D
			shift_reg_reg[10]/Q
			shift_reg_reg[10]/R
		FDRE: ov_dout_reg[9]
			ov_dout_reg[9]/C
			ov_dout_reg[9]/CE
			ov_dout_reg[9]/D
			ov_dout_reg[9]/Q
			ov_dout_reg[9]/R
		FDRE: o_ready_reg
			o_ready_reg/C
			o_ready_reg/CE
			o_ready_reg/D
			o_ready_reg/Q
			o_ready_reg/R
		FDRE: ov_dout_reg[12]
			ov_dout_reg[12]/C
			ov_dout_reg[12]/CE
			ov_dout_reg[12]/D
			ov_dout_reg[12]/Q
			ov_dout_reg[12]/R
		FDRE: FSM_sequential_state_reg[0]
			FSM_sequential_state_reg[0]/C
			FSM_sequential_state_reg[0]/CE
			FSM_sequential_state_reg[0]/D
			FSM_sequential_state_reg[0]/Q
			FSM_sequential_state_reg[0]/R
		FDRE: shift_reg_reg[18]
			shift_reg_reg[18]/C
			shift_reg_reg[18]/CE
			shift_reg_reg[18]/D
			shift_reg_reg[18]/Q
			shift_reg_reg[18]/R
		FDRE: ov_dout_reg[0]
			ov_dout_reg[0]/C
			ov_dout_reg[0]/CE
			ov_dout_reg[0]/D
			ov_dout_reg[0]/Q
			ov_dout_reg[0]/R
		FDRE: shift_reg_reg[6]
			shift_reg_reg[6]/C
			shift_reg_reg[6]/CE
			shift_reg_reg[6]/D
			shift_reg_reg[6]/Q
			shift_reg_reg[6]/R
		FDRE: ov_dout_reg[19]
			ov_dout_reg[19]/C
			ov_dout_reg[19]/CE
			ov_dout_reg[19]/D
			ov_dout_reg[19]/Q
			ov_dout_reg[19]/R
		FDRE: shift_reg_reg[23]
			shift_reg_reg[23]/C
			shift_reg_reg[23]/CE
			shift_reg_reg[23]/D
			shift_reg_reg[23]/Q
			shift_reg_reg[23]/R
		FDRE: shift_reg_reg[11]
			shift_reg_reg[11]/C
			shift_reg_reg[11]/CE
			shift_reg_reg[11]/D
			shift_reg_reg[11]/Q
			shift_reg_reg[11]/R
		FDRE: ov_dout_reg[8]
			ov_dout_reg[8]/C
			ov_dout_reg[8]/CE
			ov_dout_reg[8]/D
			ov_dout_reg[8]/Q
			ov_dout_reg[8]/R
		FDRE: ov_dout_reg[11]
			ov_dout_reg[11]/C
			ov_dout_reg[11]/CE
			ov_dout_reg[11]/D
			ov_dout_reg[11]/Q
			ov_dout_reg[11]/R
		FDRE: ov_dout_reg[23]
			ov_dout_reg[23]/C
			ov_dout_reg[23]/CE
			ov_dout_reg[23]/D
			ov_dout_reg[23]/Q
			ov_dout_reg[23]/R
		FDRE: FSM_sequential_state_reg[1]
			FSM_sequential_state_reg[1]/C
			FSM_sequential_state_reg[1]/CE
			FSM_sequential_state_reg[1]/D
			FSM_sequential_state_reg[1]/Q
			FSM_sequential_state_reg[1]/R
		FDRE: shift_reg_reg[19]
			shift_reg_reg[19]/C
			shift_reg_reg[19]/CE
			shift_reg_reg[19]/D
			shift_reg_reg[19]/Q
			shift_reg_reg[19]/R
		FDRE: shift_reg_reg[1]
			shift_reg_reg[1]/C
			shift_reg_reg[1]/CE
			shift_reg_reg[1]/D
			shift_reg_reg[1]/Q
			shift_reg_reg[1]/R
		FDRE: shift_reg_reg[20]
			shift_reg_reg[20]/C
			shift_reg_reg[20]/CE
			shift_reg_reg[20]/D
			shift_reg_reg[20]/Q
			shift_reg_reg[20]/R
		FDRE: shift_reg_reg[9]
			shift_reg_reg[9]/C
			shift_reg_reg[9]/CE
			shift_reg_reg[9]/D
			shift_reg_reg[9]/Q
			shift_reg_reg[9]/R
		FDRE: ov_dout_reg[18]
			ov_dout_reg[18]/C
			ov_dout_reg[18]/CE
			ov_dout_reg[18]/D
			ov_dout_reg[18]/Q
			ov_dout_reg[18]/R
		FDRE: shift_reg_reg[16]
			shift_reg_reg[16]/C
			shift_reg_reg[16]/CE
			shift_reg_reg[16]/D
			shift_reg_reg[16]/Q
			shift_reg_reg[16]/R
		FDRE: ov_dout_reg[10]
			ov_dout_reg[10]/C
			ov_dout_reg[10]/CE
			ov_dout_reg[10]/D
			ov_dout_reg[10]/Q
			ov_dout_reg[10]/R
		FDRE: ov_dout_reg[22]
			ov_dout_reg[22]/C
			ov_dout_reg[22]/CE
			ov_dout_reg[22]/D
			ov_dout_reg[22]/Q
			ov_dout_reg[22]/R
		FDRE: counter_reg[4]
			counter_reg[4]/C
			counter_reg[4]/CE
			counter_reg[4]/D
			counter_reg[4]/Q
			counter_reg[4]/R
		FDRE: ov_dout_reg[3]
			ov_dout_reg[3]/C
			ov_dout_reg[3]/CE
			ov_dout_reg[3]/D
			ov_dout_reg[3]/Q
			ov_dout_reg[3]/R
		FDRE: shift_reg_reg[0]
			shift_reg_reg[0]/C
			shift_reg_reg[0]/CE
			shift_reg_reg[0]/D
			shift_reg_reg[0]/Q
			shift_reg_reg[0]/R
		FDRE: shift_reg_reg[8]
			shift_reg_reg[8]/C
			shift_reg_reg[8]/CE
			shift_reg_reg[8]/D
			shift_reg_reg[8]/Q
			shift_reg_reg[8]/R
		FDRE: ov_dout_reg[17]
			ov_dout_reg[17]/C
			ov_dout_reg[17]/CE
			ov_dout_reg[17]/D
			ov_dout_reg[17]/Q
			ov_dout_reg[17]/R
		FDRE: shift_reg_reg[17]
			shift_reg_reg[17]/C
			shift_reg_reg[17]/CE
			shift_reg_reg[17]/D
			shift_reg_reg[17]/Q
			shift_reg_reg[17]/R
		FDRE: shift_reg_reg[21]
			shift_reg_reg[21]/C
			shift_reg_reg[21]/CE
			shift_reg_reg[21]/D
			shift_reg_reg[21]/Q
			shift_reg_reg[21]/R
		FDRE: ov_dout_reg[21]
			ov_dout_reg[21]/C
			ov_dout_reg[21]/CE
			ov_dout_reg[21]/D
			ov_dout_reg[21]/Q
			ov_dout_reg[21]/R
		FDRE: ov_dout_reg[2]
			ov_dout_reg[2]/C
			ov_dout_reg[2]/CE
			ov_dout_reg[2]/D
			ov_dout_reg[2]/Q
			ov_dout_reg[2]/R
		FDRE: shift_reg_reg[3]
			shift_reg_reg[3]/C
			shift_reg_reg[3]/CE
			shift_reg_reg[3]/D
			shift_reg_reg[3]/Q
			shift_reg_reg[3]/R
		FDRE: shift_reg_reg[14]
			shift_reg_reg[14]/C
			shift_reg_reg[14]/CE
			shift_reg_reg[14]/D
			shift_reg_reg[14]/Q
			shift_reg_reg[14]/R
		FDRE: ov_dout_reg[16]
			ov_dout_reg[16]/C
			ov_dout_reg[16]/CE
			ov_dout_reg[16]/D
			ov_dout_reg[16]/Q
			ov_dout_reg[16]/R
		FDRE: ov_dout_reg[20]
			ov_dout_reg[20]/C
			ov_dout_reg[20]/CE
			ov_dout_reg[20]/D
			ov_dout_reg[20]/Q
			ov_dout_reg[20]/R
		FDRE: counter_reg[2]
			counter_reg[2]/C
			counter_reg[2]/CE
			counter_reg[2]/D
			counter_reg[2]/Q
			counter_reg[2]/R
		FDRE: ov_dout_reg[5]
			ov_dout_reg[5]/C
			ov_dout_reg[5]/CE
			ov_dout_reg[5]/D
			ov_dout_reg[5]/Q
			ov_dout_reg[5]/R
		FDRE: shift_reg_reg[2]
			shift_reg_reg[2]/C
			shift_reg_reg[2]/CE
			shift_reg_reg[2]/D
			shift_reg_reg[2]/Q
			shift_reg_reg[2]/R
		FDRE: shift_reg_reg[15]
			shift_reg_reg[15]/C
			shift_reg_reg[15]/CE
			shift_reg_reg[15]/D
			shift_reg_reg[15]/Q
			shift_reg_reg[15]/R
		FDRE: ov_dout_reg[15]
			ov_dout_reg[15]/C
			ov_dout_reg[15]/CE
			ov_dout_reg[15]/D
			ov_dout_reg[15]/Q
			ov_dout_reg[15]/R
		FDRE: counter_reg[3]
			counter_reg[3]/C
			counter_reg[3]/CE
			counter_reg[3]/D
			counter_reg[3]/Q
			counter_reg[3]/R
		FDRE: ov_dout_reg[4]
			ov_dout_reg[4]/C
			ov_dout_reg[4]/CE
			ov_dout_reg[4]/D
			ov_dout_reg[4]/Q
			ov_dout_reg[4]/R
		FDRE: ov_sum_reg[4]
			ov_sum_reg[4]/C
			ov_sum_reg[4]/CE
			ov_sum_reg[4]/D
			ov_sum_reg[4]/Q
			ov_sum_reg[4]/R
		FDRE: ov_sum_reg[18]
			ov_sum_reg[18]/C
			ov_sum_reg[18]/CE
			ov_sum_reg[18]/D
			ov_sum_reg[18]/Q
			ov_sum_reg[18]/R
		FDRE: ov_sum_reg[8]
			ov_sum_reg[8]/C
			ov_sum_reg[8]/CE
			ov_sum_reg[8]/D
			ov_sum_reg[8]/Q
			ov_sum_reg[8]/R
		FDRE: ov_sum_reg[14]
			ov_sum_reg[14]/C
			ov_sum_reg[14]/CE
			ov_sum_reg[14]/D
			ov_sum_reg[14]/Q
			ov_sum_reg[14]/R
		FDRE: ov_sum_reg[10]
			ov_sum_reg[10]/C
			ov_sum_reg[10]/CE
			ov_sum_reg[10]/D
			ov_sum_reg[10]/Q
			ov_sum_reg[10]/R
		FDRE: ov_sum_reg[22]
			ov_sum_reg[22]/C
			ov_sum_reg[22]/CE
			ov_sum_reg[22]/D
			ov_sum_reg[22]/Q
			ov_sum_reg[22]/R
		FDRE: ov_sum_reg[3]
			ov_sum_reg[3]/C
			ov_sum_reg[3]/CE
			ov_sum_reg[3]/D
			ov_sum_reg[3]/Q
			ov_sum_reg[3]/R
		FDRE: ov_sum_reg[17]
			ov_sum_reg[17]/C
			ov_sum_reg[17]/CE
			ov_sum_reg[17]/D
			ov_sum_reg[17]/Q
			ov_sum_reg[17]/R
		FDRE: ov_sum_reg[7]
			ov_sum_reg[7]/C
			ov_sum_reg[7]/CE
			ov_sum_reg[7]/D
			ov_sum_reg[7]/Q
			ov_sum_reg[7]/R
		FDRE: ov_sum_reg[13]
			ov_sum_reg[13]/C
			ov_sum_reg[13]/CE
			ov_sum_reg[13]/D
			ov_sum_reg[13]/Q
			ov_sum_reg[13]/R
		FDRE: ov_sum_reg[21]
			ov_sum_reg[21]/C
			ov_sum_reg[21]/CE
			ov_sum_reg[21]/D
			ov_sum_reg[21]/Q
			ov_sum_reg[21]/R
		FDRE: ov_sum_reg[2]
			ov_sum_reg[2]/C
			ov_sum_reg[2]/CE
			ov_sum_reg[2]/D
			ov_sum_reg[2]/Q
			ov_sum_reg[2]/R
		FDRE: ov_sum_reg[16]
			ov_sum_reg[16]/C
			ov_sum_reg[16]/CE
			ov_sum_reg[16]/D
			ov_sum_reg[16]/Q
			ov_sum_reg[16]/R
		FDRE: ov_sum_reg[6]
			ov_sum_reg[6]/C
			ov_sum_reg[6]/CE
			ov_sum_reg[6]/D
			ov_sum_reg[6]/Q
			ov_sum_reg[6]/R
		FDRE: ov_sum_reg[12]
			ov_sum_reg[12]/C
			ov_sum_reg[12]/CE
			ov_sum_reg[12]/D
			ov_sum_reg[12]/Q
			ov_sum_reg[12]/R
		FDRE: ov_sum_reg[20]
			ov_sum_reg[20]/C
			ov_sum_reg[20]/CE
			ov_sum_reg[20]/D
			ov_sum_reg[20]/Q
			ov_sum_reg[20]/R
		FDRE: ov_sum_reg[0]
			ov_sum_reg[0]/C
			ov_sum_reg[0]/CE
			ov_sum_reg[0]/D
			ov_sum_reg[0]/Q
			ov_sum_reg[0]/R
		FDRE: ov_sum_reg[19]
			ov_sum_reg[19]/C
			ov_sum_reg[19]/CE
			ov_sum_reg[19]/D
			ov_sum_reg[19]/Q
			ov_sum_reg[19]/R
		FDRE: ov_sum_reg[1]
			ov_sum_reg[1]/C
			ov_sum_reg[1]/CE
			ov_sum_reg[1]/D
			ov_sum_reg[1]/Q
			ov_sum_reg[1]/R
		FDRE: ov_sum_reg[15]
			ov_sum_reg[15]/C
			ov_sum_reg[15]/CE
			ov_sum_reg[15]/D
			ov_sum_reg[15]/Q
			ov_sum_reg[15]/R
		FDRE: ov_sum_reg[5]
			ov_sum_reg[5]/C
			ov_sum_reg[5]/CE
			ov_sum_reg[5]/D
			ov_sum_reg[5]/Q
			ov_sum_reg[5]/R
		FDRE: ov_sum_reg[23]
			ov_sum_reg[23]/C
			ov_sum_reg[23]/CE
			ov_sum_reg[23]/D
			ov_sum_reg[23]/Q
			ov_sum_reg[23]/R
		FDRE: ov_sum_reg[11]
			ov_sum_reg[11]/C
			ov_sum_reg[11]/CE
			ov_sum_reg[11]/D
			ov_sum_reg[11]/Q
			ov_sum_reg[11]/R
		FDRE: ov_sum_reg[9]
			ov_sum_reg[9]/C
			ov_sum_reg[9]/CE
			ov_sum_reg[9]/D
			ov_sum_reg[9]/Q
			ov_sum_reg[9]/R

RAMB18E1 Cells (2):
	Printing all EDIFCellInsts of type RAMB18E1... (2)
		RAMB18E1: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[10]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[11]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[12]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[13]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[3]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[4]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[5]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[6]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[7]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[8]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[9]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[10]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[11]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[12]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[13]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[3]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[4]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[5]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[6]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[7]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[8]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[9]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/CLKARDCLK
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/CLKBWRCLK
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[10]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[11]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[12]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[13]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[14]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[15]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[3]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[4]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[5]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[6]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[7]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[8]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[9]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[10]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[11]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[12]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[13]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[14]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[15]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[3]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[4]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[5]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[6]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[7]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[8]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[9]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPADIP[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPADIP[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPBDIP[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPBDIP[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[10]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[11]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[12]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[13]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[14]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[15]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[3]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[4]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[5]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[6]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[7]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[8]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[9]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[3]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[4]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[5]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOPADOP[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOPADOP[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ENARDEN
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ENBWREN
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/REGCEAREGCE
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/REGCEB
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTRAMARSTRAM
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTRAMB
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTREGARSTREG
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTREGB
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEA[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEA[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[0]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[1]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[2]
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[3]
		RAMB18E1: gen_wr_a.gen_word_narrow.mem_reg
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[0]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[1]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[2]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[3]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[0]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[12]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[1]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[2]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[3]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[4]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
			gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
			gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
			gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
			gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[0]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[10]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[15]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[1]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[8]
			gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
			gen_wr_a.gen_word_narrow.mem_reg/DIPADIP[0]
			gen_wr_a.gen_word_narrow.mem_reg/DIPADIP[1]
			gen_wr_a.gen_word_narrow.mem_reg/DIPBDIP[0]
			gen_wr_a.gen_word_narrow.mem_reg/DIPBDIP[1]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[0]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[10]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[11]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[12]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[13]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[14]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[15]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[1]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[2]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[3]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[4]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[5]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[6]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[7]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[8]
			gen_wr_a.gen_word_narrow.mem_reg/DOADO[9]
			gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
			gen_wr_a.gen_word_narrow.mem_reg/DOBDO[1]
			gen_wr_a.gen_word_narrow.mem_reg/DOBDO[2]
			gen_wr_a.gen_word_narrow.mem_reg/DOBDO[3]
			gen_wr_a.gen_word_narrow.mem_reg/DOBDO[4]
			gen_wr_a.gen_word_narrow.mem_reg/DOBDO[5]
			gen_wr_a.gen_word_narrow.mem_reg/DOPADOP[0]
			gen_wr_a.gen_word_narrow.mem_reg/DOPADOP[1]
			gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
			gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
			gen_wr_a.gen_word_narrow.mem_reg/REGCEAREGCE
			gen_wr_a.gen_word_narrow.mem_reg/REGCEB
			gen_wr_a.gen_word_narrow.mem_reg/RSTRAMARSTRAM
			gen_wr_a.gen_word_narrow.mem_reg/RSTRAMB
			gen_wr_a.gen_word_narrow.mem_reg/RSTREGARSTREG
			gen_wr_a.gen_word_narrow.mem_reg/RSTREGB
			gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
			gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
			gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
			gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
			gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
			gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]

CARRY4 Cells (6):
	Printing all EDIFCellInsts of type CARRY4... (6)
		CARRY4: ov_sum_reg[4]_i_1
			ov_sum_reg[4]_i_1/CI
			ov_sum_reg[4]_i_1/CO[0]
			ov_sum_reg[4]_i_1/CO[1]
			ov_sum_reg[4]_i_1/CO[2]
			ov_sum_reg[4]_i_1/CO[3]
			ov_sum_reg[4]_i_1/CYINIT
			ov_sum_reg[4]_i_1/DI[0]
			ov_sum_reg[4]_i_1/DI[1]
			ov_sum_reg[4]_i_1/DI[2]
			ov_sum_reg[4]_i_1/DI[3]
			ov_sum_reg[4]_i_1/O[0]
			ov_sum_reg[4]_i_1/O[1]
			ov_sum_reg[4]_i_1/O[2]
			ov_sum_reg[4]_i_1/O[3]
			ov_sum_reg[4]_i_1/S[0]
			ov_sum_reg[4]_i_1/S[1]
			ov_sum_reg[4]_i_1/S[2]
			ov_sum_reg[4]_i_1/S[3]
		CARRY4: ov_sum_reg[0]_i_2
			ov_sum_reg[0]_i_2/CI
			ov_sum_reg[0]_i_2/CO[0]
			ov_sum_reg[0]_i_2/CO[1]
			ov_sum_reg[0]_i_2/CO[2]
			ov_sum_reg[0]_i_2/CO[3]
			ov_sum_reg[0]_i_2/CYINIT
			ov_sum_reg[0]_i_2/DI[0]
			ov_sum_reg[0]_i_2/DI[1]
			ov_sum_reg[0]_i_2/DI[2]
			ov_sum_reg[0]_i_2/DI[3]
			ov_sum_reg[0]_i_2/O[0]
			ov_sum_reg[0]_i_2/O[1]
			ov_sum_reg[0]_i_2/O[2]
			ov_sum_reg[0]_i_2/O[3]
			ov_sum_reg[0]_i_2/S[0]
			ov_sum_reg[0]_i_2/S[1]
			ov_sum_reg[0]_i_2/S[2]
			ov_sum_reg[0]_i_2/S[3]
		CARRY4: ov_sum_reg[16]_i_1
			ov_sum_reg[16]_i_1/CI
			ov_sum_reg[16]_i_1/CO[0]
			ov_sum_reg[16]_i_1/CO[1]
			ov_sum_reg[16]_i_1/CO[2]
			ov_sum_reg[16]_i_1/CO[3]
			ov_sum_reg[16]_i_1/CYINIT
			ov_sum_reg[16]_i_1/DI[0]
			ov_sum_reg[16]_i_1/DI[1]
			ov_sum_reg[16]_i_1/DI[2]
			ov_sum_reg[16]_i_1/DI[3]
			ov_sum_reg[16]_i_1/O[0]
			ov_sum_reg[16]_i_1/O[1]
			ov_sum_reg[16]_i_1/O[2]
			ov_sum_reg[16]_i_1/O[3]
			ov_sum_reg[16]_i_1/S[0]
			ov_sum_reg[16]_i_1/S[1]
			ov_sum_reg[16]_i_1/S[2]
			ov_sum_reg[16]_i_1/S[3]
		CARRY4: ov_sum_reg[8]_i_1
			ov_sum_reg[8]_i_1/CI
			ov_sum_reg[8]_i_1/CO[0]
			ov_sum_reg[8]_i_1/CO[1]
			ov_sum_reg[8]_i_1/CO[2]
			ov_sum_reg[8]_i_1/CO[3]
			ov_sum_reg[8]_i_1/CYINIT
			ov_sum_reg[8]_i_1/DI[0]
			ov_sum_reg[8]_i_1/DI[1]
			ov_sum_reg[8]_i_1/DI[2]
			ov_sum_reg[8]_i_1/DI[3]
			ov_sum_reg[8]_i_1/O[0]
			ov_sum_reg[8]_i_1/O[1]
			ov_sum_reg[8]_i_1/O[2]
			ov_sum_reg[8]_i_1/O[3]
			ov_sum_reg[8]_i_1/S[0]
			ov_sum_reg[8]_i_1/S[1]
			ov_sum_reg[8]_i_1/S[2]
			ov_sum_reg[8]_i_1/S[3]
		CARRY4: ov_sum_reg[12]_i_1
			ov_sum_reg[12]_i_1/CI
			ov_sum_reg[12]_i_1/CO[0]
			ov_sum_reg[12]_i_1/CO[1]
			ov_sum_reg[12]_i_1/CO[2]
			ov_sum_reg[12]_i_1/CO[3]
			ov_sum_reg[12]_i_1/CYINIT
			ov_sum_reg[12]_i_1/DI[0]
			ov_sum_reg[12]_i_1/DI[1]
			ov_sum_reg[12]_i_1/DI[2]
			ov_sum_reg[12]_i_1/DI[3]
			ov_sum_reg[12]_i_1/O[0]
			ov_sum_reg[12]_i_1/O[1]
			ov_sum_reg[12]_i_1/O[2]
			ov_sum_reg[12]_i_1/O[3]
			ov_sum_reg[12]_i_1/S[0]
			ov_sum_reg[12]_i_1/S[1]
			ov_sum_reg[12]_i_1/S[2]
			ov_sum_reg[12]_i_1/S[3]
		CARRY4: ov_sum_reg[20]_i_1
			ov_sum_reg[20]_i_1/CI
			ov_sum_reg[20]_i_1/CO[0]
			ov_sum_reg[20]_i_1/CO[1]
			ov_sum_reg[20]_i_1/CO[2]
			ov_sum_reg[20]_i_1/CYINIT
			ov_sum_reg[20]_i_1/DI[0]
			ov_sum_reg[20]_i_1/DI[1]
			ov_sum_reg[20]_i_1/DI[2]
			ov_sum_reg[20]_i_1/DI[3]
			ov_sum_reg[20]_i_1/O[0]
			ov_sum_reg[20]_i_1/O[1]
			ov_sum_reg[20]_i_1/O[2]
			ov_sum_reg[20]_i_1/O[3]
			ov_sum_reg[20]_i_1/S[0]
			ov_sum_reg[20]_i_1/S[1]
			ov_sum_reg[20]_i_1/S[2]
			ov_sum_reg[20]_i_1/S[3]

VCC Cells (6):
	Printing all EDIFCellInsts of type VCC... (6)
		VCC: VCC
			VCC/P
		VCC: VCC
			VCC/P
		VCC: VCC_1
			VCC_1/P
		VCC: VCC
			VCC/P
		VCC: VCC
			VCC/P
		VCC: VCC
			VCC/P

IBUF Cells (6):
	Printing all EDIFCellInsts of type IBUF... (6)
		IBUF: i_din_IBUF_inst
			i_din_IBUF_inst/I
			i_din_IBUF_inst/O
		IBUF: i_ready_IBUF_inst
			i_ready_IBUF_inst/I
			i_ready_IBUF_inst/O
		IBUF: i_din_valid_IBUF_inst
			i_din_valid_IBUF_inst/I
			i_din_valid_IBUF_inst/O
		IBUF: i_clk_IBUF_inst
			i_clk_IBUF_inst/I
			i_clk_IBUF_inst/O
		IBUF: i_en_IBUF_inst
			i_en_IBUF_inst/I
			i_en_IBUF_inst/O
		IBUF: i_rst_IBUF_inst
			i_rst_IBUF_inst/I
			i_rst_IBUF_inst/O

DSP48E1 Cells (2):
	Printing all EDIFCellInsts of type DSP48E1... (2)
		DSP48E1: sum_trunc1__0
			sum_trunc1__0/ACIN[0]
			sum_trunc1__0/ACIN[10]
			sum_trunc1__0/ACIN[11]
			sum_trunc1__0/ACIN[12]
			sum_trunc1__0/ACIN[13]
			sum_trunc1__0/ACIN[14]
			sum_trunc1__0/ACIN[15]
			sum_trunc1__0/ACIN[16]
			sum_trunc1__0/ACIN[17]
			sum_trunc1__0/ACIN[18]
			sum_trunc1__0/ACIN[19]
			sum_trunc1__0/ACIN[1]
			sum_trunc1__0/ACIN[20]
			sum_trunc1__0/ACIN[21]
			sum_trunc1__0/ACIN[22]
			sum_trunc1__0/ACIN[23]
			sum_trunc1__0/ACIN[24]
			sum_trunc1__0/ACIN[25]
			sum_trunc1__0/ACIN[26]
			sum_trunc1__0/ACIN[27]
			sum_trunc1__0/ACIN[28]
			sum_trunc1__0/ACIN[29]
			sum_trunc1__0/ACIN[2]
			sum_trunc1__0/ACIN[3]
			sum_trunc1__0/ACIN[4]
			sum_trunc1__0/ACIN[5]
			sum_trunc1__0/ACIN[6]
			sum_trunc1__0/ACIN[7]
			sum_trunc1__0/ACIN[8]
			sum_trunc1__0/ACIN[9]
			sum_trunc1__0/ALUMODE[0]
			sum_trunc1__0/ALUMODE[1]
			sum_trunc1__0/ALUMODE[2]
			sum_trunc1__0/ALUMODE[3]
			sum_trunc1__0/A[0]
			sum_trunc1__0/A[10]
			sum_trunc1__0/A[11]
			sum_trunc1__0/A[12]
			sum_trunc1__0/A[13]
			sum_trunc1__0/A[14]
			sum_trunc1__0/A[15]
			sum_trunc1__0/A[16]
			sum_trunc1__0/A[17]
			sum_trunc1__0/A[18]
			sum_trunc1__0/A[19]
			sum_trunc1__0/A[1]
			sum_trunc1__0/A[20]
			sum_trunc1__0/A[21]
			sum_trunc1__0/A[22]
			sum_trunc1__0/A[23]
			sum_trunc1__0/A[24]
			sum_trunc1__0/A[25]
			sum_trunc1__0/A[26]
			sum_trunc1__0/A[27]
			sum_trunc1__0/A[28]
			sum_trunc1__0/A[29]
			sum_trunc1__0/A[2]
			sum_trunc1__0/A[3]
			sum_trunc1__0/A[4]
			sum_trunc1__0/A[5]
			sum_trunc1__0/A[6]
			sum_trunc1__0/A[7]
			sum_trunc1__0/A[8]
			sum_trunc1__0/A[9]
			sum_trunc1__0/BCIN[0]
			sum_trunc1__0/BCIN[10]
			sum_trunc1__0/BCIN[11]
			sum_trunc1__0/BCIN[12]
			sum_trunc1__0/BCIN[13]
			sum_trunc1__0/BCIN[14]
			sum_trunc1__0/BCIN[15]
			sum_trunc1__0/BCIN[16]
			sum_trunc1__0/BCIN[17]
			sum_trunc1__0/BCIN[1]
			sum_trunc1__0/BCIN[2]
			sum_trunc1__0/BCIN[3]
			sum_trunc1__0/BCIN[4]
			sum_trunc1__0/BCIN[5]
			sum_trunc1__0/BCIN[6]
			sum_trunc1__0/BCIN[7]
			sum_trunc1__0/BCIN[8]
			sum_trunc1__0/BCIN[9]
			sum_trunc1__0/B[0]
			sum_trunc1__0/B[10]
			sum_trunc1__0/B[11]
			sum_trunc1__0/B[12]
			sum_trunc1__0/B[13]
			sum_trunc1__0/B[14]
			sum_trunc1__0/B[15]
			sum_trunc1__0/B[16]
			sum_trunc1__0/B[17]
			sum_trunc1__0/B[1]
			sum_trunc1__0/B[2]
			sum_trunc1__0/B[3]
			sum_trunc1__0/B[4]
			sum_trunc1__0/B[5]
			sum_trunc1__0/B[6]
			sum_trunc1__0/B[7]
			sum_trunc1__0/B[8]
			sum_trunc1__0/B[9]
			sum_trunc1__0/CARRYCASCIN
			sum_trunc1__0/CARRYIN
			sum_trunc1__0/CARRYINSEL[0]
			sum_trunc1__0/CARRYINSEL[1]
			sum_trunc1__0/CARRYINSEL[2]
			sum_trunc1__0/CEA1
			sum_trunc1__0/CEA2
			sum_trunc1__0/CEAD
			sum_trunc1__0/CEALUMODE
			sum_trunc1__0/CEB1
			sum_trunc1__0/CEB2
			sum_trunc1__0/CEC
			sum_trunc1__0/CECARRYIN
			sum_trunc1__0/CECTRL
			sum_trunc1__0/CED
			sum_trunc1__0/CEINMODE
			sum_trunc1__0/CEM
			sum_trunc1__0/CEP
			sum_trunc1__0/CLK
			sum_trunc1__0/C[0]
			sum_trunc1__0/C[10]
			sum_trunc1__0/C[11]
			sum_trunc1__0/C[12]
			sum_trunc1__0/C[13]
			sum_trunc1__0/C[14]
			sum_trunc1__0/C[15]
			sum_trunc1__0/C[16]
			sum_trunc1__0/C[17]
			sum_trunc1__0/C[18]
			sum_trunc1__0/C[19]
			sum_trunc1__0/C[1]
			sum_trunc1__0/C[20]
			sum_trunc1__0/C[21]
			sum_trunc1__0/C[22]
			sum_trunc1__0/C[23]
			sum_trunc1__0/C[24]
			sum_trunc1__0/C[25]
			sum_trunc1__0/C[26]
			sum_trunc1__0/C[27]
			sum_trunc1__0/C[28]
			sum_trunc1__0/C[29]
			sum_trunc1__0/C[2]
			sum_trunc1__0/C[30]
			sum_trunc1__0/C[31]
			sum_trunc1__0/C[32]
			sum_trunc1__0/C[33]
			sum_trunc1__0/C[34]
			sum_trunc1__0/C[35]
			sum_trunc1__0/C[36]
			sum_trunc1__0/C[37]
			sum_trunc1__0/C[38]
			sum_trunc1__0/C[39]
			sum_trunc1__0/C[3]
			sum_trunc1__0/C[40]
			sum_trunc1__0/C[41]
			sum_trunc1__0/C[42]
			sum_trunc1__0/C[43]
			sum_trunc1__0/C[44]
			sum_trunc1__0/C[45]
			sum_trunc1__0/C[46]
			sum_trunc1__0/C[47]
			sum_trunc1__0/C[4]
			sum_trunc1__0/C[5]
			sum_trunc1__0/C[6]
			sum_trunc1__0/C[7]
			sum_trunc1__0/C[8]
			sum_trunc1__0/C[9]
			sum_trunc1__0/D[0]
			sum_trunc1__0/D[10]
			sum_trunc1__0/D[11]
			sum_trunc1__0/D[12]
			sum_trunc1__0/D[13]
			sum_trunc1__0/D[14]
			sum_trunc1__0/D[15]
			sum_trunc1__0/D[16]
			sum_trunc1__0/D[17]
			sum_trunc1__0/D[18]
			sum_trunc1__0/D[19]
			sum_trunc1__0/D[1]
			sum_trunc1__0/D[20]
			sum_trunc1__0/D[21]
			sum_trunc1__0/D[22]
			sum_trunc1__0/D[23]
			sum_trunc1__0/D[24]
			sum_trunc1__0/D[2]
			sum_trunc1__0/D[3]
			sum_trunc1__0/D[4]
			sum_trunc1__0/D[5]
			sum_trunc1__0/D[6]
			sum_trunc1__0/D[7]
			sum_trunc1__0/D[8]
			sum_trunc1__0/D[9]
			sum_trunc1__0/INMODE[0]
			sum_trunc1__0/INMODE[1]
			sum_trunc1__0/INMODE[2]
			sum_trunc1__0/INMODE[3]
			sum_trunc1__0/INMODE[4]
			sum_trunc1__0/MULTSIGNIN
			sum_trunc1__0/OPMODE[0]
			sum_trunc1__0/OPMODE[1]
			sum_trunc1__0/OPMODE[2]
			sum_trunc1__0/OPMODE[3]
			sum_trunc1__0/OPMODE[4]
			sum_trunc1__0/OPMODE[5]
			sum_trunc1__0/OPMODE[6]
			sum_trunc1__0/PCIN[0]
			sum_trunc1__0/PCIN[10]
			sum_trunc1__0/PCIN[11]
			sum_trunc1__0/PCIN[12]
			sum_trunc1__0/PCIN[13]
			sum_trunc1__0/PCIN[14]
			sum_trunc1__0/PCIN[15]
			sum_trunc1__0/PCIN[16]
			sum_trunc1__0/PCIN[17]
			sum_trunc1__0/PCIN[18]
			sum_trunc1__0/PCIN[19]
			sum_trunc1__0/PCIN[1]
			sum_trunc1__0/PCIN[20]
			sum_trunc1__0/PCIN[21]
			sum_trunc1__0/PCIN[22]
			sum_trunc1__0/PCIN[23]
			sum_trunc1__0/PCIN[24]
			sum_trunc1__0/PCIN[25]
			sum_trunc1__0/PCIN[26]
			sum_trunc1__0/PCIN[27]
			sum_trunc1__0/PCIN[28]
			sum_trunc1__0/PCIN[29]
			sum_trunc1__0/PCIN[2]
			sum_trunc1__0/PCIN[30]
			sum_trunc1__0/PCIN[31]
			sum_trunc1__0/PCIN[32]
			sum_trunc1__0/PCIN[33]
			sum_trunc1__0/PCIN[34]
			sum_trunc1__0/PCIN[35]
			sum_trunc1__0/PCIN[36]
			sum_trunc1__0/PCIN[37]
			sum_trunc1__0/PCIN[38]
			sum_trunc1__0/PCIN[39]
			sum_trunc1__0/PCIN[3]
			sum_trunc1__0/PCIN[40]
			sum_trunc1__0/PCIN[41]
			sum_trunc1__0/PCIN[42]
			sum_trunc1__0/PCIN[43]
			sum_trunc1__0/PCIN[44]
			sum_trunc1__0/PCIN[45]
			sum_trunc1__0/PCIN[46]
			sum_trunc1__0/PCIN[47]
			sum_trunc1__0/PCIN[4]
			sum_trunc1__0/PCIN[5]
			sum_trunc1__0/PCIN[6]
			sum_trunc1__0/PCIN[7]
			sum_trunc1__0/PCIN[8]
			sum_trunc1__0/PCIN[9]
			sum_trunc1__0/P[0]
			sum_trunc1__0/P[10]
			sum_trunc1__0/P[11]
			sum_trunc1__0/P[12]
			sum_trunc1__0/P[13]
			sum_trunc1__0/P[14]
			sum_trunc1__0/P[15]
			sum_trunc1__0/P[16]
			sum_trunc1__0/P[17]
			sum_trunc1__0/P[18]
			sum_trunc1__0/P[19]
			sum_trunc1__0/P[1]
			sum_trunc1__0/P[20]
			sum_trunc1__0/P[21]
			sum_trunc1__0/P[22]
			sum_trunc1__0/P[23]
			sum_trunc1__0/P[24]
			sum_trunc1__0/P[25]
			sum_trunc1__0/P[26]
			sum_trunc1__0/P[27]
			sum_trunc1__0/P[28]
			sum_trunc1__0/P[29]
			sum_trunc1__0/P[2]
			sum_trunc1__0/P[3]
			sum_trunc1__0/P[4]
			sum_trunc1__0/P[5]
			sum_trunc1__0/P[6]
			sum_trunc1__0/P[7]
			sum_trunc1__0/P[8]
			sum_trunc1__0/P[9]
			sum_trunc1__0/RSTA
			sum_trunc1__0/RSTALLCARRYIN
			sum_trunc1__0/RSTALUMODE
			sum_trunc1__0/RSTB
			sum_trunc1__0/RSTC
			sum_trunc1__0/RSTCTRL
			sum_trunc1__0/RSTD
			sum_trunc1__0/RSTINMODE
			sum_trunc1__0/RSTM
			sum_trunc1__0/RSTP
		DSP48E1: sum_trunc1
			sum_trunc1/ACIN[0]
			sum_trunc1/ACIN[10]
			sum_trunc1/ACIN[11]
			sum_trunc1/ACIN[12]
			sum_trunc1/ACIN[13]
			sum_trunc1/ACIN[14]
			sum_trunc1/ACIN[15]
			sum_trunc1/ACIN[16]
			sum_trunc1/ACIN[17]
			sum_trunc1/ACIN[18]
			sum_trunc1/ACIN[19]
			sum_trunc1/ACIN[1]
			sum_trunc1/ACIN[20]
			sum_trunc1/ACIN[21]
			sum_trunc1/ACIN[22]
			sum_trunc1/ACIN[23]
			sum_trunc1/ACIN[24]
			sum_trunc1/ACIN[25]
			sum_trunc1/ACIN[26]
			sum_trunc1/ACIN[27]
			sum_trunc1/ACIN[28]
			sum_trunc1/ACIN[29]
			sum_trunc1/ACIN[2]
			sum_trunc1/ACIN[3]
			sum_trunc1/ACIN[4]
			sum_trunc1/ACIN[5]
			sum_trunc1/ACIN[6]
			sum_trunc1/ACIN[7]
			sum_trunc1/ACIN[8]
			sum_trunc1/ACIN[9]
			sum_trunc1/ALUMODE[0]
			sum_trunc1/ALUMODE[1]
			sum_trunc1/ALUMODE[2]
			sum_trunc1/ALUMODE[3]
			sum_trunc1/A[0]
			sum_trunc1/A[10]
			sum_trunc1/A[11]
			sum_trunc1/A[12]
			sum_trunc1/A[13]
			sum_trunc1/A[14]
			sum_trunc1/A[15]
			sum_trunc1/A[16]
			sum_trunc1/A[17]
			sum_trunc1/A[18]
			sum_trunc1/A[19]
			sum_trunc1/A[1]
			sum_trunc1/A[20]
			sum_trunc1/A[21]
			sum_trunc1/A[22]
			sum_trunc1/A[23]
			sum_trunc1/A[24]
			sum_trunc1/A[25]
			sum_trunc1/A[26]
			sum_trunc1/A[27]
			sum_trunc1/A[28]
			sum_trunc1/A[29]
			sum_trunc1/A[2]
			sum_trunc1/A[3]
			sum_trunc1/A[4]
			sum_trunc1/A[5]
			sum_trunc1/A[6]
			sum_trunc1/A[7]
			sum_trunc1/A[8]
			sum_trunc1/A[9]
			sum_trunc1/BCIN[0]
			sum_trunc1/BCIN[10]
			sum_trunc1/BCIN[11]
			sum_trunc1/BCIN[12]
			sum_trunc1/BCIN[13]
			sum_trunc1/BCIN[14]
			sum_trunc1/BCIN[15]
			sum_trunc1/BCIN[16]
			sum_trunc1/BCIN[17]
			sum_trunc1/BCIN[1]
			sum_trunc1/BCIN[2]
			sum_trunc1/BCIN[3]
			sum_trunc1/BCIN[4]
			sum_trunc1/BCIN[5]
			sum_trunc1/BCIN[6]
			sum_trunc1/BCIN[7]
			sum_trunc1/BCIN[8]
			sum_trunc1/BCIN[9]
			sum_trunc1/B[0]
			sum_trunc1/B[10]
			sum_trunc1/B[11]
			sum_trunc1/B[12]
			sum_trunc1/B[13]
			sum_trunc1/B[14]
			sum_trunc1/B[15]
			sum_trunc1/B[16]
			sum_trunc1/B[17]
			sum_trunc1/B[1]
			sum_trunc1/B[2]
			sum_trunc1/B[3]
			sum_trunc1/B[4]
			sum_trunc1/B[5]
			sum_trunc1/B[6]
			sum_trunc1/B[7]
			sum_trunc1/B[8]
			sum_trunc1/B[9]
			sum_trunc1/CARRYCASCIN
			sum_trunc1/CARRYIN
			sum_trunc1/CARRYINSEL[0]
			sum_trunc1/CARRYINSEL[1]
			sum_trunc1/CARRYINSEL[2]
			sum_trunc1/CEA1
			sum_trunc1/CEA2
			sum_trunc1/CEAD
			sum_trunc1/CEALUMODE
			sum_trunc1/CEB1
			sum_trunc1/CEB2
			sum_trunc1/CEC
			sum_trunc1/CECARRYIN
			sum_trunc1/CECTRL
			sum_trunc1/CED
			sum_trunc1/CEINMODE
			sum_trunc1/CEM
			sum_trunc1/CEP
			sum_trunc1/CLK
			sum_trunc1/C[0]
			sum_trunc1/C[10]
			sum_trunc1/C[11]
			sum_trunc1/C[12]
			sum_trunc1/C[13]
			sum_trunc1/C[14]
			sum_trunc1/C[15]
			sum_trunc1/C[16]
			sum_trunc1/C[17]
			sum_trunc1/C[18]
			sum_trunc1/C[19]
			sum_trunc1/C[1]
			sum_trunc1/C[20]
			sum_trunc1/C[21]
			sum_trunc1/C[22]
			sum_trunc1/C[23]
			sum_trunc1/C[24]
			sum_trunc1/C[25]
			sum_trunc1/C[26]
			sum_trunc1/C[27]
			sum_trunc1/C[28]
			sum_trunc1/C[29]
			sum_trunc1/C[2]
			sum_trunc1/C[30]
			sum_trunc1/C[31]
			sum_trunc1/C[32]
			sum_trunc1/C[33]
			sum_trunc1/C[34]
			sum_trunc1/C[35]
			sum_trunc1/C[36]
			sum_trunc1/C[37]
			sum_trunc1/C[38]
			sum_trunc1/C[39]
			sum_trunc1/C[3]
			sum_trunc1/C[40]
			sum_trunc1/C[41]
			sum_trunc1/C[42]
			sum_trunc1/C[43]
			sum_trunc1/C[44]
			sum_trunc1/C[45]
			sum_trunc1/C[46]
			sum_trunc1/C[47]
			sum_trunc1/C[4]
			sum_trunc1/C[5]
			sum_trunc1/C[6]
			sum_trunc1/C[7]
			sum_trunc1/C[8]
			sum_trunc1/C[9]
			sum_trunc1/D[0]
			sum_trunc1/D[10]
			sum_trunc1/D[11]
			sum_trunc1/D[12]
			sum_trunc1/D[13]
			sum_trunc1/D[14]
			sum_trunc1/D[15]
			sum_trunc1/D[16]
			sum_trunc1/D[17]
			sum_trunc1/D[18]
			sum_trunc1/D[19]
			sum_trunc1/D[1]
			sum_trunc1/D[20]
			sum_trunc1/D[21]
			sum_trunc1/D[22]
			sum_trunc1/D[23]
			sum_trunc1/D[24]
			sum_trunc1/D[2]
			sum_trunc1/D[3]
			sum_trunc1/D[4]
			sum_trunc1/D[5]
			sum_trunc1/D[6]
			sum_trunc1/D[7]
			sum_trunc1/D[8]
			sum_trunc1/D[9]
			sum_trunc1/INMODE[0]
			sum_trunc1/INMODE[1]
			sum_trunc1/INMODE[2]
			sum_trunc1/INMODE[3]
			sum_trunc1/INMODE[4]
			sum_trunc1/MULTSIGNIN
			sum_trunc1/OPMODE[0]
			sum_trunc1/OPMODE[1]
			sum_trunc1/OPMODE[2]
			sum_trunc1/OPMODE[3]
			sum_trunc1/OPMODE[4]
			sum_trunc1/OPMODE[5]
			sum_trunc1/OPMODE[6]
			sum_trunc1/PCIN[0]
			sum_trunc1/PCIN[10]
			sum_trunc1/PCIN[11]
			sum_trunc1/PCIN[12]
			sum_trunc1/PCIN[13]
			sum_trunc1/PCIN[14]
			sum_trunc1/PCIN[15]
			sum_trunc1/PCIN[16]
			sum_trunc1/PCIN[17]
			sum_trunc1/PCIN[18]
			sum_trunc1/PCIN[19]
			sum_trunc1/PCIN[1]
			sum_trunc1/PCIN[20]
			sum_trunc1/PCIN[21]
			sum_trunc1/PCIN[22]
			sum_trunc1/PCIN[23]
			sum_trunc1/PCIN[24]
			sum_trunc1/PCIN[25]
			sum_trunc1/PCIN[26]
			sum_trunc1/PCIN[27]
			sum_trunc1/PCIN[28]
			sum_trunc1/PCIN[29]
			sum_trunc1/PCIN[2]
			sum_trunc1/PCIN[30]
			sum_trunc1/PCIN[31]
			sum_trunc1/PCIN[32]
			sum_trunc1/PCIN[33]
			sum_trunc1/PCIN[34]
			sum_trunc1/PCIN[35]
			sum_trunc1/PCIN[36]
			sum_trunc1/PCIN[37]
			sum_trunc1/PCIN[38]
			sum_trunc1/PCIN[39]
			sum_trunc1/PCIN[3]
			sum_trunc1/PCIN[40]
			sum_trunc1/PCIN[41]
			sum_trunc1/PCIN[42]
			sum_trunc1/PCIN[43]
			sum_trunc1/PCIN[44]
			sum_trunc1/PCIN[45]
			sum_trunc1/PCIN[46]
			sum_trunc1/PCIN[47]
			sum_trunc1/PCIN[4]
			sum_trunc1/PCIN[5]
			sum_trunc1/PCIN[6]
			sum_trunc1/PCIN[7]
			sum_trunc1/PCIN[8]
			sum_trunc1/PCIN[9]
			sum_trunc1/PCOUT[0]
			sum_trunc1/PCOUT[10]
			sum_trunc1/PCOUT[11]
			sum_trunc1/PCOUT[12]
			sum_trunc1/PCOUT[13]
			sum_trunc1/PCOUT[14]
			sum_trunc1/PCOUT[15]
			sum_trunc1/PCOUT[16]
			sum_trunc1/PCOUT[17]
			sum_trunc1/PCOUT[18]
			sum_trunc1/PCOUT[19]
			sum_trunc1/PCOUT[1]
			sum_trunc1/PCOUT[20]
			sum_trunc1/PCOUT[21]
			sum_trunc1/PCOUT[22]
			sum_trunc1/PCOUT[23]
			sum_trunc1/PCOUT[24]
			sum_trunc1/PCOUT[25]
			sum_trunc1/PCOUT[26]
			sum_trunc1/PCOUT[27]
			sum_trunc1/PCOUT[28]
			sum_trunc1/PCOUT[29]
			sum_trunc1/PCOUT[2]
			sum_trunc1/PCOUT[30]
			sum_trunc1/PCOUT[31]
			sum_trunc1/PCOUT[32]
			sum_trunc1/PCOUT[33]
			sum_trunc1/PCOUT[34]
			sum_trunc1/PCOUT[35]
			sum_trunc1/PCOUT[36]
			sum_trunc1/PCOUT[37]
			sum_trunc1/PCOUT[38]
			sum_trunc1/PCOUT[39]
			sum_trunc1/PCOUT[3]
			sum_trunc1/PCOUT[40]
			sum_trunc1/PCOUT[41]
			sum_trunc1/PCOUT[42]
			sum_trunc1/PCOUT[43]
			sum_trunc1/PCOUT[44]
			sum_trunc1/PCOUT[45]
			sum_trunc1/PCOUT[46]
			sum_trunc1/PCOUT[47]
			sum_trunc1/PCOUT[4]
			sum_trunc1/PCOUT[5]
			sum_trunc1/PCOUT[6]
			sum_trunc1/PCOUT[7]
			sum_trunc1/PCOUT[8]
			sum_trunc1/PCOUT[9]
			sum_trunc1/P[0]
			sum_trunc1/P[10]
			sum_trunc1/P[11]
			sum_trunc1/P[12]
			sum_trunc1/P[13]
			sum_trunc1/P[14]
			sum_trunc1/P[15]
			sum_trunc1/P[16]
			sum_trunc1/P[17]
			sum_trunc1/P[18]
			sum_trunc1/P[19]
			sum_trunc1/P[1]
			sum_trunc1/P[20]
			sum_trunc1/P[21]
			sum_trunc1/P[22]
			sum_trunc1/P[23]
			sum_trunc1/P[24]
			sum_trunc1/P[25]
			sum_trunc1/P[26]
			sum_trunc1/P[27]
			sum_trunc1/P[28]
			sum_trunc1/P[29]
			sum_trunc1/P[2]
			sum_trunc1/P[30]
			sum_trunc1/P[31]
			sum_trunc1/P[32]
			sum_trunc1/P[33]
			sum_trunc1/P[34]
			sum_trunc1/P[35]
			sum_trunc1/P[36]
			sum_trunc1/P[37]
			sum_trunc1/P[38]
			sum_trunc1/P[39]
			sum_trunc1/P[3]
			sum_trunc1/P[40]
			sum_trunc1/P[41]
			sum_trunc1/P[42]
			sum_trunc1/P[43]
			sum_trunc1/P[44]
			sum_trunc1/P[45]
			sum_trunc1/P[46]
			sum_trunc1/P[47]
			sum_trunc1/P[4]
			sum_trunc1/P[5]
			sum_trunc1/P[6]
			sum_trunc1/P[7]
			sum_trunc1/P[8]
			sum_trunc1/P[9]
			sum_trunc1/RSTA
			sum_trunc1/RSTALLCARRYIN
			sum_trunc1/RSTALUMODE
			sum_trunc1/RSTB
			sum_trunc1/RSTC
			sum_trunc1/RSTCTRL
			sum_trunc1/RSTD
			sum_trunc1/RSTINMODE
			sum_trunc1/RSTM
			sum_trunc1/RSTP

LUT Cells (137):
	Printing all EDIFCellInsts of type LUT6... (137)
		LUT6: FSM_sequential_state[0]_i_1__0
			FSM_sequential_state[0]_i_1__0/I0
			FSM_sequential_state[0]_i_1__0/I1
			FSM_sequential_state[0]_i_1__0/I2
			FSM_sequential_state[0]_i_1__0/I3
			FSM_sequential_state[0]_i_1__0/I4
			FSM_sequential_state[0]_i_1__0/I5
			FSM_sequential_state[0]_i_1__0/O
		LUT6: sample_re_addr[2]_i_1
			sample_re_addr[2]_i_1/I0
			sample_re_addr[2]_i_1/I1
			sample_re_addr[2]_i_1/I2
			sample_re_addr[2]_i_1/I3
			sample_re_addr[2]_i_1/I4
			sample_re_addr[2]_i_1/I5
			sample_re_addr[2]_i_1/O
		LUT4: weight_re_addr[1]_i_1
			weight_re_addr[1]_i_1/I0
			weight_re_addr[1]_i_1/I1
			weight_re_addr[1]_i_1/I2
			weight_re_addr[1]_i_1/I3
			weight_re_addr[1]_i_1/O
		LUT5: weight_re_addr[2]_i_1
			weight_re_addr[2]_i_1/I0
			weight_re_addr[2]_i_1/I1
			weight_re_addr[2]_i_1/I2
			weight_re_addr[2]_i_1/I3
			weight_re_addr[2]_i_1/I4
			weight_re_addr[2]_i_1/O
		LUT2: weight_re_i_1
			weight_re_i_1/I0
			weight_re_i_1/I1
			weight_re_i_1/O
		LUT2: o_ready_i_1
			o_ready_i_1/I0
			o_ready_i_1/I1
			o_ready_i_1/O
		LUT6: sample_re_addr[1]_i_1
			sample_re_addr[1]_i_1/I0
			sample_re_addr[1]_i_1/I1
			sample_re_addr[1]_i_1/I2
			sample_re_addr[1]_i_1/I3
			sample_re_addr[1]_i_1/I4
			sample_re_addr[1]_i_1/I5
			sample_re_addr[1]_i_1/O
		LUT4: FSM_sequential_state[0]_i_2__0
			FSM_sequential_state[0]_i_2__0/I0
			FSM_sequential_state[0]_i_2__0/I1
			FSM_sequential_state[0]_i_2__0/I2
			FSM_sequential_state[0]_i_2__0/I3
			FSM_sequential_state[0]_i_2__0/O
		LUT4: sum_rst_i_1
			sum_rst_i_1/I0
			sum_rst_i_1/I1
			sum_rst_i_1/I2
			sum_rst_i_1/I3
			sum_rst_i_1/O
		LUT3: sample_re_addr[3]_i_4
			sample_re_addr[3]_i_4/I0
			sample_re_addr[3]_i_4/I1
			sample_re_addr[3]_i_4/I2
			sample_re_addr[3]_i_4/O
		LUT5: sample_re_addr[0]_i_1
			sample_re_addr[0]_i_1/I0
			sample_re_addr[0]_i_1/I1
			sample_re_addr[0]_i_1/I2
			sample_re_addr[0]_i_1/I3
			sample_re_addr[0]_i_1/I4
			sample_re_addr[0]_i_1/O
		LUT3: sample_re_addr[3]_i_2
			sample_re_addr[3]_i_2/I0
			sample_re_addr[3]_i_2/I1
			sample_re_addr[3]_i_2/I2
			sample_re_addr[3]_i_2/O
		LUT3: sample_re_addr[3]_i_3
			sample_re_addr[3]_i_3/I0
			sample_re_addr[3]_i_3/I1
			sample_re_addr[3]_i_3/I2
			sample_re_addr[3]_i_3/O
		LUT6: sample_re_addr[3]_i_1
			sample_re_addr[3]_i_1/I0
			sample_re_addr[3]_i_1/I1
			sample_re_addr[3]_i_1/I2
			sample_re_addr[3]_i_1/I3
			sample_re_addr[3]_i_1/I4
			sample_re_addr[3]_i_1/I5
			sample_re_addr[3]_i_1/O
		LUT6: weight_re_addr[3]_i_1
			weight_re_addr[3]_i_1/I0
			weight_re_addr[3]_i_1/I1
			weight_re_addr[3]_i_1/I2
			weight_re_addr[3]_i_1/I3
			weight_re_addr[3]_i_1/I4
			weight_re_addr[3]_i_1/I5
			weight_re_addr[3]_i_1/O
		LUT2: FSM_sequential_state[0]_i_3
			FSM_sequential_state[0]_i_3/I0
			FSM_sequential_state[0]_i_3/I1
			FSM_sequential_state[0]_i_3/O
		LUT3: weight_re_addr[0]_i_1
			weight_re_addr[0]_i_1/I0
			weight_re_addr[0]_i_1/I1
			weight_re_addr[0]_i_1/I2
			weight_re_addr[0]_i_1/O
		LUT3: FSM_sequential_state[1]_i_1__0
			FSM_sequential_state[1]_i_1__0/I0
			FSM_sequential_state[1]_i_1__0/I1
			FSM_sequential_state[1]_i_1__0/I2
			FSM_sequential_state[1]_i_1__0/O
		LUT6: sample_wr_addr[4]_i_1
			sample_wr_addr[4]_i_1/I0
			sample_wr_addr[4]_i_1/I1
			sample_wr_addr[4]_i_1/I2
			sample_wr_addr[4]_i_1/I3
			sample_wr_addr[4]_i_1/I4
			sample_wr_addr[4]_i_1/I5
			sample_wr_addr[4]_i_1/O
		LUT2: sample_re_addr[5]_i_1
			sample_re_addr[5]_i_1/I0
			sample_re_addr[5]_i_1/I1
			sample_re_addr[5]_i_1/O
		LUT6: weight_re_addr[4]_i_1
			weight_re_addr[4]_i_1/I0
			weight_re_addr[4]_i_1/I1
			weight_re_addr[4]_i_1/I2
			weight_re_addr[4]_i_1/I3
			weight_re_addr[4]_i_1/I4
			weight_re_addr[4]_i_1/I5
			weight_re_addr[4]_i_1/O
		LUT2: sample_wr_addr[1]_i_1
			sample_wr_addr[1]_i_1/I0
			sample_wr_addr[1]_i_1/I1
			sample_wr_addr[1]_i_1/O
		LUT4: sample_re_addr[5]_i_3
			sample_re_addr[5]_i_3/I0
			sample_re_addr[5]_i_3/I1
			sample_re_addr[5]_i_3/I2
			sample_re_addr[5]_i_3/I3
			sample_re_addr[5]_i_3/O
		LUT5: sample_re_addr[5]_i_2
			sample_re_addr[5]_i_2/I0
			sample_re_addr[5]_i_2/I1
			sample_re_addr[5]_i_2/I2
			sample_re_addr[5]_i_2/I3
			sample_re_addr[5]_i_2/I4
			sample_re_addr[5]_i_2/O
		LUT6: weight_re_addr[5]_i_1
			weight_re_addr[5]_i_1/I0
			weight_re_addr[5]_i_1/I1
			weight_re_addr[5]_i_1/I2
			weight_re_addr[5]_i_1/I3
			weight_re_addr[5]_i_1/I4
			weight_re_addr[5]_i_1/I5
			weight_re_addr[5]_i_1/O
		LUT3: sample_wr_addr[2]_i_1
			sample_wr_addr[2]_i_1/I0
			sample_wr_addr[2]_i_1/I1
			sample_wr_addr[2]_i_1/I2
			sample_wr_addr[2]_i_1/O
		LUT5: sample_re_addr[4]_i_1
			sample_re_addr[4]_i_1/I0
			sample_re_addr[4]_i_1/I1
			sample_re_addr[4]_i_1/I2
			sample_re_addr[4]_i_1/I3
			sample_re_addr[4]_i_1/I4
			sample_re_addr[4]_i_1/O
		LUT6: ov_dout[23]_i_1__0
			ov_dout[23]_i_1__0/I0
			ov_dout[23]_i_1__0/I1
			ov_dout[23]_i_1__0/I2
			ov_dout[23]_i_1__0/I3
			ov_dout[23]_i_1__0/I4
			ov_dout[23]_i_1__0/I5
			ov_dout[23]_i_1__0/O
		LUT6: o_dout_valid_i_1__1
			o_dout_valid_i_1__1/I0
			o_dout_valid_i_1__1/I1
			o_dout_valid_i_1__1/I2
			o_dout_valid_i_1__1/I3
			o_dout_valid_i_1__1/I4
			o_dout_valid_i_1__1/I5
			o_dout_valid_i_1__1/O
		LUT4: sample_wr_addr[3]_i_1
			sample_wr_addr[3]_i_1/I0
			sample_wr_addr[3]_i_1/I1
			sample_wr_addr[3]_i_1/I2
			sample_wr_addr[3]_i_1/I3
			sample_wr_addr[3]_i_1/O
		LUT6: sample_wr_addr[5]_i_1
			sample_wr_addr[5]_i_1/I0
			sample_wr_addr[5]_i_1/I1
			sample_wr_addr[5]_i_1/I2
			sample_wr_addr[5]_i_1/I3
			sample_wr_addr[5]_i_1/I4
			sample_wr_addr[5]_i_1/I5
			sample_wr_addr[5]_i_1/O
		LUT1: sample_wr_addr[0]_i_1
			sample_wr_addr[0]_i_1/I0
			sample_wr_addr[0]_i_1/O
		LUT4: FSM_sequential_state[0]_i_1__1
			FSM_sequential_state[0]_i_1__1/I0
			FSM_sequential_state[0]_i_1__1/I1
			FSM_sequential_state[0]_i_1__1/I2
			FSM_sequential_state[0]_i_1__1/I3
			FSM_sequential_state[0]_i_1__1/O
		LUT6: counter[3]_i_1
			counter[3]_i_1/I0
			counter[3]_i_1/I1
			counter[3]_i_1/I2
			counter[3]_i_1/I3
			counter[3]_i_1/I4
			counter[3]_i_1/I5
			counter[3]_i_1/O
		LUT4: shift_reg[1]_i_1
			shift_reg[1]_i_1/I0
			shift_reg[1]_i_1/I1
			shift_reg[1]_i_1/I2
			shift_reg[1]_i_1/I3
			shift_reg[1]_i_1/O
		LUT2: o_ready_i_1__0
			o_ready_i_1__0/I0
			o_ready_i_1__0/I1
			o_ready_i_1__0/O
		LUT6: counter[4]_i_2
			counter[4]_i_2/I0
			counter[4]_i_2/I1
			counter[4]_i_2/I2
			counter[4]_i_2/I3
			counter[4]_i_2/I4
			counter[4]_i_2/I5
			counter[4]_i_2/O
		LUT4: counter[4]_i_1
			counter[4]_i_1/I0
			counter[4]_i_1/I1
			counter[4]_i_1/I2
			counter[4]_i_1/I3
			counter[4]_i_1/O
		LUT3: shift_reg[23]_i_3
			shift_reg[23]_i_3/I0
			shift_reg[23]_i_3/I1
			shift_reg[23]_i_3/I2
			shift_reg[23]_i_3/O
		LUT3: shift_reg[23]_i_2
			shift_reg[23]_i_2/I0
			shift_reg[23]_i_2/I1
			shift_reg[23]_i_2/I2
			shift_reg[23]_i_2/O
		LUT5: shift_reg[23]_i_1
			shift_reg[23]_i_1/I0
			shift_reg[23]_i_1/I1
			shift_reg[23]_i_1/I2
			shift_reg[23]_i_1/I3
			shift_reg[23]_i_1/I4
			shift_reg[23]_i_1/O
		LUT4: counter[0]_i_1__0
			counter[0]_i_1__0/I0
			counter[0]_i_1__0/I1
			counter[0]_i_1__0/I2
			counter[0]_i_1__0/I3
			counter[0]_i_1__0/O
		LUT4: shift_reg[8]_i_1
			shift_reg[8]_i_1/I0
			shift_reg[8]_i_1/I1
			shift_reg[8]_i_1/I2
			shift_reg[8]_i_1/I3
			shift_reg[8]_i_1/O
		LUT4: shift_reg[15]_i_1
			shift_reg[15]_i_1/I0
			shift_reg[15]_i_1/I1
			shift_reg[15]_i_1/I2
			shift_reg[15]_i_1/I3
			shift_reg[15]_i_1/O
		LUT4: shift_reg[2]_i_1
			shift_reg[2]_i_1/I0
			shift_reg[2]_i_1/I1
			shift_reg[2]_i_1/I2
			shift_reg[2]_i_1/I3
			shift_reg[2]_i_1/O
		LUT4: shift_reg[3]_i_1
			shift_reg[3]_i_1/I0
			shift_reg[3]_i_1/I1
			shift_reg[3]_i_1/I2
			shift_reg[3]_i_1/I3
			shift_reg[3]_i_1/O
		LUT4: shift_reg[9]_i_1
			shift_reg[9]_i_1/I0
			shift_reg[9]_i_1/I1
			shift_reg[9]_i_1/I2
			shift_reg[9]_i_1/I3
			shift_reg[9]_i_1/O
		LUT4: shift_reg[0]_i_1
			shift_reg[0]_i_1/I0
			shift_reg[0]_i_1/I1
			shift_reg[0]_i_1/I2
			shift_reg[0]_i_1/I3
			shift_reg[0]_i_1/O
		LUT5: counter[1]_i_1__0
			counter[1]_i_1__0/I0
			counter[1]_i_1__0/I1
			counter[1]_i_1__0/I2
			counter[1]_i_1__0/I3
			counter[1]_i_1__0/I4
			counter[1]_i_1__0/O
		LUT4: shift_reg[6]_i_1
			shift_reg[6]_i_1/I0
			shift_reg[6]_i_1/I1
			shift_reg[6]_i_1/I2
			shift_reg[6]_i_1/I3
			shift_reg[6]_i_1/O
		LUT4: shift_reg[16]_i_1
			shift_reg[16]_i_1/I0
			shift_reg[16]_i_1/I1
			shift_reg[16]_i_1/I2
			shift_reg[16]_i_1/I3
			shift_reg[16]_i_1/O
		LUT4: shift_reg[13]_i_1
			shift_reg[13]_i_1/I0
			shift_reg[13]_i_1/I1
			shift_reg[13]_i_1/I2
			shift_reg[13]_i_1/I3
			shift_reg[13]_i_1/O
		LUT4: shift_reg[10]_i_1
			shift_reg[10]_i_1/I0
			shift_reg[10]_i_1/I1
			shift_reg[10]_i_1/I2
			shift_reg[10]_i_1/I3
			shift_reg[10]_i_1/O
		LUT3: FSM_sequential_state[1]_i_1__1
			FSM_sequential_state[1]_i_1__1/I0
			FSM_sequential_state[1]_i_1__1/I1
			FSM_sequential_state[1]_i_1__1/I2
			FSM_sequential_state[1]_i_1__1/O
		LUT4: shift_reg[18]_i_1
			shift_reg[18]_i_1/I0
			shift_reg[18]_i_1/I1
			shift_reg[18]_i_1/I2
			shift_reg[18]_i_1/I3
			shift_reg[18]_i_1/O
		LUT4: shift_reg[21]_i_1
			shift_reg[21]_i_1/I0
			shift_reg[21]_i_1/I1
			shift_reg[21]_i_1/I2
			shift_reg[21]_i_1/I3
			shift_reg[21]_i_1/O
		LUT5: FSM_sequential_state[1]_i_2
			FSM_sequential_state[1]_i_2/I0
			FSM_sequential_state[1]_i_2/I1
			FSM_sequential_state[1]_i_2/I2
			FSM_sequential_state[1]_i_2/I3
			FSM_sequential_state[1]_i_2/I4
			FSM_sequential_state[1]_i_2/O
		LUT4: shift_reg[19]_i_1
			shift_reg[19]_i_1/I0
			shift_reg[19]_i_1/I1
			shift_reg[19]_i_1/I2
			shift_reg[19]_i_1/I3
			shift_reg[19]_i_1/O
		LUT4: shift_reg[12]_i_1
			shift_reg[12]_i_1/I0
			shift_reg[12]_i_1/I1
			shift_reg[12]_i_1/I2
			shift_reg[12]_i_1/I3
			shift_reg[12]_i_1/O
		LUT5: o_dout_valid_i_1
			o_dout_valid_i_1/I0
			o_dout_valid_i_1/I1
			o_dout_valid_i_1/I2
			o_dout_valid_i_1/I3
			o_dout_valid_i_1/I4
			o_dout_valid_i_1/O
		LUT4: shift_reg[5]_i_1
			shift_reg[5]_i_1/I0
			shift_reg[5]_i_1/I1
			shift_reg[5]_i_1/I2
			shift_reg[5]_i_1/I3
			shift_reg[5]_i_1/O
		LUT4: shift_reg[20]_i_1
			shift_reg[20]_i_1/I0
			shift_reg[20]_i_1/I1
			shift_reg[20]_i_1/I2
			shift_reg[20]_i_1/I3
			shift_reg[20]_i_1/O
		LUT4: shift_reg[14]_i_1
			shift_reg[14]_i_1/I0
			shift_reg[14]_i_1/I1
			shift_reg[14]_i_1/I2
			shift_reg[14]_i_1/I3
			shift_reg[14]_i_1/O
		LUT4: shift_reg[22]_i_1
			shift_reg[22]_i_1/I0
			shift_reg[22]_i_1/I1
			shift_reg[22]_i_1/I2
			shift_reg[22]_i_1/I3
			shift_reg[22]_i_1/O
		LUT6: counter[2]_i_1__0
			counter[2]_i_1__0/I0
			counter[2]_i_1__0/I1
			counter[2]_i_1__0/I2
			counter[2]_i_1__0/I3
			counter[2]_i_1__0/I4
			counter[2]_i_1__0/I5
			counter[2]_i_1__0/O
		LUT4: shift_reg[11]_i_1
			shift_reg[11]_i_1/I0
			shift_reg[11]_i_1/I1
			shift_reg[11]_i_1/I2
			shift_reg[11]_i_1/I3
			shift_reg[11]_i_1/O
		LUT4: shift_reg[4]_i_1
			shift_reg[4]_i_1/I0
			shift_reg[4]_i_1/I1
			shift_reg[4]_i_1/I2
			shift_reg[4]_i_1/I3
			shift_reg[4]_i_1/O
		LUT4: shift_reg[17]_i_1
			shift_reg[17]_i_1/I0
			shift_reg[17]_i_1/I1
			shift_reg[17]_i_1/I2
			shift_reg[17]_i_1/I3
			shift_reg[17]_i_1/O
		LUT4: shift_reg[7]_i_1
			shift_reg[7]_i_1/I0
			shift_reg[7]_i_1/I1
			shift_reg[7]_i_1/I2
			shift_reg[7]_i_1/I3
			shift_reg[7]_i_1/O
		LUT2: shift_reg[4]_i_1__0
			shift_reg[4]_i_1__0/I0
			shift_reg[4]_i_1__0/I1
			shift_reg[4]_i_1__0/O
		LUT2: ov_dout[23]_i_2
			ov_dout[23]_i_2/I0
			ov_dout[23]_i_2/I1
			ov_dout[23]_i_2/O
		LUT2: shift_reg[8]_i_1__0
			shift_reg[8]_i_1__0/I0
			shift_reg[8]_i_1__0/I1
			shift_reg[8]_i_1__0/O
		LUT2: shift_reg[13]_i_1__0
			shift_reg[13]_i_1__0/I0
			shift_reg[13]_i_1__0/I1
			shift_reg[13]_i_1__0/O
		LUT6: ov_dout[23]_i_1
			ov_dout[23]_i_1/I0
			ov_dout[23]_i_1/I1
			ov_dout[23]_i_1/I2
			ov_dout[23]_i_1/I3
			ov_dout[23]_i_1/I4
			ov_dout[23]_i_1/I5
			ov_dout[23]_i_1/O
		LUT2: shift_reg[18]_i_1__0
			shift_reg[18]_i_1__0/I0
			shift_reg[18]_i_1__0/I1
			shift_reg[18]_i_1__0/O
		LUT2: shift_reg[1]_i_1__0
			shift_reg[1]_i_1__0/I0
			shift_reg[1]_i_1__0/I1
			shift_reg[1]_i_1__0/O
		LUT6: shift_reg[23]_i_1__0
			shift_reg[23]_i_1__0/I0
			shift_reg[23]_i_1__0/I1
			shift_reg[23]_i_1__0/I2
			shift_reg[23]_i_1__0/I3
			shift_reg[23]_i_1__0/I4
			shift_reg[23]_i_1__0/I5
			shift_reg[23]_i_1__0/O
		LUT4: FSM_sequential_state[0]_i_2
			FSM_sequential_state[0]_i_2/I0
			FSM_sequential_state[0]_i_2/I1
			FSM_sequential_state[0]_i_2/I2
			FSM_sequential_state[0]_i_2/I3
			FSM_sequential_state[0]_i_2/O
		LUT6: FSM_sequential_state[0]_i_1
			FSM_sequential_state[0]_i_1/I0
			FSM_sequential_state[0]_i_1/I1
			FSM_sequential_state[0]_i_1/I2
			FSM_sequential_state[0]_i_1/I3
			FSM_sequential_state[0]_i_1/I4
			FSM_sequential_state[0]_i_1/I5
			FSM_sequential_state[0]_i_1/O
		LUT2: shift_reg[5]_i_1__0
			shift_reg[5]_i_1__0/I0
			shift_reg[5]_i_1__0/I1
			shift_reg[5]_i_1__0/O
		LUT6: counter[1]_i_1
			counter[1]_i_1/I0
			counter[1]_i_1/I1
			counter[1]_i_1/I2
			counter[1]_i_1/I3
			counter[1]_i_1/I4
			counter[1]_i_1/I5
			counter[1]_i_1/O
		LUT2: shift_reg[9]_i_1__0
			shift_reg[9]_i_1__0/I0
			shift_reg[9]_i_1__0/I1
			shift_reg[9]_i_1__0/O
		LUT2: shift_reg[14]_i_1__0
			shift_reg[14]_i_1__0/I0
			shift_reg[14]_i_1__0/I1
			shift_reg[14]_i_1__0/O
		LUT4: o_dout_valid_i_1__0
			o_dout_valid_i_1__0/I0
			o_dout_valid_i_1__0/I1
			o_dout_valid_i_1__0/I2
			o_dout_valid_i_1__0/I3
			o_dout_valid_i_1__0/O
		LUT2: counter[4]_i_1__0
			counter[4]_i_1__0/I0
			counter[4]_i_1__0/I1
			counter[4]_i_1__0/O
		LUT2: shift_reg[17]_i_1__0
			shift_reg[17]_i_1__0/I0
			shift_reg[17]_i_1__0/I1
			shift_reg[17]_i_1__0/O
		LUT2: shift_reg[10]_i_1__0
			shift_reg[10]_i_1__0/I0
			shift_reg[10]_i_1__0/I1
			shift_reg[10]_i_1__0/O
		LUT2: shift_reg[22]_i_1__0
			shift_reg[22]_i_1__0/I0
			shift_reg[22]_i_1__0/I1
			shift_reg[22]_i_1__0/O
		LUT2: shift_reg[2]_i_1__0
			shift_reg[2]_i_1__0/I0
			shift_reg[2]_i_1__0/I1
			shift_reg[2]_i_1__0/O
		LUT2: shift_reg[6]_i_1__0
			shift_reg[6]_i_1__0/I0
			shift_reg[6]_i_1__0/I1
			shift_reg[6]_i_1__0/O
		LUT2: shift_reg[21]_i_1__0
			shift_reg[21]_i_1__0/I0
			shift_reg[21]_i_1__0/I1
			shift_reg[21]_i_1__0/O
		LUT4: o_ready_i_1__1
			o_ready_i_1__1/I0
			o_ready_i_1__1/I1
			o_ready_i_1__1/I2
			o_ready_i_1__1/I3
			o_ready_i_1__1/O
		LUT3: counter[4]_i_3
			counter[4]_i_3/I0
			counter[4]_i_3/I1
			counter[4]_i_3/I2
			counter[4]_i_3/O
		LUT2: shift_reg[15]_i_1__0
			shift_reg[15]_i_1__0/I0
			shift_reg[15]_i_1__0/I1
			shift_reg[15]_i_1__0/O
		LUT5: counter[3]_i_1__0
			counter[3]_i_1__0/I0
			counter[3]_i_1__0/I1
			counter[3]_i_1__0/I2
			counter[3]_i_1__0/I3
			counter[3]_i_1__0/I4
			counter[3]_i_1__0/O
		LUT2: shift_reg[11]_i_1__0
			shift_reg[11]_i_1__0/I0
			shift_reg[11]_i_1__0/I1
			shift_reg[11]_i_1__0/O
		LUT2: shift_reg[16]_i_1__0
			shift_reg[16]_i_1__0/I0
			shift_reg[16]_i_1__0/I1
			shift_reg[16]_i_1__0/O
		LUT4: counter[2]_i_2
			counter[2]_i_2/I0
			counter[2]_i_2/I1
			counter[2]_i_2/I2
			counter[2]_i_2/I3
			counter[2]_i_2/O
		LUT4: counter[2]_i_1
			counter[2]_i_1/I0
			counter[2]_i_1/I1
			counter[2]_i_1/I2
			counter[2]_i_1/I3
			counter[2]_i_1/O
		LUT2: shift_reg[3]_i_1__0
			shift_reg[3]_i_1__0/I0
			shift_reg[3]_i_1__0/I1
			shift_reg[3]_i_1__0/O
		LUT2: shift_reg[20]_i_1__0
			shift_reg[20]_i_1__0/I0
			shift_reg[20]_i_1__0/I1
			shift_reg[20]_i_1__0/O
		LUT5: counter[4]_i_2__0
			counter[4]_i_2__0/I0
			counter[4]_i_2__0/I1
			counter[4]_i_2__0/I2
			counter[4]_i_2__0/I3
			counter[4]_i_2__0/I4
			counter[4]_i_2__0/O
		LUT5: counter[0]_i_1
			counter[0]_i_1/I0
			counter[0]_i_1/I1
			counter[0]_i_1/I2
			counter[0]_i_1/I3
			counter[0]_i_1/I4
			counter[0]_i_1/O
		LUT3: FSM_sequential_state[1]_i_1
			FSM_sequential_state[1]_i_1/I0
			FSM_sequential_state[1]_i_1/I1
			FSM_sequential_state[1]_i_1/I2
			FSM_sequential_state[1]_i_1/O
		LUT2: shift_reg[7]_i_1__0
			shift_reg[7]_i_1__0/I0
			shift_reg[7]_i_1__0/I1
			shift_reg[7]_i_1__0/O
		LUT2: shift_reg[23]_i_2__0
			shift_reg[23]_i_2__0/I0
			shift_reg[23]_i_2__0/I1
			shift_reg[23]_i_2__0/O
		LUT2: shift_reg[12]_i_1__0
			shift_reg[12]_i_1__0/I0
			shift_reg[12]_i_1__0/I1
			shift_reg[12]_i_1__0/O
		LUT2: shift_reg[0]_i_1__0
			shift_reg[0]_i_1__0/I0
			shift_reg[0]_i_1__0/I1
			shift_reg[0]_i_1__0/O
		LUT2: shift_reg[19]_i_1__0
			shift_reg[19]_i_1__0/I0
			shift_reg[19]_i_1__0/I1
			shift_reg[19]_i_1__0/O
		LUT2: ov_sum[4]_i_5
			ov_sum[4]_i_5/I0
			ov_sum[4]_i_5/I1
			ov_sum[4]_i_5/O
		LUT2: ov_sum[4]_i_4
			ov_sum[4]_i_4/I0
			ov_sum[4]_i_4/I1
			ov_sum[4]_i_4/O
		LUT2: ov_sum[12]_i_5
			ov_sum[12]_i_5/I0
			ov_sum[12]_i_5/I1
			ov_sum[12]_i_5/O
		LUT2: ov_sum[12]_i_2
			ov_sum[12]_i_2/I0
			ov_sum[12]_i_2/I1
			ov_sum[12]_i_2/O
		LUT2: ov_sum[20]_i_4
			ov_sum[20]_i_4/I0
			ov_sum[20]_i_4/I1
			ov_sum[20]_i_4/O
		LUT2: ov_sum[20]_i_5
			ov_sum[20]_i_5/I0
			ov_sum[20]_i_5/I1
			ov_sum[20]_i_5/O
		LUT2: ov_sum[12]_i_4
			ov_sum[12]_i_4/I0
			ov_sum[12]_i_4/I1
			ov_sum[12]_i_4/O
		LUT2: ov_sum[20]_i_2
			ov_sum[20]_i_2/I0
			ov_sum[20]_i_2/I1
			ov_sum[20]_i_2/O
		LUT2: ov_sum[12]_i_3
			ov_sum[12]_i_3/I0
			ov_sum[12]_i_3/I1
			ov_sum[12]_i_3/O
		LUT2: ov_sum[20]_i_3
			ov_sum[20]_i_3/I0
			ov_sum[20]_i_3/I1
			ov_sum[20]_i_3/O
		LUT2: ov_sum[4]_i_3
			ov_sum[4]_i_3/I0
			ov_sum[4]_i_3/I1
			ov_sum[4]_i_3/O
		LUT2: ov_sum[4]_i_2
			ov_sum[4]_i_2/I0
			ov_sum[4]_i_2/I1
			ov_sum[4]_i_2/O
		LUT2: ov_sum[16]_i_5
			ov_sum[16]_i_5/I0
			ov_sum[16]_i_5/I1
			ov_sum[16]_i_5/O
		LUT2: ov_sum[0]_i_1
			ov_sum[0]_i_1/I0
			ov_sum[0]_i_1/I1
			ov_sum[0]_i_1/O
		LUT2: ov_sum[0]_i_3
			ov_sum[0]_i_3/I0
			ov_sum[0]_i_3/I1
			ov_sum[0]_i_3/O
		LUT2: ov_sum[0]_i_4
			ov_sum[0]_i_4/I0
			ov_sum[0]_i_4/I1
			ov_sum[0]_i_4/O
		LUT2: ov_sum[16]_i_2
			ov_sum[16]_i_2/I0
			ov_sum[16]_i_2/I1
			ov_sum[16]_i_2/O
		LUT2: ov_sum[0]_i_5
			ov_sum[0]_i_5/I0
			ov_sum[0]_i_5/I1
			ov_sum[0]_i_5/O
		LUT2: ov_sum[0]_i_6
			ov_sum[0]_i_6/I0
			ov_sum[0]_i_6/I1
			ov_sum[0]_i_6/O
		LUT2: ov_sum[16]_i_4
			ov_sum[16]_i_4/I0
			ov_sum[16]_i_4/I1
			ov_sum[16]_i_4/O
		LUT2: ov_sum[16]_i_3
			ov_sum[16]_i_3/I0
			ov_sum[16]_i_3/I1
			ov_sum[16]_i_3/O
		LUT2: ov_sum[8]_i_4
			ov_sum[8]_i_4/I0
			ov_sum[8]_i_4/I1
			ov_sum[8]_i_4/O
		LUT2: ov_sum[8]_i_5
			ov_sum[8]_i_5/I0
			ov_sum[8]_i_5/I1
			ov_sum[8]_i_5/O
		LUT2: ov_sum[8]_i_2
			ov_sum[8]_i_2/I0
			ov_sum[8]_i_2/I1
			ov_sum[8]_i_2/O
		LUT2: ov_sum[8]_i_3
			ov_sum[8]_i_3/I0
			ov_sum[8]_i_3/I1
			ov_sum[8]_i_3/O
		LUT2: gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1/I0
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1/I1
			gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1/O
		LUT2: gen_wr_a.gen_word_narrow.mem_reg_i_2
			gen_wr_a.gen_word_narrow.mem_reg_i_2/I0
			gen_wr_a.gen_word_narrow.mem_reg_i_2/I1
			gen_wr_a.gen_word_narrow.mem_reg_i_2/O
		LUT2: gen_wr_a.gen_word_narrow.mem_reg_i_1
			gen_wr_a.gen_word_narrow.mem_reg_i_1/I0
			gen_wr_a.gen_word_narrow.mem_reg_i_1/I1
			gen_wr_a.gen_word_narrow.mem_reg_i_1/O

GND Cells (9):
	Printing all EDIFCellInsts of type GND... (9)
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND_1
			GND_1/G
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND
			GND/G

Printing cells in this carry chain...
	ov_sum_reg[0]_i_2
	ov_sum_reg[4]_i_1
	ov_sum_reg[8]_i_1
	ov_sum_reg[12]_i_1
	ov_sum_reg[16]_i_1
	ov_sum_reg[20]_i_1

Placing carry chains... (1)
	chain size: 6
	selectedSiteType: SLICEM
	X_MAX: 112, X_MIN: 0, Y_MAX: 149, Y_MIN: 0
	Placed Cell: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2, Type: CARRY4, Site: SLICE_X64Y87, BEL: CARRY4
	Placed Cell: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1, Type: CARRY4, Site: SLICE_X64Y88, BEL: CARRY4
	Placed Cell: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1, Type: CARRY4, Site: SLICE_X64Y89, BEL: CARRY4
	Placed Cell: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1, Type: CARRY4, Site: SLICE_X64Y90, BEL: CARRY4
	Placed Cell: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1, Type: CARRY4, Site: SLICE_X64Y91, BEL: CARRY4
	Placed Cell: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1, Type: CARRY4, Site: SLICE_X64Y92, BEL: CARRY4

Spawning remaining cells...

Placing remaining cells...
	Placing LUT cells...
		LUT6 : fir_filter_inst/FSM_sequential_state[0]_i_1__0
			Placed cell: fir_filter_inst/FSM_sequential_state[0]_i_1__0 at SLICE_X57Y129 on A6LUT
		LUT6 : fir_filter_inst/sample_re_addr[2]_i_1
			Placed cell: fir_filter_inst/sample_re_addr[2]_i_1 at SLICE_X57Y127 on A6LUT
		LUT4 : fir_filter_inst/weight_re_addr[1]_i_1
			Placed cell: fir_filter_inst/weight_re_addr[1]_i_1 at SLICE_X57Y128 on A5LUT
		LUT5 : fir_filter_inst/weight_re_addr[2]_i_1
			Placed cell: fir_filter_inst/weight_re_addr[2]_i_1 at SLICE_X57Y125 on A5LUT
		LUT2 : fir_filter_inst/weight_re_i_1
			Placed cell: fir_filter_inst/weight_re_i_1 at SLICE_X57Y126 on A5LUT
		LUT2 : fir_filter_inst/o_ready_i_1
			Placed cell: fir_filter_inst/o_ready_i_1 at SLICE_X57Y123 on A5LUT
		LUT6 : fir_filter_inst/sample_re_addr[1]_i_1
			Placed cell: fir_filter_inst/sample_re_addr[1]_i_1 at SLICE_X57Y124 on A6LUT
		LUT4 : fir_filter_inst/FSM_sequential_state[0]_i_2__0
			Placed cell: fir_filter_inst/FSM_sequential_state[0]_i_2__0 at SLICE_X57Y121 on A5LUT
		LUT4 : fir_filter_inst/sum_rst_i_1
			Placed cell: fir_filter_inst/sum_rst_i_1 at SLICE_X57Y122 on A5LUT
		LUT3 : fir_filter_inst/sample_re_addr[3]_i_4
			Placed cell: fir_filter_inst/sample_re_addr[3]_i_4 at SLICE_X57Y120 on A5LUT
		LUT5 : fir_filter_inst/sample_re_addr[0]_i_1
			Placed cell: fir_filter_inst/sample_re_addr[0]_i_1 at SLICE_X57Y118 on A5LUT
		LUT3 : fir_filter_inst/sample_re_addr[3]_i_2
			Placed cell: fir_filter_inst/sample_re_addr[3]_i_2 at SLICE_X57Y119 on A5LUT
		LUT3 : fir_filter_inst/sample_re_addr[3]_i_3
			Placed cell: fir_filter_inst/sample_re_addr[3]_i_3 at SLICE_X57Y116 on A5LUT
		LUT6 : fir_filter_inst/sample_re_addr[3]_i_1
			Placed cell: fir_filter_inst/sample_re_addr[3]_i_1 at SLICE_X111Y97 on A6LUT
		LUT6 : fir_filter_inst/weight_re_addr[3]_i_1
			Placed cell: fir_filter_inst/weight_re_addr[3]_i_1 at SLICE_X57Y117 on A6LUT
		LUT2 : fir_filter_inst/FSM_sequential_state[0]_i_3
			Placed cell: fir_filter_inst/FSM_sequential_state[0]_i_3 at SLICE_X111Y96 on A5LUT
		LUT3 : fir_filter_inst/weight_re_addr[0]_i_1
			Placed cell: fir_filter_inst/weight_re_addr[0]_i_1 at SLICE_X57Y114 on A5LUT
		LUT3 : fir_filter_inst/FSM_sequential_state[1]_i_1__0
			Placed cell: fir_filter_inst/FSM_sequential_state[1]_i_1__0 at SLICE_X111Y99 on A5LUT
		LUT6 : fir_filter_inst/sample_wr_addr[4]_i_1
			Placed cell: fir_filter_inst/sample_wr_addr[4]_i_1 at SLICE_X57Y115 on A6LUT
		LUT2 : fir_filter_inst/sample_re_addr[5]_i_1
			Placed cell: fir_filter_inst/sample_re_addr[5]_i_1 at SLICE_X111Y98 on A5LUT
		LUT6 : fir_filter_inst/weight_re_addr[4]_i_1
			Placed cell: fir_filter_inst/weight_re_addr[4]_i_1 at SLICE_X57Y112 on A6LUT
		LUT2 : fir_filter_inst/sample_wr_addr[1]_i_1
			Placed cell: fir_filter_inst/sample_wr_addr[1]_i_1 at SLICE_X57Y113 on A5LUT
		LUT4 : fir_filter_inst/sample_re_addr[5]_i_3
			Placed cell: fir_filter_inst/sample_re_addr[5]_i_3 at SLICE_X57Y110 on A5LUT
		LUT5 : fir_filter_inst/sample_re_addr[5]_i_2
			Placed cell: fir_filter_inst/sample_re_addr[5]_i_2 at SLICE_X57Y111 on A5LUT
		LUT6 : fir_filter_inst/weight_re_addr[5]_i_1
			Placed cell: fir_filter_inst/weight_re_addr[5]_i_1 at SLICE_X111Y93 on A6LUT
		LUT3 : fir_filter_inst/sample_wr_addr[2]_i_1
			Placed cell: fir_filter_inst/sample_wr_addr[2]_i_1 at SLICE_X111Y92 on A5LUT
		LUT5 : fir_filter_inst/sample_re_addr[4]_i_1
			Placed cell: fir_filter_inst/sample_re_addr[4]_i_1 at SLICE_X111Y95 on A5LUT
		LUT6 : fir_filter_inst/ov_dout[23]_i_1__0
			Placed cell: fir_filter_inst/ov_dout[23]_i_1__0 at SLICE_X111Y94 on A6LUT
		LUT6 : fir_filter_inst/o_dout_valid_i_1__1
			Placed cell: fir_filter_inst/o_dout_valid_i_1__1 at SLICE_X111Y91 on A6LUT
		LUT4 : fir_filter_inst/sample_wr_addr[3]_i_1
			Placed cell: fir_filter_inst/sample_wr_addr[3]_i_1 at SLICE_X111Y90 on A5LUT
		LUT6 : fir_filter_inst/sample_wr_addr[5]_i_1
			Placed cell: fir_filter_inst/sample_wr_addr[5]_i_1 at SLICE_X57Y109 on A6LUT
		LUT1 : fir_filter_inst/sample_wr_addr[0]_i_1
			Placed cell: fir_filter_inst/sample_wr_addr[0]_i_1 at SLICE_X57Y107 on A5LUT
		LUT4 : serializer_inst/FSM_sequential_state[0]_i_1__1
			Placed cell: serializer_inst/FSM_sequential_state[0]_i_1__1 at SLICE_X57Y108 on A5LUT
		LUT6 : serializer_inst/counter[3]_i_1
			Placed cell: serializer_inst/counter[3]_i_1 at SLICE_X57Y105 on A6LUT
		LUT4 : serializer_inst/shift_reg[1]_i_1
			Placed cell: serializer_inst/shift_reg[1]_i_1 at SLICE_X57Y106 on A5LUT
		LUT2 : serializer_inst/o_ready_i_1__0
			Placed cell: serializer_inst/o_ready_i_1__0 at SLICE_X57Y103 on A5LUT
		LUT6 : serializer_inst/counter[4]_i_2
			Placed cell: serializer_inst/counter[4]_i_2 at SLICE_X57Y104 on A6LUT
		LUT4 : serializer_inst/counter[4]_i_1
			Placed cell: serializer_inst/counter[4]_i_1 at SLICE_X57Y101 on A5LUT
		LUT3 : serializer_inst/shift_reg[23]_i_3
			Placed cell: serializer_inst/shift_reg[23]_i_3 at SLICE_X57Y102 on A5LUT
		LUT3 : serializer_inst/shift_reg[23]_i_2
			Placed cell: serializer_inst/shift_reg[23]_i_2 at SLICE_X57Y100 on A5LUT
		LUT5 : serializer_inst/shift_reg[23]_i_1
			Placed cell: serializer_inst/shift_reg[23]_i_1 at SLICE_X57Y149 on A5LUT
		LUT4 : serializer_inst/counter[0]_i_1__0
			Placed cell: serializer_inst/counter[0]_i_1__0 at SLICE_X57Y147 on A5LUT
		LUT4 : serializer_inst/shift_reg[8]_i_1
			Placed cell: serializer_inst/shift_reg[8]_i_1 at SLICE_X57Y148 on A5LUT
		LUT4 : serializer_inst/shift_reg[15]_i_1
			Placed cell: serializer_inst/shift_reg[15]_i_1 at SLICE_X57Y145 on A5LUT
		LUT4 : serializer_inst/shift_reg[2]_i_1
			Placed cell: serializer_inst/shift_reg[2]_i_1 at SLICE_X39Y100 on A5LUT
		LUT4 : serializer_inst/shift_reg[3]_i_1
			Placed cell: serializer_inst/shift_reg[3]_i_1 at SLICE_X57Y146 on A5LUT
		LUT4 : serializer_inst/shift_reg[9]_i_1
			Placed cell: serializer_inst/shift_reg[9]_i_1 at SLICE_X57Y143 on A5LUT
		LUT4 : serializer_inst/shift_reg[0]_i_1
			Placed cell: serializer_inst/shift_reg[0]_i_1 at SLICE_X39Y102 on A5LUT
		LUT5 : serializer_inst/counter[1]_i_1__0
			Placed cell: serializer_inst/counter[1]_i_1__0 at SLICE_X57Y144 on A5LUT
		LUT4 : serializer_inst/shift_reg[6]_i_1
			Placed cell: serializer_inst/shift_reg[6]_i_1 at SLICE_X39Y101 on A5LUT
		LUT4 : serializer_inst/shift_reg[16]_i_1
			Placed cell: serializer_inst/shift_reg[16]_i_1 at SLICE_X57Y141 on A5LUT
		LUT4 : serializer_inst/shift_reg[13]_i_1
			Placed cell: serializer_inst/shift_reg[13]_i_1 at SLICE_X39Y104 on A5LUT
		LUT4 : serializer_inst/shift_reg[10]_i_1
			Placed cell: serializer_inst/shift_reg[10]_i_1 at SLICE_X57Y142 on A5LUT
		LUT3 : serializer_inst/FSM_sequential_state[1]_i_1__1
			Placed cell: serializer_inst/FSM_sequential_state[1]_i_1__1 at SLICE_X39Y103 on A5LUT
		LUT4 : serializer_inst/shift_reg[18]_i_1
			Placed cell: serializer_inst/shift_reg[18]_i_1 at SLICE_X39Y106 on A5LUT
		LUT4 : serializer_inst/shift_reg[21]_i_1
			Placed cell: serializer_inst/shift_reg[21]_i_1 at SLICE_X57Y140 on A5LUT
		LUT5 : serializer_inst/FSM_sequential_state[1]_i_2
			Placed cell: serializer_inst/FSM_sequential_state[1]_i_2 at SLICE_X39Y105 on A5LUT
		LUT4 : serializer_inst/shift_reg[19]_i_1
			Placed cell: serializer_inst/shift_reg[19]_i_1 at SLICE_X39Y108 on A5LUT
		LUT4 : serializer_inst/shift_reg[12]_i_1
			Placed cell: serializer_inst/shift_reg[12]_i_1 at SLICE_X39Y107 on A5LUT
		LUT5 : serializer_inst/o_dout_valid_i_1
			Placed cell: serializer_inst/o_dout_valid_i_1 at SLICE_X39Y109 on A5LUT
		LUT4 : serializer_inst/shift_reg[5]_i_1
			Placed cell: serializer_inst/shift_reg[5]_i_1 at SLICE_X57Y138 on A5LUT
		LUT4 : serializer_inst/shift_reg[20]_i_1
			Placed cell: serializer_inst/shift_reg[20]_i_1 at SLICE_X57Y139 on A5LUT
		LUT4 : serializer_inst/shift_reg[14]_i_1
			Placed cell: serializer_inst/shift_reg[14]_i_1 at SLICE_X57Y136 on A5LUT
		LUT4 : serializer_inst/shift_reg[22]_i_1
			Placed cell: serializer_inst/shift_reg[22]_i_1 at SLICE_X57Y137 on A5LUT
		LUT6 : serializer_inst/counter[2]_i_1__0
			Placed cell: serializer_inst/counter[2]_i_1__0 at SLICE_X57Y134 on A6LUT
		LUT4 : serializer_inst/shift_reg[11]_i_1
			Placed cell: serializer_inst/shift_reg[11]_i_1 at SLICE_X57Y135 on A5LUT
		LUT4 : serializer_inst/shift_reg[4]_i_1
			Placed cell: serializer_inst/shift_reg[4]_i_1 at SLICE_X57Y132 on A5LUT
		LUT4 : serializer_inst/shift_reg[17]_i_1
			Placed cell: serializer_inst/shift_reg[17]_i_1 at SLICE_X57Y133 on A5LUT
		LUT4 : serializer_inst/shift_reg[7]_i_1
			Placed cell: serializer_inst/shift_reg[7]_i_1 at SLICE_X57Y130 on A5LUT
		LUT2 : deserializer_inst/shift_reg[4]_i_1__0
			Placed cell: deserializer_inst/shift_reg[4]_i_1__0 at SLICE_X57Y131 on A5LUT
		LUT2 : deserializer_inst/ov_dout[23]_i_2
			Placed cell: deserializer_inst/ov_dout[23]_i_2 at SLICE_X87Y1 on A5LUT
		LUT2 : deserializer_inst/shift_reg[8]_i_1__0
			Placed cell: deserializer_inst/shift_reg[8]_i_1__0 at SLICE_X87Y2 on A5LUT
		LUT2 : deserializer_inst/shift_reg[13]_i_1__0
			Placed cell: deserializer_inst/shift_reg[13]_i_1__0 at SLICE_X87Y0 on A5LUT
		LUT6 : deserializer_inst/ov_dout[23]_i_1
			Placed cell: deserializer_inst/ov_dout[23]_i_1 at SLICE_X87Y5 on A6LUT
		LUT2 : deserializer_inst/shift_reg[18]_i_1__0
			Placed cell: deserializer_inst/shift_reg[18]_i_1__0 at SLICE_X87Y6 on A5LUT
		LUT2 : deserializer_inst/shift_reg[1]_i_1__0
			Placed cell: deserializer_inst/shift_reg[1]_i_1__0 at SLICE_X39Y120 on A5LUT
		LUT6 : deserializer_inst/shift_reg[23]_i_1__0
			Placed cell: deserializer_inst/shift_reg[23]_i_1__0 at SLICE_X87Y3 on A6LUT
		LUT4 : deserializer_inst/FSM_sequential_state[0]_i_2
			Placed cell: deserializer_inst/FSM_sequential_state[0]_i_2 at SLICE_X87Y4 on A5LUT
		LUT6 : deserializer_inst/FSM_sequential_state[0]_i_1
			Placed cell: deserializer_inst/FSM_sequential_state[0]_i_1 at SLICE_X39Y122 on A6LUT
		LUT2 : deserializer_inst/shift_reg[5]_i_1__0
			Placed cell: deserializer_inst/shift_reg[5]_i_1__0 at SLICE_X87Y9 on A5LUT
		LUT6 : deserializer_inst/counter[1]_i_1
			Placed cell: deserializer_inst/counter[1]_i_1 at SLICE_X39Y121 on A6LUT
		LUT2 : deserializer_inst/shift_reg[9]_i_1__0
			Placed cell: deserializer_inst/shift_reg[9]_i_1__0 at SLICE_X39Y124 on A5LUT
		LUT2 : deserializer_inst/shift_reg[14]_i_1__0
			Placed cell: deserializer_inst/shift_reg[14]_i_1__0 at SLICE_X87Y7 on A5LUT
		LUT4 : deserializer_inst/o_dout_valid_i_1__0
			Placed cell: deserializer_inst/o_dout_valid_i_1__0 at SLICE_X39Y123 on A5LUT
		LUT2 : deserializer_inst/counter[4]_i_1__0
			Placed cell: deserializer_inst/counter[4]_i_1__0 at SLICE_X87Y8 on A5LUT
		LUT2 : deserializer_inst/shift_reg[17]_i_1__0
			Placed cell: deserializer_inst/shift_reg[17]_i_1__0 at SLICE_X39Y126 on A5LUT
		LUT2 : deserializer_inst/shift_reg[10]_i_1__0
			Placed cell: deserializer_inst/shift_reg[10]_i_1__0 at SLICE_X39Y125 on A5LUT
		LUT2 : deserializer_inst/shift_reg[22]_i_1__0
			Placed cell: deserializer_inst/shift_reg[22]_i_1__0 at SLICE_X39Y128 on A5LUT
		LUT2 : deserializer_inst/shift_reg[2]_i_1__0
			Placed cell: deserializer_inst/shift_reg[2]_i_1__0 at SLICE_X39Y127 on A5LUT
		LUT2 : deserializer_inst/shift_reg[6]_i_1__0
			Placed cell: deserializer_inst/shift_reg[6]_i_1__0 at SLICE_X39Y129 on A5LUT
		LUT2 : deserializer_inst/shift_reg[21]_i_1__0
			Placed cell: deserializer_inst/shift_reg[21]_i_1__0 at SLICE_X39Y111 on A5LUT
		LUT4 : deserializer_inst/o_ready_i_1__1
			Placed cell: deserializer_inst/o_ready_i_1__1 at SLICE_X39Y110 on A5LUT
		LUT3 : deserializer_inst/counter[4]_i_3
			Placed cell: deserializer_inst/counter[4]_i_3 at SLICE_X39Y113 on A5LUT
		LUT2 : deserializer_inst/shift_reg[15]_i_1__0
			Placed cell: deserializer_inst/shift_reg[15]_i_1__0 at SLICE_X39Y112 on A5LUT
		LUT5 : deserializer_inst/counter[3]_i_1__0
			Placed cell: deserializer_inst/counter[3]_i_1__0 at SLICE_X39Y115 on A5LUT
		LUT2 : deserializer_inst/shift_reg[11]_i_1__0
			Placed cell: deserializer_inst/shift_reg[11]_i_1__0 at SLICE_X39Y114 on A5LUT
		LUT2 : deserializer_inst/shift_reg[16]_i_1__0
			Placed cell: deserializer_inst/shift_reg[16]_i_1__0 at SLICE_X39Y117 on A5LUT
		LUT4 : deserializer_inst/counter[2]_i_2
			Placed cell: deserializer_inst/counter[2]_i_2 at SLICE_X39Y116 on A5LUT
		LUT4 : deserializer_inst/counter[2]_i_1
			Placed cell: deserializer_inst/counter[2]_i_1 at SLICE_X39Y119 on A5LUT
		LUT2 : deserializer_inst/shift_reg[3]_i_1__0
			Placed cell: deserializer_inst/shift_reg[3]_i_1__0 at SLICE_X39Y118 on A5LUT
		LUT2 : deserializer_inst/shift_reg[20]_i_1__0
			Placed cell: deserializer_inst/shift_reg[20]_i_1__0 at SLICE_X39Y140 on A5LUT
		LUT5 : deserializer_inst/counter[4]_i_2__0
			Placed cell: deserializer_inst/counter[4]_i_2__0 at SLICE_X39Y142 on A5LUT
		LUT5 : deserializer_inst/counter[0]_i_1
			Placed cell: deserializer_inst/counter[0]_i_1 at SLICE_X39Y141 on A5LUT
		LUT3 : deserializer_inst/FSM_sequential_state[1]_i_1
			Placed cell: deserializer_inst/FSM_sequential_state[1]_i_1 at SLICE_X39Y144 on A5LUT
		LUT2 : deserializer_inst/shift_reg[7]_i_1__0
			Placed cell: deserializer_inst/shift_reg[7]_i_1__0 at SLICE_X39Y143 on A5LUT
		LUT2 : deserializer_inst/shift_reg[23]_i_2__0
			Placed cell: deserializer_inst/shift_reg[23]_i_2__0 at SLICE_X39Y146 on A5LUT
		LUT2 : deserializer_inst/shift_reg[12]_i_1__0
			Placed cell: deserializer_inst/shift_reg[12]_i_1__0 at SLICE_X39Y145 on A5LUT
		LUT2 : deserializer_inst/shift_reg[0]_i_1__0
			Placed cell: deserializer_inst/shift_reg[0]_i_1__0 at SLICE_X39Y148 on A5LUT
		LUT2 : deserializer_inst/shift_reg[19]_i_1__0
			Placed cell: deserializer_inst/shift_reg[19]_i_1__0 at SLICE_X39Y147 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[4]_i_5
			Placed cell: fir_filter_inst/tap_inst/ov_sum[4]_i_5 at SLICE_X39Y149 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[4]_i_4
			Placed cell: fir_filter_inst/tap_inst/ov_sum[4]_i_4 at SLICE_X74Y0 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[12]_i_5
			Placed cell: fir_filter_inst/tap_inst/ov_sum[12]_i_5 at SLICE_X74Y3 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[12]_i_2
			Placed cell: fir_filter_inst/tap_inst/ov_sum[12]_i_2 at SLICE_X74Y4 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[20]_i_4
			Placed cell: fir_filter_inst/tap_inst/ov_sum[20]_i_4 at SLICE_X74Y1 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[20]_i_5
			Placed cell: fir_filter_inst/tap_inst/ov_sum[20]_i_5 at SLICE_X74Y2 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[12]_i_4
			Placed cell: fir_filter_inst/tap_inst/ov_sum[12]_i_4 at SLICE_X74Y7 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[20]_i_2
			Placed cell: fir_filter_inst/tap_inst/ov_sum[20]_i_2 at SLICE_X74Y8 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[12]_i_3
			Placed cell: fir_filter_inst/tap_inst/ov_sum[12]_i_3 at SLICE_X39Y131 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[20]_i_3
			Placed cell: fir_filter_inst/tap_inst/ov_sum[20]_i_3 at SLICE_X74Y5 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[4]_i_3
			Placed cell: fir_filter_inst/tap_inst/ov_sum[4]_i_3 at SLICE_X39Y130 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[4]_i_2
			Placed cell: fir_filter_inst/tap_inst/ov_sum[4]_i_2 at SLICE_X74Y6 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[16]_i_5
			Placed cell: fir_filter_inst/tap_inst/ov_sum[16]_i_5 at SLICE_X39Y133 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[0]_i_1
			Placed cell: fir_filter_inst/tap_inst/ov_sum[0]_i_1 at SLICE_X39Y132 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[0]_i_3
			Placed cell: fir_filter_inst/tap_inst/ov_sum[0]_i_3 at SLICE_X39Y135 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[0]_i_4
			Placed cell: fir_filter_inst/tap_inst/ov_sum[0]_i_4 at SLICE_X74Y9 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[16]_i_2
			Placed cell: fir_filter_inst/tap_inst/ov_sum[16]_i_2 at SLICE_X39Y134 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[0]_i_5
			Placed cell: fir_filter_inst/tap_inst/ov_sum[0]_i_5 at SLICE_X39Y137 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[0]_i_6
			Placed cell: fir_filter_inst/tap_inst/ov_sum[0]_i_6 at SLICE_X39Y136 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[16]_i_4
			Placed cell: fir_filter_inst/tap_inst/ov_sum[16]_i_4 at SLICE_X39Y139 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[16]_i_3
			Placed cell: fir_filter_inst/tap_inst/ov_sum[16]_i_3 at SLICE_X39Y138 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[8]_i_4
			Placed cell: fir_filter_inst/tap_inst/ov_sum[8]_i_4 at SLICE_X84Y100 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[8]_i_5
			Placed cell: fir_filter_inst/tap_inst/ov_sum[8]_i_5 at SLICE_X84Y137 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[8]_i_2
			Placed cell: fir_filter_inst/tap_inst/ov_sum[8]_i_2 at SLICE_X84Y136 on A5LUT
		LUT2 : fir_filter_inst/tap_inst/ov_sum[8]_i_3
			Placed cell: fir_filter_inst/tap_inst/ov_sum[8]_i_3 at SLICE_X84Y135 on A5LUT
		LUT2 : fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1
			Placed cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1 at SLICE_X84Y134 on A5LUT
		LUT2 : fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2
			Placed cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2 at SLICE_X84Y139 on A5LUT
		LUT2 : fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1
			Placed cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1 at SLICE_X84Y138 on A5LUT
	Placing FDRE cells...
		FDRE : fir_filter_inst/o_dout_valid_reg
			Placed cell: fir_filter_inst/o_dout_valid_reg at SLICE_X84Y140 on AFF
		FDRE : fir_filter_inst/sample_wr_addr_reg[3]
			Placed cell: fir_filter_inst/sample_wr_addr_reg[3] at SLICE_X84Y144 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[18]
			Placed cell: fir_filter_inst/ov_dout_reg[18] at SLICE_X84Y143 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[14]
			Placed cell: fir_filter_inst/ov_dout_reg[14] at SLICE_X84Y142 on AFF
		FDRE : fir_filter_inst/sample_re_addr_reg[0]
			Placed cell: fir_filter_inst/sample_re_addr_reg[0] at SLICE_X84Y141 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[10]
			Placed cell: fir_filter_inst/ov_dout_reg[10] at SLICE_X84Y126 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[22]
			Placed cell: fir_filter_inst/ov_dout_reg[22] at SLICE_X84Y125 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[7]
			Placed cell: fir_filter_inst/ov_dout_reg[7] at SLICE_X84Y124 on AFF
		FDRE : fir_filter_inst/weight_re_addr_reg[2]
			Placed cell: fir_filter_inst/weight_re_addr_reg[2] at SLICE_X84Y123 on AFF
		FDRE : fir_filter_inst/sample_re_addr_reg[4]
			Placed cell: fir_filter_inst/sample_re_addr_reg[4] at SLICE_X84Y129 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[3]
			Placed cell: fir_filter_inst/ov_dout_reg[3] at SLICE_X84Y128 on AFF
		FDRE : fir_filter_inst/sample_wr_addr_reg[2]
			Placed cell: fir_filter_inst/sample_wr_addr_reg[2] at SLICE_X84Y127 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[17]
			Placed cell: fir_filter_inst/ov_dout_reg[17] at SLICE_X84Y133 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[13]
			Placed cell: fir_filter_inst/ov_dout_reg[13] at SLICE_X61Y0 on AFF
		FDRE : fir_filter_inst/sample_re_addr_reg[3]
			Placed cell: fir_filter_inst/sample_re_addr_reg[3] at SLICE_X84Y132 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[21]
			Placed cell: fir_filter_inst/ov_dout_reg[21] at SLICE_X84Y131 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[6]
			Placed cell: fir_filter_inst/ov_dout_reg[6] at SLICE_X61Y2 on AFF
		FDRE : fir_filter_inst/weight_re_addr_reg[3]
			Placed cell: fir_filter_inst/weight_re_addr_reg[3] at SLICE_X84Y130 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[2]
			Placed cell: fir_filter_inst/ov_dout_reg[2] at SLICE_X61Y1 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[1]
			Placed cell: fir_filter_inst/ov_dout_reg[1] at SLICE_X84Y115 on AFF
		FDRE : fir_filter_inst/sample_wr_addr_reg[1]
			Placed cell: fir_filter_inst/sample_wr_addr_reg[1] at SLICE_X61Y4 on AFF
		FDRE : fir_filter_inst/weight_re_reg
			Placed cell: fir_filter_inst/weight_re_reg at SLICE_X84Y114 on AFF
		FDRE : fir_filter_inst/sample_re_addr_reg[2]
			Placed cell: fir_filter_inst/sample_re_addr_reg[2] at SLICE_X61Y3 on AFF
		FDRE : fir_filter_inst/sample_wr_addr_reg[5]
			Placed cell: fir_filter_inst/sample_wr_addr_reg[5] at SLICE_X84Y113 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[16]
			Placed cell: fir_filter_inst/ov_dout_reg[16] at SLICE_X61Y6 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[20]
			Placed cell: fir_filter_inst/ov_dout_reg[20] at SLICE_X84Y112 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[9]
			Placed cell: fir_filter_inst/ov_dout_reg[9] at SLICE_X61Y5 on AFF
		FDRE : fir_filter_inst/weight_re_addr_reg[4]
			Placed cell: fir_filter_inst/weight_re_addr_reg[4] at SLICE_X84Y119 on AFF
		FDRE : fir_filter_inst/o_ready_reg
			Placed cell: fir_filter_inst/o_ready_reg at SLICE_X61Y8 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[12]
			Placed cell: fir_filter_inst/ov_dout_reg[12] at SLICE_X84Y118 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[5]
			Placed cell: fir_filter_inst/ov_dout_reg[5] at SLICE_X61Y7 on AFF
		FDRE : fir_filter_inst/weight_re_addr_reg[0]
			Placed cell: fir_filter_inst/weight_re_addr_reg[0] at SLICE_X84Y117 on AFF
		FDRE : fir_filter_inst/FSM_sequential_state_reg[0]
			Placed cell: fir_filter_inst/FSM_sequential_state_reg[0] at SLICE_X84Y116 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[0]
			Placed cell: fir_filter_inst/ov_dout_reg[0] at SLICE_X61Y9 on AFF
		FDRE : fir_filter_inst/sum_rst_reg
			Placed cell: fir_filter_inst/sum_rst_reg at SLICE_X91Y88 on AFF
		FDRE : fir_filter_inst/sample_wr_addr_reg[0]
			Placed cell: fir_filter_inst/sample_wr_addr_reg[0] at SLICE_X91Y89 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[19]
			Placed cell: fir_filter_inst/ov_dout_reg[19] at SLICE_X91Y86 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[15]
			Placed cell: fir_filter_inst/ov_dout_reg[15] at SLICE_X91Y87 on AFF
		FDRE : fir_filter_inst/sample_re_addr_reg[1]
			Placed cell: fir_filter_inst/sample_re_addr_reg[1] at SLICE_X91Y84 on AFF
		FDRE : fir_filter_inst/sample_wr_addr_reg[4]
			Placed cell: fir_filter_inst/sample_wr_addr_reg[4] at SLICE_X91Y85 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[8]
			Placed cell: fir_filter_inst/ov_dout_reg[8] at SLICE_X91Y82 on AFF
		FDRE : fir_filter_inst/weight_re_addr_reg[5]
			Placed cell: fir_filter_inst/weight_re_addr_reg[5] at SLICE_X91Y83 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[11]
			Placed cell: fir_filter_inst/ov_dout_reg[11] at SLICE_X91Y80 on AFF
		FDRE : fir_filter_inst/sample_re_addr_reg[5]
			Placed cell: fir_filter_inst/sample_re_addr_reg[5] at SLICE_X91Y81 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[23]
			Placed cell: fir_filter_inst/ov_dout_reg[23] at SLICE_X84Y122 on AFF
		FDRE : fir_filter_inst/ov_dout_reg[4]
			Placed cell: fir_filter_inst/ov_dout_reg[4] at SLICE_X84Y121 on AFF
		FDRE : fir_filter_inst/weight_re_addr_reg[1]
			Placed cell: fir_filter_inst/weight_re_addr_reg[1] at SLICE_X84Y120 on AFF
		FDRE : fir_filter_inst/FSM_sequential_state_reg[1]
			Placed cell: fir_filter_inst/FSM_sequential_state_reg[1] at SLICE_X84Y104 on AFF
		FDRE : serializer_inst/shift_reg_reg[1]
			Placed cell: serializer_inst/shift_reg_reg[1] at SLICE_X84Y103 on AFF
		FDRE : serializer_inst/o_dout_valid_reg
			Placed cell: serializer_inst/o_dout_valid_reg at SLICE_X84Y102 on AFF
		FDRE : serializer_inst/shift_reg_reg[20]
			Placed cell: serializer_inst/shift_reg_reg[20] at SLICE_X84Y101 on AFF
		FDRE : serializer_inst/shift_reg_reg[9]
			Placed cell: serializer_inst/shift_reg_reg[9] at SLICE_X84Y108 on AFF
		FDRE : serializer_inst/shift_reg_reg[5]
			Placed cell: serializer_inst/shift_reg_reg[5] at SLICE_X84Y107 on AFF
		FDRE : serializer_inst/shift_reg_reg[16]
			Placed cell: serializer_inst/shift_reg_reg[16] at SLICE_X84Y106 on AFF
		FDRE : serializer_inst/shift_reg_reg[12]
			Placed cell: serializer_inst/shift_reg_reg[12] at SLICE_X84Y105 on AFF
		FDRE : serializer_inst/counter_reg[0]
			Placed cell: serializer_inst/counter_reg[0] at SLICE_X91Y99 on AFF
		FDRE : serializer_inst/counter_reg[4]
			Placed cell: serializer_inst/counter_reg[4] at SLICE_X91Y97 on AFF
		FDRE : serializer_inst/shift_reg_reg[4]
			Placed cell: serializer_inst/shift_reg_reg[4] at SLICE_X84Y109 on AFF
		FDRE : serializer_inst/shift_reg_reg[0]
			Placed cell: serializer_inst/shift_reg_reg[0] at SLICE_X91Y98 on AFF
		FDRE : serializer_inst/shift_reg_reg[8]
			Placed cell: serializer_inst/shift_reg_reg[8] at SLICE_X91Y95 on AFF
		FDRE : serializer_inst/shift_reg_reg[17]
			Placed cell: serializer_inst/shift_reg_reg[17] at SLICE_X91Y96 on AFF
		FDRE : serializer_inst/shift_reg_reg[13]
			Placed cell: serializer_inst/shift_reg_reg[13] at SLICE_X91Y93 on AFF
		FDRE : serializer_inst/shift_reg_reg[21]
			Placed cell: serializer_inst/shift_reg_reg[21] at SLICE_X91Y94 on AFF
		FDRE : serializer_inst/counter_reg[1]
			Placed cell: serializer_inst/counter_reg[1] at SLICE_X91Y91 on AFF
		FDRE : serializer_inst/shift_reg_reg[3]
			Placed cell: serializer_inst/shift_reg_reg[3] at SLICE_X91Y92 on AFF
		FDRE : serializer_inst/shift_reg_reg[7]
			Placed cell: serializer_inst/shift_reg_reg[7] at SLICE_X91Y90 on AFF
		FDRE : serializer_inst/shift_reg_reg[14]
			Placed cell: serializer_inst/shift_reg_reg[14] at SLICE_X84Y111 on AFF
		FDRE : serializer_inst/shift_reg_reg[22]
			Placed cell: serializer_inst/shift_reg_reg[22] at SLICE_X84Y110 on AFF
		FDRE : serializer_inst/shift_reg_reg[10]
			Placed cell: serializer_inst/shift_reg_reg[10] at SLICE_X111Y24 on AFF
		FDRE : serializer_inst/o_ready_reg
			Placed cell: serializer_inst/o_ready_reg at SLICE_X111Y23 on AFF
		FDRE : serializer_inst/counter_reg[2]
			Placed cell: serializer_inst/counter_reg[2] at SLICE_X111Y26 on AFF
		FDRE : serializer_inst/FSM_sequential_state_reg[0]
			Placed cell: serializer_inst/FSM_sequential_state_reg[0] at SLICE_X111Y25 on AFF
		FDRE : serializer_inst/shift_reg_reg[18]
			Placed cell: serializer_inst/shift_reg_reg[18] at SLICE_X111Y20 on AFF
		FDRE : serializer_inst/shift_reg_reg[2]
			Placed cell: serializer_inst/shift_reg_reg[2] at SLICE_X91Y68 on AFF
		FDRE : serializer_inst/shift_reg_reg[6]
			Placed cell: serializer_inst/shift_reg_reg[6] at SLICE_X111Y22 on AFF
		FDRE : serializer_inst/shift_reg_reg[15]
			Placed cell: serializer_inst/shift_reg_reg[15] at SLICE_X91Y69 on AFF
		FDRE : serializer_inst/shift_reg_reg[23]
			Placed cell: serializer_inst/shift_reg_reg[23] at SLICE_X111Y21 on AFF
		FDRE : serializer_inst/shift_reg_reg[11]
			Placed cell: serializer_inst/shift_reg_reg[11] at SLICE_X91Y66 on AFF
		FDRE : serializer_inst/counter_reg[3]
			Placed cell: serializer_inst/counter_reg[3] at SLICE_X91Y67 on AFF
		FDRE : serializer_inst/FSM_sequential_state_reg[1]
			Placed cell: serializer_inst/FSM_sequential_state_reg[1] at SLICE_X91Y64 on AFF
		FDRE : serializer_inst/shift_reg_reg[19]
			Placed cell: serializer_inst/shift_reg_reg[19] at SLICE_X91Y65 on AFF
		FDRE : deserializer_inst/o_dout_valid_reg
			Placed cell: deserializer_inst/o_dout_valid_reg at SLICE_X91Y62 on AFF
		FDRE : deserializer_inst/shift_reg_reg[5]
			Placed cell: deserializer_inst/shift_reg_reg[5] at SLICE_X111Y28 on AFF
		FDRE : deserializer_inst/ov_dout_reg[14]
			Placed cell: deserializer_inst/ov_dout_reg[14] at SLICE_X91Y63 on AFF
		FDRE : deserializer_inst/shift_reg_reg[12]
			Placed cell: deserializer_inst/shift_reg_reg[12] at SLICE_X111Y27 on AFF
		FDRE : deserializer_inst/counter_reg[0]
			Placed cell: deserializer_inst/counter_reg[0] at SLICE_X91Y60 on AFF
		FDRE : deserializer_inst/ov_dout_reg[7]
			Placed cell: deserializer_inst/ov_dout_reg[7] at SLICE_X91Y61 on AFF
		FDRE : deserializer_inst/shift_reg_reg[4]
			Placed cell: deserializer_inst/shift_reg_reg[4] at SLICE_X111Y29 on AFF
		FDRE : deserializer_inst/ov_dout_reg[13]
			Placed cell: deserializer_inst/ov_dout_reg[13] at SLICE_X111Y13 on AFF
		FDRE : deserializer_inst/shift_reg_reg[13]
			Placed cell: deserializer_inst/shift_reg_reg[13] at SLICE_X111Y12 on AFF
		FDRE : deserializer_inst/counter_reg[1]
			Placed cell: deserializer_inst/counter_reg[1] at SLICE_X111Y15 on AFF
		FDRE : deserializer_inst/ov_dout_reg[6]
			Placed cell: deserializer_inst/ov_dout_reg[6] at SLICE_X111Y14 on AFF
		FDRE : deserializer_inst/ov_dout_reg[1]
			Placed cell: deserializer_inst/ov_dout_reg[1] at SLICE_X91Y79 on AFF
		FDRE : deserializer_inst/shift_reg_reg[7]
			Placed cell: deserializer_inst/shift_reg_reg[7] at SLICE_X111Y11 on AFF
		FDRE : deserializer_inst/shift_reg_reg[22]
			Placed cell: deserializer_inst/shift_reg_reg[22] at SLICE_X111Y10 on AFF
		FDRE : deserializer_inst/shift_reg_reg[10]
			Placed cell: deserializer_inst/shift_reg_reg[10] at SLICE_X91Y77 on AFF
		FDRE : deserializer_inst/ov_dout_reg[9]
			Placed cell: deserializer_inst/ov_dout_reg[9] at SLICE_X91Y78 on AFF
		FDRE : deserializer_inst/o_ready_reg
			Placed cell: deserializer_inst/o_ready_reg at SLICE_X91Y75 on AFF
		FDRE : deserializer_inst/ov_dout_reg[12]
			Placed cell: deserializer_inst/ov_dout_reg[12] at SLICE_X91Y76 on AFF
		FDRE : deserializer_inst/FSM_sequential_state_reg[0]
			Placed cell: deserializer_inst/FSM_sequential_state_reg[0] at SLICE_X91Y73 on AFF
		FDRE : deserializer_inst/shift_reg_reg[18]
			Placed cell: deserializer_inst/shift_reg_reg[18] at SLICE_X111Y17 on AFF
		FDRE : deserializer_inst/ov_dout_reg[0]
			Placed cell: deserializer_inst/ov_dout_reg[0] at SLICE_X91Y74 on AFF
		FDRE : deserializer_inst/shift_reg_reg[6]
			Placed cell: deserializer_inst/shift_reg_reg[6] at SLICE_X111Y16 on AFF
		FDRE : deserializer_inst/ov_dout_reg[19]
			Placed cell: deserializer_inst/ov_dout_reg[19] at SLICE_X91Y71 on AFF
		FDRE : deserializer_inst/shift_reg_reg[23]
			Placed cell: deserializer_inst/shift_reg_reg[23] at SLICE_X111Y19 on AFF
		FDRE : deserializer_inst/shift_reg_reg[11]
			Placed cell: deserializer_inst/shift_reg_reg[11] at SLICE_X91Y72 on AFF
		FDRE : deserializer_inst/ov_dout_reg[8]
			Placed cell: deserializer_inst/ov_dout_reg[8] at SLICE_X111Y18 on AFF
		FDRE : deserializer_inst/ov_dout_reg[11]
			Placed cell: deserializer_inst/ov_dout_reg[11] at SLICE_X91Y70 on AFF
		FDRE : deserializer_inst/ov_dout_reg[23]
			Placed cell: deserializer_inst/ov_dout_reg[23] at SLICE_X111Y46 on AFF
		FDRE : deserializer_inst/FSM_sequential_state_reg[1]
			Placed cell: deserializer_inst/FSM_sequential_state_reg[1] at SLICE_X111Y45 on AFF
		FDRE : deserializer_inst/shift_reg_reg[19]
			Placed cell: deserializer_inst/shift_reg_reg[19] at SLICE_X111Y48 on AFF
		FDRE : deserializer_inst/shift_reg_reg[1]
			Placed cell: deserializer_inst/shift_reg_reg[1] at SLICE_X111Y47 on AFF
		FDRE : deserializer_inst/shift_reg_reg[20]
			Placed cell: deserializer_inst/shift_reg_reg[20] at SLICE_X91Y48 on AFF
		FDRE : deserializer_inst/shift_reg_reg[9]
			Placed cell: deserializer_inst/shift_reg_reg[9] at SLICE_X111Y42 on AFF
		FDRE : deserializer_inst/ov_dout_reg[18]
			Placed cell: deserializer_inst/ov_dout_reg[18] at SLICE_X91Y49 on AFF
		FDRE : deserializer_inst/shift_reg_reg[16]
			Placed cell: deserializer_inst/shift_reg_reg[16] at SLICE_X111Y41 on AFF
		FDRE : deserializer_inst/ov_dout_reg[10]
			Placed cell: deserializer_inst/ov_dout_reg[10] at SLICE_X91Y46 on AFF
		FDRE : deserializer_inst/ov_dout_reg[22]
			Placed cell: deserializer_inst/ov_dout_reg[22] at SLICE_X111Y44 on AFF
		FDRE : deserializer_inst/counter_reg[4]
			Placed cell: deserializer_inst/counter_reg[4] at SLICE_X91Y47 on AFF
		FDRE : deserializer_inst/ov_dout_reg[3]
			Placed cell: deserializer_inst/ov_dout_reg[3] at SLICE_X111Y43 on AFF
		FDRE : deserializer_inst/shift_reg_reg[0]
			Placed cell: deserializer_inst/shift_reg_reg[0] at SLICE_X91Y44 on AFF
		FDRE : deserializer_inst/shift_reg_reg[8]
			Placed cell: deserializer_inst/shift_reg_reg[8] at SLICE_X91Y45 on AFF
		FDRE : deserializer_inst/ov_dout_reg[17]
			Placed cell: deserializer_inst/ov_dout_reg[17] at SLICE_X91Y42 on AFF
		FDRE : deserializer_inst/shift_reg_reg[17]
			Placed cell: deserializer_inst/shift_reg_reg[17] at SLICE_X91Y43 on AFF
		FDRE : deserializer_inst/shift_reg_reg[21]
			Placed cell: deserializer_inst/shift_reg_reg[21] at SLICE_X91Y40 on AFF
		FDRE : deserializer_inst/ov_dout_reg[21]
			Placed cell: deserializer_inst/ov_dout_reg[21] at SLICE_X111Y49 on AFF
		FDRE : deserializer_inst/ov_dout_reg[2]
			Placed cell: deserializer_inst/ov_dout_reg[2] at SLICE_X91Y41 on AFF
		FDRE : deserializer_inst/shift_reg_reg[3]
			Placed cell: deserializer_inst/shift_reg_reg[3] at SLICE_X111Y40 on AFF
		FDRE : deserializer_inst/shift_reg_reg[14]
			Placed cell: deserializer_inst/shift_reg_reg[14] at SLICE_X84Y148 on AFF
		FDRE : deserializer_inst/ov_dout_reg[16]
			Placed cell: deserializer_inst/ov_dout_reg[16] at SLICE_X111Y35 on AFF
		FDRE : deserializer_inst/ov_dout_reg[20]
			Placed cell: deserializer_inst/ov_dout_reg[20] at SLICE_X84Y147 on AFF
		FDRE : deserializer_inst/counter_reg[2]
			Placed cell: deserializer_inst/counter_reg[2] at SLICE_X111Y34 on AFF
		FDRE : deserializer_inst/ov_dout_reg[5]
			Placed cell: deserializer_inst/ov_dout_reg[5] at SLICE_X84Y146 on AFF
		FDRE : deserializer_inst/shift_reg_reg[2]
			Placed cell: deserializer_inst/shift_reg_reg[2] at SLICE_X111Y37 on AFF
		FDRE : deserializer_inst/shift_reg_reg[15]
			Placed cell: deserializer_inst/shift_reg_reg[15] at SLICE_X84Y145 on AFF
		FDRE : deserializer_inst/ov_dout_reg[15]
			Placed cell: deserializer_inst/ov_dout_reg[15] at SLICE_X111Y36 on AFF
		FDRE : deserializer_inst/counter_reg[3]
			Placed cell: deserializer_inst/counter_reg[3] at SLICE_X91Y59 on AFF
		FDRE : deserializer_inst/ov_dout_reg[4]
			Placed cell: deserializer_inst/ov_dout_reg[4] at SLICE_X111Y31 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[4]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[4] at SLICE_X111Y30 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[18]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[18] at SLICE_X91Y57 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[8]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[8] at SLICE_X111Y33 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[14]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[14] at SLICE_X84Y149 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[10]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[10] at SLICE_X91Y58 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[22]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[22] at SLICE_X111Y32 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[3]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[3] at SLICE_X91Y55 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[17]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[17] at SLICE_X91Y56 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[7]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[7] at SLICE_X91Y53 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[13]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[13] at SLICE_X91Y54 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[21]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[21] at SLICE_X91Y51 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[2]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[2] at SLICE_X111Y39 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[16]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[16] at SLICE_X91Y52 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[6]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[6] at SLICE_X111Y38 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[12]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[12] at SLICE_X91Y50 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[20]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[20] at SLICE_X111Y68 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[0]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[0] at SLICE_X111Y67 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[19]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[19] at SLICE_X91Y28 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[1]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[1] at SLICE_X111Y69 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[15]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[15] at SLICE_X91Y29 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[5]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[5] at SLICE_X111Y64 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[23]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[23] at SLICE_X91Y26 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[11]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[11] at SLICE_X111Y63 on AFF
		FDRE : fir_filter_inst/tap_inst/ov_sum_reg[9]
			Placed cell: fir_filter_inst/tap_inst/ov_sum_reg[9] at SLICE_X91Y27 on AFF
	Placing RAMB18E1 cells...
		RAMB18E1 : fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg
			Placed cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg at RAMB18_X5Y19 on RAMB18E1
		RAMB18E1 : fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
			Placed cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg at RAMB18_X5Y11 on RAMB18E1

Printing sites in occupiedPlacements... (307)
	SLICE_X57Y129, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/FSM_sequential_state[0]_i_1__0(BEL: A6LUT)
	SLICE_X57Y127, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/sample_re_addr[2]_i_1(BEL: A6LUT)
	SLICE_X64Y89, SLICEL
		BEL: CARRY4, Cell: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1(BEL: CARRY4)
	SLICE_X57Y128, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/weight_re_addr[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X64Y88, SLICEL
		BEL: CARRY4, Cell: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1(BEL: CARRY4)
	SLICE_X57Y125, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/weight_re_addr[2]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y126, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/weight_re_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	RAMB18_X5Y19, RAMB18E1
		BEL: RAMB18E1, Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg(BEL: RAMB18E1)
	SLICE_X57Y123, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/o_ready_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y124, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/sample_re_addr[1]_i_1(BEL: A6LUT)
	SLICE_X57Y121, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/FSM_sequential_state[0]_i_2__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y122, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sum_rst_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y120, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[3]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	RAMB18_X5Y11, RAMB18E1
		BEL: RAMB18E1, Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg(BEL: RAMB18E1)
	SLICE_X64Y87, SLICEL
		BEL: CARRY4, Cell: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2(BEL: CARRY4)
	SLICE_X84Y100, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[8]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y118, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y119, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[3]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y97, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/sample_re_addr[3]_i_1(BEL: A6LUT)
	SLICE_X57Y116, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[3]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y96, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/FSM_sequential_state[0]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y117, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/weight_re_addr[3]_i_1(BEL: A6LUT)
	SLICE_X111Y99, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/FSM_sequential_state[1]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y114, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/weight_re_addr[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y98, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[5]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y115, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/sample_wr_addr[4]_i_1(BEL: A6LUT)
	SLICE_X57Y112, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/weight_re_addr[4]_i_1(BEL: A6LUT)
	SLICE_X57Y113, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_wr_addr[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y110, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[5]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y111, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[5]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y93, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/weight_re_addr[5]_i_1(BEL: A6LUT)
	SLICE_X111Y92, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_wr_addr[2]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y95, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_re_addr[4]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y94, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/ov_dout[23]_i_1__0(BEL: A6LUT)
	SLICE_X111Y91, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/o_dout_valid_i_1__1(BEL: A6LUT)
	SLICE_X111Y90, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_wr_addr[3]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y109, SLICEL
		BEL: A6LUT, Cell: fir_filter_inst/sample_wr_addr[5]_i_1(BEL: A6LUT)
	SLICE_X57Y107, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/sample_wr_addr[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y108, SLICEL
		BEL: A5LUT, Cell: serializer_inst/FSM_sequential_state[0]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y105, SLICEL
		BEL: A6LUT, Cell: serializer_inst/counter[3]_i_1(BEL: A6LUT)
	SLICE_X57Y106, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y103, SLICEL
		BEL: A5LUT, Cell: serializer_inst/o_ready_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y104, SLICEL
		BEL: A6LUT, Cell: serializer_inst/counter[4]_i_2(BEL: A6LUT)
	SLICE_X57Y101, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[4]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y102, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[23]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y100, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[23]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X64Y90, SLICEL
		BEL: CARRY4, Cell: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1(BEL: CARRY4)
	SLICE_X64Y92, SLICEL
		BEL: CARRY4, Cell: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1(BEL: CARRY4)
	SLICE_X64Y91, SLICEL
		BEL: CARRY4, Cell: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1(BEL: CARRY4)
	SLICE_X84Y137, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[8]_i_5(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y136, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[8]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y135, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[8]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y134, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y139, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y138, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y140, SLICEL
		BEL: AFF, Cell: fir_filter_inst/o_dout_valid_reg(BEL: AFF)
	SLICE_X84Y144, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_wr_addr_reg[3](BEL: AFF)
	SLICE_X84Y143, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[18](BEL: AFF)
	SLICE_X84Y142, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[14](BEL: AFF)
	SLICE_X84Y141, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_re_addr_reg[0](BEL: AFF)
	SLICE_X84Y126, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[10](BEL: AFF)
	SLICE_X84Y125, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[22](BEL: AFF)
	SLICE_X84Y124, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[7](BEL: AFF)
	SLICE_X84Y123, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_addr_reg[2](BEL: AFF)
	SLICE_X84Y129, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_re_addr_reg[4](BEL: AFF)
	SLICE_X84Y128, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[3](BEL: AFF)
	SLICE_X84Y127, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_wr_addr_reg[2](BEL: AFF)
	SLICE_X61Y0, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[13](BEL: AFF)
	SLICE_X84Y133, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[17](BEL: AFF)
	SLICE_X84Y132, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_re_addr_reg[3](BEL: AFF)
	SLICE_X61Y2, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[6](BEL: AFF)
	SLICE_X84Y131, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[21](BEL: AFF)
	SLICE_X61Y1, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[2](BEL: AFF)
	SLICE_X84Y130, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_addr_reg[3](BEL: AFF)
	SLICE_X61Y4, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_wr_addr_reg[1](BEL: AFF)
	SLICE_X84Y115, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[1](BEL: AFF)
	SLICE_X61Y3, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_re_addr_reg[2](BEL: AFF)
	SLICE_X84Y114, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_reg(BEL: AFF)
	SLICE_X61Y6, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[16](BEL: AFF)
	SLICE_X84Y113, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_wr_addr_reg[5](BEL: AFF)
	SLICE_X61Y5, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[9](BEL: AFF)
	SLICE_X84Y112, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[20](BEL: AFF)
	SLICE_X61Y8, SLICEL
		BEL: AFF, Cell: fir_filter_inst/o_ready_reg(BEL: AFF)
	SLICE_X84Y119, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_addr_reg[4](BEL: AFF)
	SLICE_X57Y149, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[23]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X61Y7, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[5](BEL: AFF)
	SLICE_X84Y118, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[12](BEL: AFF)
	SLICE_X84Y117, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_addr_reg[0](BEL: AFF)
	SLICE_X57Y147, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[0]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X61Y9, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[0](BEL: AFF)
	SLICE_X84Y116, SLICEL
		BEL: AFF, Cell: fir_filter_inst/FSM_sequential_state_reg[0](BEL: AFF)
	SLICE_X57Y148, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[8]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y88, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sum_rst_reg(BEL: AFF)
	SLICE_X39Y100, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[2]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y145, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[15]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y89, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_wr_addr_reg[0](BEL: AFF)
	SLICE_X57Y146, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[3]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y86, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[19](BEL: AFF)
	SLICE_X39Y102, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y143, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[9]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y87, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[15](BEL: AFF)
	SLICE_X39Y101, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[6]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y144, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[1]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y84, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_re_addr_reg[1](BEL: AFF)
	SLICE_X39Y104, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[13]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y141, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[16]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y85, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_wr_addr_reg[4](BEL: AFF)
	SLICE_X39Y103, SLICEL
		BEL: A5LUT, Cell: serializer_inst/FSM_sequential_state[1]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y142, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[10]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y82, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[8](BEL: AFF)
	SLICE_X39Y106, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[18]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y83, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_addr_reg[5](BEL: AFF)
	SLICE_X39Y105, SLICEL
		BEL: A5LUT, Cell: serializer_inst/FSM_sequential_state[1]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y140, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[21]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y80, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[11](BEL: AFF)
	SLICE_X39Y108, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[19]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y81, SLICEL
		BEL: AFF, Cell: fir_filter_inst/sample_re_addr_reg[5](BEL: AFF)
	SLICE_X39Y107, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[12]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y109, SLICEL
		BEL: A5LUT, Cell: serializer_inst/o_dout_valid_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y122, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[23](BEL: AFF)
	SLICE_X84Y121, SLICEL
		BEL: AFF, Cell: fir_filter_inst/ov_dout_reg[4](BEL: AFF)
	SLICE_X84Y120, SLICEL
		BEL: AFF, Cell: fir_filter_inst/weight_re_addr_reg[1](BEL: AFF)
	SLICE_X84Y104, SLICEL
		BEL: AFF, Cell: fir_filter_inst/FSM_sequential_state_reg[1](BEL: AFF)
	SLICE_X84Y103, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[1](BEL: AFF)
	SLICE_X84Y102, SLICEL
		BEL: AFF, Cell: serializer_inst/o_dout_valid_reg(BEL: AFF)
	SLICE_X84Y101, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[20](BEL: AFF)
	SLICE_X84Y108, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[9](BEL: AFF)
	SLICE_X57Y138, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[5]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y107, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[5](BEL: AFF)
	SLICE_X57Y139, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[20]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y106, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[16](BEL: AFF)
	SLICE_X57Y136, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[14]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y105, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[12](BEL: AFF)
	SLICE_X57Y137, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[22]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y99, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[0](BEL: AFF)
	SLICE_X57Y134, SLICEL
		BEL: A6LUT, Cell: serializer_inst/counter[2]_i_1__0(BEL: A6LUT)
	SLICE_X57Y135, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[11]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y97, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[4](BEL: AFF)
	SLICE_X57Y132, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[4]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y98, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[0](BEL: AFF)
	SLICE_X84Y109, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[4](BEL: AFF)
	SLICE_X57Y133, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[17]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y95, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[8](BEL: AFF)
	SLICE_X57Y130, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[7]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y96, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[17](BEL: AFF)
	SLICE_X57Y131, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[4]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y93, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[13](BEL: AFF)
	SLICE_X91Y94, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[21](BEL: AFF)
	SLICE_X91Y91, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[1](BEL: AFF)
	SLICE_X91Y92, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[3](BEL: AFF)
	SLICE_X91Y90, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[7](BEL: AFF)
	SLICE_X84Y111, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[14](BEL: AFF)
	SLICE_X84Y110, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[22](BEL: AFF)
	SLICE_X111Y24, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[10](BEL: AFF)
	SLICE_X87Y1, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/ov_dout[23]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y23, SLICEL
		BEL: AFF, Cell: serializer_inst/o_ready_reg(BEL: AFF)
	SLICE_X87Y2, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[8]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y26, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[2](BEL: AFF)
	SLICE_X111Y25, SLICEL
		BEL: AFF, Cell: serializer_inst/FSM_sequential_state_reg[0](BEL: AFF)
	SLICE_X87Y0, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[13]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y20, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[18](BEL: AFF)
	SLICE_X87Y5, SLICEL
		BEL: A6LUT, Cell: deserializer_inst/ov_dout[23]_i_1(BEL: A6LUT)
	SLICE_X87Y6, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[18]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y22, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[6](BEL: AFF)
	SLICE_X91Y68, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[2](BEL: AFF)
	SLICE_X87Y3, SLICEL
		BEL: A6LUT, Cell: deserializer_inst/shift_reg[23]_i_1__0(BEL: A6LUT)
	SLICE_X39Y120, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[1]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y21, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[23](BEL: AFF)
	SLICE_X91Y69, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[15](BEL: AFF)
	SLICE_X87Y4, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/FSM_sequential_state[0]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y66, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[11](BEL: AFF)
	SLICE_X87Y9, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[5]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y122, SLICEL
		BEL: A6LUT, Cell: deserializer_inst/FSM_sequential_state[0]_i_1(BEL: A6LUT)
	SLICE_X91Y67, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[3](BEL: AFF)
	SLICE_X39Y121, SLICEL
		BEL: A6LUT, Cell: deserializer_inst/counter[1]_i_1(BEL: A6LUT)
	SLICE_X91Y64, SLICEL
		BEL: AFF, Cell: serializer_inst/FSM_sequential_state_reg[1](BEL: AFF)
	SLICE_X87Y7, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[14]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y124, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[9]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y65, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[19](BEL: AFF)
	SLICE_X87Y8, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[4]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y123, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/o_dout_valid_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y28, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[5](BEL: AFF)
	SLICE_X91Y62, SLICEL
		BEL: AFF, Cell: deserializer_inst/o_dout_valid_reg(BEL: AFF)
	SLICE_X39Y126, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[17]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y27, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[12](BEL: AFF)
	SLICE_X91Y63, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[14](BEL: AFF)
	SLICE_X39Y125, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[10]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y60, SLICEL
		BEL: AFF, Cell: deserializer_inst/counter_reg[0](BEL: AFF)
	SLICE_X39Y128, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[22]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y29, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[4](BEL: AFF)
	SLICE_X91Y61, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[7](BEL: AFF)
	SLICE_X39Y127, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[2]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y129, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[6]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y13, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[13](BEL: AFF)
	SLICE_X111Y12, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[13](BEL: AFF)
	SLICE_X111Y15, SLICEL
		BEL: AFF, Cell: deserializer_inst/counter_reg[1](BEL: AFF)
	SLICE_X111Y14, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[6](BEL: AFF)
	SLICE_X111Y11, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[7](BEL: AFF)
	SLICE_X91Y79, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[1](BEL: AFF)
	SLICE_X111Y10, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[22](BEL: AFF)
	SLICE_X91Y77, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[10](BEL: AFF)
	SLICE_X39Y111, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[21]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y78, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[9](BEL: AFF)
	SLICE_X39Y110, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/o_ready_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y75, SLICEL
		BEL: AFF, Cell: deserializer_inst/o_ready_reg(BEL: AFF)
	SLICE_X39Y113, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[4]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y76, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[12](BEL: AFF)
	SLICE_X39Y112, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[15]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y17, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[18](BEL: AFF)
	SLICE_X91Y73, SLICEL
		BEL: AFF, Cell: deserializer_inst/FSM_sequential_state_reg[0](BEL: AFF)
	SLICE_X39Y115, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[3]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y16, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[6](BEL: AFF)
	SLICE_X91Y74, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[0](BEL: AFF)
	SLICE_X39Y114, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[11]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y19, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[23](BEL: AFF)
	SLICE_X91Y71, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[19](BEL: AFF)
	SLICE_X39Y117, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[16]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y18, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[8](BEL: AFF)
	SLICE_X91Y72, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[11](BEL: AFF)
	SLICE_X39Y116, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[2]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y119, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[2]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y70, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[11](BEL: AFF)
	SLICE_X39Y118, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[3]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y46, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[23](BEL: AFF)
	SLICE_X111Y45, SLICEL
		BEL: AFF, Cell: deserializer_inst/FSM_sequential_state_reg[1](BEL: AFF)
	SLICE_X111Y48, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[19](BEL: AFF)
	SLICE_X111Y47, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[1](BEL: AFF)
	SLICE_X111Y42, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[9](BEL: AFF)
	SLICE_X91Y48, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[20](BEL: AFF)
	SLICE_X39Y140, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[20]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y41, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[16](BEL: AFF)
	SLICE_X91Y49, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[18](BEL: AFF)
	SLICE_X111Y44, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[22](BEL: AFF)
	SLICE_X91Y46, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[10](BEL: AFF)
	SLICE_X39Y142, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[4]_i_2__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y43, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[3](BEL: AFF)
	SLICE_X91Y47, SLICEL
		BEL: AFF, Cell: deserializer_inst/counter_reg[4](BEL: AFF)
	SLICE_X39Y141, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/counter[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y44, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[0](BEL: AFF)
	SLICE_X39Y144, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/FSM_sequential_state[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y45, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[8](BEL: AFF)
	SLICE_X39Y143, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[7]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y42, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[17](BEL: AFF)
	SLICE_X39Y146, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[23]_i_2__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y43, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[17](BEL: AFF)
	SLICE_X39Y145, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[12]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y40, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[21](BEL: AFF)
	SLICE_X39Y148, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[0]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y41, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[2](BEL: AFF)
	SLICE_X111Y49, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[21](BEL: AFF)
	SLICE_X39Y147, SLICEL
		BEL: A5LUT, Cell: deserializer_inst/shift_reg[19]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y149, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[4]_i_5(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y40, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[3](BEL: AFF)
	SLICE_X74Y0, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[4]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y35, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[16](BEL: AFF)
	SLICE_X84Y148, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[14](BEL: AFF)
	SLICE_X74Y3, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[12]_i_5(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y34, SLICEL
		BEL: AFF, Cell: deserializer_inst/counter_reg[2](BEL: AFF)
	SLICE_X84Y147, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[20](BEL: AFF)
	SLICE_X74Y4, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[12]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y37, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[2](BEL: AFF)
	SLICE_X84Y146, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[5](BEL: AFF)
	SLICE_X74Y1, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[20]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y36, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[15](BEL: AFF)
	SLICE_X84Y145, SLICEL
		BEL: AFF, Cell: deserializer_inst/shift_reg_reg[15](BEL: AFF)
	SLICE_X74Y2, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[20]_i_5(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y31, SLICEL
		BEL: AFF, Cell: deserializer_inst/ov_dout_reg[4](BEL: AFF)
	SLICE_X91Y59, SLICEL
		BEL: AFF, Cell: deserializer_inst/counter_reg[3](BEL: AFF)
	SLICE_X74Y7, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[12]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y30, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[4](BEL: AFF)
	SLICE_X74Y8, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[20]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y33, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[8](BEL: AFF)
	SLICE_X91Y57, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[18](BEL: AFF)
	SLICE_X74Y5, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[20]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y131, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[12]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y32, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[22](BEL: AFF)
	SLICE_X91Y58, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[10](BEL: AFF)
	SLICE_X84Y149, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[14](BEL: AFF)
	SLICE_X74Y6, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[4]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y130, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[4]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y55, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[3](BEL: AFF)
	SLICE_X39Y133, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[16]_i_5(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y56, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[17](BEL: AFF)
	SLICE_X39Y132, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y53, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[7](BEL: AFF)
	SLICE_X74Y9, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[0]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y135, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[0]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y54, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[13](BEL: AFF)
	SLICE_X39Y134, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[16]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y39, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[2](BEL: AFF)
	SLICE_X91Y51, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[21](BEL: AFF)
	SLICE_X39Y137, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[0]_i_5(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y38, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[6](BEL: AFF)
	SLICE_X91Y52, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[16](BEL: AFF)
	SLICE_X39Y136, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[0]_i_6(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y139, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[16]_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y50, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[12](BEL: AFF)
	SLICE_X39Y138, SLICEL
		BEL: A5LUT, Cell: fir_filter_inst/tap_inst/ov_sum[16]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y68, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[20](BEL: AFF)
	SLICE_X111Y67, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[0](BEL: AFF)
	SLICE_X91Y28, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[19](BEL: AFF)
	SLICE_X91Y29, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[15](BEL: AFF)
	SLICE_X111Y69, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[1](BEL: AFF)
	SLICE_X91Y26, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[23](BEL: AFF)
	SLICE_X111Y64, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[5](BEL: AFF)
	SLICE_X91Y27, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[9](BEL: AFF)
	SLICE_X111Y63, SLICEL
		BEL: AFF, Cell: fir_filter_inst/tap_inst/ov_sum_reg[11](BEL: AFF)

Beginning Intra-Routing...
	ROUTED siteName: SLICE_X57Y129
		cellName: fir_filter_inst/FSM_sequential_state[0]_i_1__0 cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X64Y89
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1 cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1 cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1 cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1 cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1 cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	ROUTED siteName: SLICE_X57Y127
		cellName: fir_filter_inst/sample_re_addr[2]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X64Y88
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1 cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1 cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1 cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1 cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1 cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	ROUTED siteName: SLICE_X57Y128
		cellName: fir_filter_inst/weight_re_addr[1]_i_1    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y125
		cellName: fir_filter_inst/weight_re_addr[2]_i_1    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y126
		cellName: fir_filter_inst/weight_re_i_1            cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y123
		cellName: fir_filter_inst/o_ready_i_1              cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: RAMB18_X5Y19
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg cellType: RAMB18E1   BELName: RAMB18E1   BELType: RAMB18E1_RAMB18E1
	ROUTED siteName: SLICE_X57Y124
		cellName: fir_filter_inst/sample_re_addr[1]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y121
		cellName: fir_filter_inst/FSM_sequential_state[0]_i_2__0 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y122
		cellName: fir_filter_inst/sum_rst_i_1              cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y120
		cellName: fir_filter_inst/sample_re_addr[3]_i_4    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: RAMB18_X5Y11
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg cellType: RAMB18E1   BELName: RAMB18E1   BELType: RAMB18E1_RAMB18E1
	ROUTED siteName: SLICE_X64Y87
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2 cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2 cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2 cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2 cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2 cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	ROUTED siteName: SLICE_X84Y100
		cellName: fir_filter_inst/tap_inst/ov_sum[8]_i_4   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y118
		cellName: fir_filter_inst/sample_re_addr[0]_i_1    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y119
		cellName: fir_filter_inst/sample_re_addr[3]_i_2    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y116
		cellName: fir_filter_inst/sample_re_addr[3]_i_3    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y97
		cellName: fir_filter_inst/sample_re_addr[3]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y117
		cellName: fir_filter_inst/weight_re_addr[3]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y96
		cellName: fir_filter_inst/FSM_sequential_state[0]_i_3 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y114
		cellName: fir_filter_inst/weight_re_addr[0]_i_1    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y99
		cellName: fir_filter_inst/FSM_sequential_state[1]_i_1__0 cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y115
		cellName: fir_filter_inst/sample_wr_addr[4]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y98
		cellName: fir_filter_inst/sample_re_addr[5]_i_1    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y112
		cellName: fir_filter_inst/weight_re_addr[4]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y113
		cellName: fir_filter_inst/sample_wr_addr[1]_i_1    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y110
		cellName: fir_filter_inst/sample_re_addr[5]_i_3    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y111
		cellName: fir_filter_inst/sample_re_addr[5]_i_2    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y93
		cellName: fir_filter_inst/weight_re_addr[5]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y92
		cellName: fir_filter_inst/sample_wr_addr[2]_i_1    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y95
		cellName: fir_filter_inst/sample_re_addr[4]_i_1    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y94
		cellName: fir_filter_inst/ov_dout[23]_i_1__0       cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y91
		cellName: fir_filter_inst/o_dout_valid_i_1__1      cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y90
		cellName: fir_filter_inst/sample_wr_addr[3]_i_1    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y109
		cellName: fir_filter_inst/sample_wr_addr[5]_i_1    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y107
		cellName: fir_filter_inst/sample_wr_addr[0]_i_1    cellType: LUT1       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y108
		cellName: serializer_inst/FSM_sequential_state[0]_i_1__1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y105
		cellName: serializer_inst/counter[3]_i_1           cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y106
		cellName: serializer_inst/shift_reg[1]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y103
		cellName: serializer_inst/o_ready_i_1__0           cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y104
		cellName: serializer_inst/counter[4]_i_2           cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y101
		cellName: serializer_inst/counter[4]_i_1           cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y102
		cellName: serializer_inst/shift_reg[23]_i_3        cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y100
		cellName: serializer_inst/shift_reg[23]_i_2        cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: ILOGIC_X1Y141
		Null!
	ROUTED siteName: ILOGIC_X1Y142
		Null!
	ROUTED siteName: ILOGIC_X1Y135
		Null!
	ROUTED siteName: ILOGIC_X1Y136
		Null!
	ROUTED siteName: ILOGIC_X1Y131
		Null!
	ROUTED siteName: OLOGIC_X1Y88
		Null!
	ROUTED siteName: OLOGIC_X1Y87
		Null!
	ROUTED siteName: SLICE_X64Y90
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1 cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1 cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1 cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1 cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1 cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	ROUTED siteName: SLICE_X64Y92
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1 cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1 cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1 cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1 cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1 cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	ROUTED siteName: SLICE_X64Y91
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1 cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1 cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1 cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1 cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1 cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	ROUTED siteName: SLICE_X84Y137
		cellName: fir_filter_inst/tap_inst/ov_sum[8]_i_5   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y136
		cellName: fir_filter_inst/tap_inst/ov_sum[8]_i_2   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y135
		cellName: fir_filter_inst/tap_inst/ov_sum[8]_i_3   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y134
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y139
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y138
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: ILOGIC_X1Y124
		Null!
	ROUTED siteName: SLICE_X84Y140
		cellName: fir_filter_inst/o_dout_valid_reg         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y144
		cellName: fir_filter_inst/sample_wr_addr_reg[3]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y143
		cellName: fir_filter_inst/ov_dout_reg[18]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y142
		cellName: fir_filter_inst/ov_dout_reg[14]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y141
		cellName: fir_filter_inst/sample_re_addr_reg[0]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y126
		cellName: fir_filter_inst/ov_dout_reg[10]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y125
		cellName: fir_filter_inst/ov_dout_reg[22]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y124
		cellName: fir_filter_inst/ov_dout_reg[7]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y123
		cellName: fir_filter_inst/weight_re_addr_reg[2]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y129
		cellName: fir_filter_inst/sample_re_addr_reg[4]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y128
		cellName: fir_filter_inst/ov_dout_reg[3]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y127
		cellName: fir_filter_inst/sample_wr_addr_reg[2]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y133
		cellName: fir_filter_inst/ov_dout_reg[17]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y0
		cellName: fir_filter_inst/ov_dout_reg[13]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y132
		cellName: fir_filter_inst/sample_re_addr_reg[3]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y131
		cellName: fir_filter_inst/ov_dout_reg[21]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y2
		cellName: fir_filter_inst/ov_dout_reg[6]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y130
		cellName: fir_filter_inst/weight_re_addr_reg[3]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y1
		cellName: fir_filter_inst/ov_dout_reg[2]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y115
		cellName: fir_filter_inst/ov_dout_reg[1]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y4
		cellName: fir_filter_inst/sample_wr_addr_reg[1]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y114
		cellName: fir_filter_inst/weight_re_reg            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y3
		cellName: fir_filter_inst/sample_re_addr_reg[2]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y113
		cellName: fir_filter_inst/sample_wr_addr_reg[5]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y6
		cellName: fir_filter_inst/ov_dout_reg[16]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y112
		cellName: fir_filter_inst/ov_dout_reg[20]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y5
		cellName: fir_filter_inst/ov_dout_reg[9]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y149
		cellName: serializer_inst/shift_reg[23]_i_1        cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y119
		cellName: fir_filter_inst/weight_re_addr_reg[4]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y8
		cellName: fir_filter_inst/o_ready_reg              cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y118
		cellName: fir_filter_inst/ov_dout_reg[12]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y7
		cellName: fir_filter_inst/ov_dout_reg[5]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y147
		cellName: serializer_inst/counter[0]_i_1__0        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y117
		cellName: fir_filter_inst/weight_re_addr_reg[0]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y148
		cellName: serializer_inst/shift_reg[8]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y116
		cellName: fir_filter_inst/FSM_sequential_state_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y9
		cellName: fir_filter_inst/ov_dout_reg[0]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y145
		cellName: serializer_inst/shift_reg[15]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y100
		cellName: serializer_inst/shift_reg[2]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y88
		cellName: fir_filter_inst/sum_rst_reg              cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y146
		cellName: serializer_inst/shift_reg[3]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y89
		cellName: fir_filter_inst/sample_wr_addr_reg[0]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y143
		cellName: serializer_inst/shift_reg[9]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y102
		cellName: serializer_inst/shift_reg[0]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y86
		cellName: fir_filter_inst/ov_dout_reg[19]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y144
		cellName: serializer_inst/counter[1]_i_1__0        cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y101
		cellName: serializer_inst/shift_reg[6]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y87
		cellName: fir_filter_inst/ov_dout_reg[15]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y141
		cellName: serializer_inst/shift_reg[16]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y104
		cellName: serializer_inst/shift_reg[13]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y84
		cellName: fir_filter_inst/sample_re_addr_reg[1]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y142
		cellName: serializer_inst/shift_reg[10]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y103
		cellName: serializer_inst/FSM_sequential_state[1]_i_1__1 cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y85
		cellName: fir_filter_inst/sample_wr_addr_reg[4]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y106
		cellName: serializer_inst/shift_reg[18]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y82
		cellName: fir_filter_inst/ov_dout_reg[8]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y140
		cellName: serializer_inst/shift_reg[21]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y105
		cellName: serializer_inst/FSM_sequential_state[1]_i_2 cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y83
		cellName: fir_filter_inst/weight_re_addr_reg[5]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y108
		cellName: serializer_inst/shift_reg[19]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y80
		cellName: fir_filter_inst/ov_dout_reg[11]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y107
		cellName: serializer_inst/shift_reg[12]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y81
		cellName: fir_filter_inst/sample_re_addr_reg[5]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y109
		cellName: serializer_inst/o_dout_valid_i_1         cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y122
		cellName: fir_filter_inst/ov_dout_reg[23]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y121
		cellName: fir_filter_inst/ov_dout_reg[4]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y120
		cellName: fir_filter_inst/weight_re_addr_reg[1]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y104
		cellName: fir_filter_inst/FSM_sequential_state_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y103
		cellName: serializer_inst/shift_reg_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y102
		cellName: serializer_inst/o_dout_valid_reg         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y101
		cellName: serializer_inst/shift_reg_reg[20]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y138
		cellName: serializer_inst/shift_reg[5]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y108
		cellName: serializer_inst/shift_reg_reg[9]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y139
		cellName: serializer_inst/shift_reg[20]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y107
		cellName: serializer_inst/shift_reg_reg[5]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y136
		cellName: serializer_inst/shift_reg[14]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y106
		cellName: serializer_inst/shift_reg_reg[16]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y137
		cellName: serializer_inst/shift_reg[22]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y105
		cellName: serializer_inst/shift_reg_reg[12]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y134
		cellName: serializer_inst/counter[2]_i_1__0        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y99
		cellName: serializer_inst/counter_reg[0]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y135
		cellName: serializer_inst/shift_reg[11]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y132
		cellName: serializer_inst/shift_reg[4]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y97
		cellName: serializer_inst/counter_reg[4]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y133
		cellName: serializer_inst/shift_reg[17]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y109
		cellName: serializer_inst/shift_reg_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y98
		cellName: serializer_inst/shift_reg_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y130
		cellName: serializer_inst/shift_reg[7]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y95
		cellName: serializer_inst/shift_reg_reg[8]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y131
		cellName: deserializer_inst/shift_reg[4]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y96
		cellName: serializer_inst/shift_reg_reg[17]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y93
		cellName: serializer_inst/shift_reg_reg[13]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y94
		cellName: serializer_inst/shift_reg_reg[21]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y91
		cellName: serializer_inst/counter_reg[1]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y92
		cellName: serializer_inst/shift_reg_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y90
		cellName: serializer_inst/shift_reg_reg[7]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y111
		cellName: serializer_inst/shift_reg_reg[14]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y110
		cellName: serializer_inst/shift_reg_reg[22]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y1
		cellName: deserializer_inst/ov_dout[23]_i_2        cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y24
		cellName: serializer_inst/shift_reg_reg[10]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: IOB_X1Y142
		cellName: i_din_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_din                                    cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: SLICE_X87Y2
		cellName: deserializer_inst/shift_reg[8]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y23
		cellName: serializer_inst/o_ready_reg              cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: IOB_X1Y141
		cellName: i_din_valid_IBUF_inst                    cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_din_valid                              cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: SLICE_X111Y26
		cellName: serializer_inst/counter_reg[2]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y0
		cellName: deserializer_inst/shift_reg[13]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y25
		cellName: serializer_inst/FSM_sequential_state_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y5
		cellName: deserializer_inst/ov_dout[23]_i_1        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y20
		cellName: serializer_inst/shift_reg_reg[18]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y6
		cellName: deserializer_inst/shift_reg[18]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y120
		cellName: deserializer_inst/shift_reg[1]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y3
		cellName: deserializer_inst/shift_reg[23]_i_1__0   cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y68
		cellName: serializer_inst/shift_reg_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y22
		cellName: serializer_inst/shift_reg_reg[6]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y4
		cellName: deserializer_inst/FSM_sequential_state[0]_i_2 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y69
		cellName: serializer_inst/shift_reg_reg[15]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y21
		cellName: serializer_inst/shift_reg_reg[23]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y122
		cellName: deserializer_inst/FSM_sequential_state[0]_i_1 cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X87Y9
		cellName: deserializer_inst/shift_reg[5]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y66
		cellName: serializer_inst/shift_reg_reg[11]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y121
		cellName: deserializer_inst/counter[1]_i_1         cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y67
		cellName: serializer_inst/counter_reg[3]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y124
		cellName: deserializer_inst/shift_reg[9]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y7
		cellName: deserializer_inst/shift_reg[14]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y64
		cellName: serializer_inst/FSM_sequential_state_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y123
		cellName: deserializer_inst/o_dout_valid_i_1__0    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y8
		cellName: deserializer_inst/counter[4]_i_1__0      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y65
		cellName: serializer_inst/shift_reg_reg[19]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y126
		cellName: deserializer_inst/shift_reg[17]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y62
		cellName: deserializer_inst/o_dout_valid_reg       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y28
		cellName: deserializer_inst/shift_reg_reg[5]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y125
		cellName: deserializer_inst/shift_reg[10]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y63
		cellName: deserializer_inst/ov_dout_reg[14]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y27
		cellName: deserializer_inst/shift_reg_reg[12]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y128
		cellName: deserializer_inst/shift_reg[22]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y60
		cellName: deserializer_inst/counter_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y127
		cellName: deserializer_inst/shift_reg[2]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y61
		cellName: deserializer_inst/ov_dout_reg[7]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y29
		cellName: deserializer_inst/shift_reg_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y129
		cellName: deserializer_inst/shift_reg[6]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: IOB_X1Y88
		cellName: o_dout_valid                             cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_dout_valid_OBUF_inst                   cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: IOB_X1Y87
		cellName: o_dout                                   cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_dout_OBUF_inst                         cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: SLICE_X111Y13
		cellName: deserializer_inst/ov_dout_reg[13]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y12
		cellName: deserializer_inst/shift_reg_reg[13]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y15
		cellName: deserializer_inst/counter_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y14
		cellName: deserializer_inst/ov_dout_reg[6]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y79
		cellName: deserializer_inst/ov_dout_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y11
		cellName: deserializer_inst/shift_reg_reg[7]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y10
		cellName: deserializer_inst/shift_reg_reg[22]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y111
		cellName: deserializer_inst/shift_reg[21]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y77
		cellName: deserializer_inst/shift_reg_reg[10]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y110
		cellName: deserializer_inst/o_ready_i_1__1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y78
		cellName: deserializer_inst/ov_dout_reg[9]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y113
		cellName: deserializer_inst/counter[4]_i_3         cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y75
		cellName: deserializer_inst/o_ready_reg            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y112
		cellName: deserializer_inst/shift_reg[15]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y76
		cellName: deserializer_inst/ov_dout_reg[12]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y115
		cellName: deserializer_inst/counter[3]_i_1__0      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y73
		cellName: deserializer_inst/FSM_sequential_state_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y17
		cellName: deserializer_inst/shift_reg_reg[18]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y114
		cellName: deserializer_inst/shift_reg[11]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y74
		cellName: deserializer_inst/ov_dout_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y16
		cellName: deserializer_inst/shift_reg_reg[6]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y117
		cellName: deserializer_inst/shift_reg[16]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y71
		cellName: deserializer_inst/ov_dout_reg[19]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y19
		cellName: deserializer_inst/shift_reg_reg[23]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y116
		cellName: deserializer_inst/counter[2]_i_2         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y72
		cellName: deserializer_inst/shift_reg_reg[11]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y18
		cellName: deserializer_inst/ov_dout_reg[8]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y119
		cellName: deserializer_inst/counter[2]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y118
		cellName: deserializer_inst/shift_reg[3]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y70
		cellName: deserializer_inst/ov_dout_reg[11]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y46
		cellName: deserializer_inst/ov_dout_reg[23]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y45
		cellName: deserializer_inst/FSM_sequential_state_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y48
		cellName: deserializer_inst/shift_reg_reg[19]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y47
		cellName: deserializer_inst/shift_reg_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y140
		cellName: deserializer_inst/shift_reg[20]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y48
		cellName: deserializer_inst/shift_reg_reg[20]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y42
		cellName: deserializer_inst/shift_reg_reg[9]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y49
		cellName: deserializer_inst/ov_dout_reg[18]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y41
		cellName: deserializer_inst/shift_reg_reg[16]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y142
		cellName: deserializer_inst/counter[4]_i_2__0      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y46
		cellName: deserializer_inst/ov_dout_reg[10]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y44
		cellName: deserializer_inst/ov_dout_reg[22]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y141
		cellName: deserializer_inst/counter[0]_i_1         cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y47
		cellName: deserializer_inst/counter_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y43
		cellName: deserializer_inst/ov_dout_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y144
		cellName: deserializer_inst/FSM_sequential_state[1]_i_1 cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y44
		cellName: deserializer_inst/shift_reg_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y143
		cellName: deserializer_inst/shift_reg[7]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y45
		cellName: deserializer_inst/shift_reg_reg[8]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y146
		cellName: deserializer_inst/shift_reg[23]_i_2__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y42
		cellName: deserializer_inst/ov_dout_reg[17]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y145
		cellName: deserializer_inst/shift_reg[12]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y43
		cellName: deserializer_inst/shift_reg_reg[17]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y148
		cellName: deserializer_inst/shift_reg[0]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y40
		cellName: deserializer_inst/shift_reg_reg[21]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y147
		cellName: deserializer_inst/shift_reg[19]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y49
		cellName: deserializer_inst/ov_dout_reg[21]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y41
		cellName: deserializer_inst/ov_dout_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: OLOGIC_X1Y107
		Null!
	ROUTED siteName: SLICE_X39Y149
		cellName: fir_filter_inst/tap_inst/ov_sum[4]_i_5   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y40
		cellName: deserializer_inst/shift_reg_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y0
		cellName: fir_filter_inst/tap_inst/ov_sum[4]_i_4   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y3
		cellName: fir_filter_inst/tap_inst/ov_sum[12]_i_5  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y148
		cellName: deserializer_inst/shift_reg_reg[14]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y35
		cellName: deserializer_inst/ov_dout_reg[16]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y4
		cellName: fir_filter_inst/tap_inst/ov_sum[12]_i_2  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y147
		cellName: deserializer_inst/ov_dout_reg[20]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y34
		cellName: deserializer_inst/counter_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y1
		cellName: fir_filter_inst/tap_inst/ov_sum[20]_i_4  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y146
		cellName: deserializer_inst/ov_dout_reg[5]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y37
		cellName: deserializer_inst/shift_reg_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y2
		cellName: fir_filter_inst/tap_inst/ov_sum[20]_i_5  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y145
		cellName: deserializer_inst/shift_reg_reg[15]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y36
		cellName: deserializer_inst/ov_dout_reg[15]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y7
		cellName: fir_filter_inst/tap_inst/ov_sum[12]_i_4  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y59
		cellName: deserializer_inst/counter_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y31
		cellName: deserializer_inst/ov_dout_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y8
		cellName: fir_filter_inst/tap_inst/ov_sum[20]_i_2  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y30
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[4]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y131
		cellName: fir_filter_inst/tap_inst/ov_sum[12]_i_3  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y5
		cellName: fir_filter_inst/tap_inst/ov_sum[20]_i_3  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y57
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[18]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y33
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[8]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y130
		cellName: fir_filter_inst/tap_inst/ov_sum[4]_i_3   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y6
		cellName: fir_filter_inst/tap_inst/ov_sum[4]_i_2   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y149
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[14]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y58
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[10]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y32
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[22]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y133
		cellName: fir_filter_inst/tap_inst/ov_sum[16]_i_5  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y55
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[3]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y132
		cellName: fir_filter_inst/tap_inst/ov_sum[0]_i_1   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y56
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[17]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y135
		cellName: fir_filter_inst/tap_inst/ov_sum[0]_i_3   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y9
		cellName: fir_filter_inst/tap_inst/ov_sum[0]_i_4   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y53
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[7]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y134
		cellName: fir_filter_inst/tap_inst/ov_sum[16]_i_2  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y54
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[13]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y137
		cellName: fir_filter_inst/tap_inst/ov_sum[0]_i_5   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y51
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[21]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y39
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[2]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y136
		cellName: fir_filter_inst/tap_inst/ov_sum[0]_i_6   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y52
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[16]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y38
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[6]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y139
		cellName: fir_filter_inst/tap_inst/ov_sum[16]_i_4  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y138
		cellName: fir_filter_inst/tap_inst/ov_sum[16]_i_3  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y50
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[12]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y68
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[20]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y67
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[0]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y28
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[19]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y69
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[1]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y29
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[15]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y64
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[5]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y26
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[23]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y63
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[11]  cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y27
		cellName: fir_filter_inst/tap_inst/ov_sum_reg[9]   cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: IOB_X1Y107
		cellName: o_ready                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_ready_OBUF_inst                        cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: IOB_X1Y124
		cellName: i_clk_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_clk                                    cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y131
		cellName: i_ready_IBUF_inst                        cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_ready                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y136
		cellName: i_en_IBUF_inst                           cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_en                                     cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y135
		cellName: i_rst_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_rst                                    cellType: <PORT>     BELName: PAD        BELType: PAD       

Printing All Nets...
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[14]
		SitePinInst: DOADO14 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[4]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[20]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[18]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: i_en
		SitePinInsts: None!
	Net: deserializer_inst/Q[17]
		SitePinInst: DIPADIP1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[9]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/p_0_in__0[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[15]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[8]
		SitePinInst: DOADO8 isRouted() = false
	Net: serializer_inst/shift_reg[21]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[0]_i_6_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_addr[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: ADDRBWRADDR5 isRouted() = false
		SitePinInst: ADDRARDADDR5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[13]
		SitePinInst: DOADO13 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[8]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[18]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[16]
		SitePinInst: DIPADIP0 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[19]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/p_0_in__2[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/p_0_in__0[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[14]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[13]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[9]
		SitePinInst: DOADO9 isRouted() = false
	Net: fir_filter_inst/sample_addr[2]
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: ADDRBWRADDR6 isRouted() = false
		SitePinInst: ADDRARDADDR6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[16]
		SitePinInst: DOPADOP0 isRouted() = false
	Net: fir_filter_inst/FSM_sequential_state[0]_i_3_n_0
		SitePinInst: A4 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[1]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[15]
		SitePinInst: DIADI15 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter[2]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[0]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/p_0_in__0[3]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/p_0_in__2[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[20]
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/counter[4]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst/shift_reg[17]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/counter[3]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[17]
		SitePinInst: DOPADOP1 isRouted() = false
	Net: fir_filter_inst/sample_addr[3]
		SitePinInst: ADDRBWRADDR7 isRouted() = false
		SitePinInst: ADDRARDADDR7 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[16]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[15]
		SitePinInst: DOADO15 isRouted() = false
	Net: deserializer_inst/Q[14]
		SitePinInst: DIADI14 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/o_dout_valid_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/p_0_in__0[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[1]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/p_0_in__2[2]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[16]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/sample_addr[4]
		SitePinInst: ADDRBWRADDR8 isRouted() = false
		SitePinInst: ADDRARDADDR8 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[20]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[20]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[22]
		SitePinInst: DOBDO4 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[23]
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[10]
		SitePinInst: DOADO10 isRouted() = false
	Net: i_rst
		SitePinInsts: None!
	Net: serializer_inst/shift_reg_reg_n_0_[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_din_IBUF
		SitePinInst: I isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[0]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[2]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg[0]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[22]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[10]
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg[19]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[20]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[21]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: GLOBAL_LOGIC0
		SitePinInst: ADDRARDADDR0 isRouted() = false
		SitePinInst: ADDRARDADDR1 isRouted() = false
		SitePinInst: ADDRARDADDR2 isRouted() = false
		SitePinInst: REGCEAREGCE isRouted() = false
		SitePinInst: ADDRBWRADDR11 isRouted() = false
		SitePinInst: ADDRBWRADDR10 isRouted() = false
		SitePinInst: ADDRBWRADDR12 isRouted() = false
		SitePinInst: ADDRARDADDR11 isRouted() = false
		SitePinInst: ADDRARDADDR10 isRouted() = false
		SitePinInst: ADDRARDADDR13 isRouted() = false
		SitePinInst: ADDRARDADDR12 isRouted() = false
		SitePinInst: ADDRBWRADDR2 isRouted() = false
		SitePinInst: ADDRBWRADDR1 isRouted() = false
		SitePinInst: ADDRBWRADDR3 isRouted() = false
		SitePinInst: ADDRBWRADDR0 isRouted() = false
		SitePinInst: ADDRARDADDR3 isRouted() = false
		SitePinInst: REGCEB isRouted() = false
		SitePinInst: ADDRARDADDR0 isRouted() = false
		SitePinInst: ADDRARDADDR1 isRouted() = false
		SitePinInst: ADDRARDADDR2 isRouted() = false
		SitePinInst: REGCEAREGCE isRouted() = false
		SitePinInst: ADDRBWRADDR11 isRouted() = false
		SitePinInst: ADDRBWRADDR10 isRouted() = false
		SitePinInst: ADDRBWRADDR12 isRouted() = false
		SitePinInst: ADDRARDADDR11 isRouted() = false
		SitePinInst: ADDRARDADDR10 isRouted() = false
		SitePinInst: ADDRARDADDR13 isRouted() = false
		SitePinInst: ADDRARDADDR12 isRouted() = false
		SitePinInst: ADDRBWRADDR2 isRouted() = false
		SitePinInst: ADDRBWRADDR1 isRouted() = false
		SitePinInst: ADDRBWRADDR3 isRouted() = false
		SitePinInst: ADDRBWRADDR0 isRouted() = false
		SitePinInst: ADDRARDADDR3 isRouted() = false
		SitePinInst: REGCEB isRouted() = false
	Net: GLOBAL_LOGIC1
		SitePinInst: RSTREGB isRouted() = false
		SitePinInst: DIBDI12 isRouted() = false
		SitePinInst: DIBDI11 isRouted() = false
		SitePinInst: DIBDI10 isRouted() = false
		SitePinInst: DIBDI15 isRouted() = false
		SitePinInst: DIBDI14 isRouted() = false
		SitePinInst: DIBDI13 isRouted() = false
		SitePinInst: DIADI0 isRouted() = false
		SitePinInst: RSTREGARSTREG isRouted() = false
		SitePinInst: DIADI9 isRouted() = false
		SitePinInst: DIADI5 isRouted() = false
		SitePinInst: DIADI6 isRouted() = false
		SitePinInst: DIADI7 isRouted() = false
		SitePinInst: DIADI8 isRouted() = false
		SitePinInst: DIADI1 isRouted() = false
		SitePinInst: DIADI2 isRouted() = false
		SitePinInst: DIADI3 isRouted() = false
		SitePinInst: DIADI4 isRouted() = false
		SitePinInst: DIPBDIP0 isRouted() = false
		SitePinInst: DIPBDIP1 isRouted() = false
		SitePinInst: DIADI15 isRouted() = false
		SitePinInst: DIADI14 isRouted() = false
		SitePinInst: DIADI11 isRouted() = false
		SitePinInst: DIADI10 isRouted() = false
		SitePinInst: DIADI13 isRouted() = false
		SitePinInst: DIADI12 isRouted() = false
		SitePinInst: ADDRBWRADDR13 isRouted() = false
		SitePinInst: DIBDI1 isRouted() = false
		SitePinInst: DIBDI0 isRouted() = false
		SitePinInst: DIPADIP1 isRouted() = false
		SitePinInst: DIPADIP0 isRouted() = false
		SitePinInst: DIBDI7 isRouted() = false
		SitePinInst: DIBDI6 isRouted() = false
		SitePinInst: DIBDI9 isRouted() = false
		SitePinInst: DIBDI8 isRouted() = false
		SitePinInst: DIBDI3 isRouted() = false
		SitePinInst: DIBDI2 isRouted() = false
		SitePinInst: DIBDI5 isRouted() = false
		SitePinInst: DIBDI4 isRouted() = false
		SitePinInst: RSTREGB isRouted() = false
		SitePinInst: DIBDI12 isRouted() = false
		SitePinInst: DIBDI11 isRouted() = false
		SitePinInst: DIBDI10 isRouted() = false
		SitePinInst: DIBDI15 isRouted() = false
		SitePinInst: DIBDI14 isRouted() = false
		SitePinInst: DIBDI13 isRouted() = false
		SitePinInst: RSTREGARSTREG isRouted() = false
		SitePinInst: DIPBDIP0 isRouted() = false
		SitePinInst: DIPBDIP1 isRouted() = false
		SitePinInst: ADDRBWRADDR13 isRouted() = false
		SitePinInst: DIBDI7 isRouted() = false
		SitePinInst: DIBDI6 isRouted() = false
		SitePinInst: DIBDI9 isRouted() = false
		SitePinInst: DIBDI8 isRouted() = false
		SitePinInst: DX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[21]
		SitePinInst: DOBDO3 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[2]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[3]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[1]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[18]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[21]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[3]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/counter[4]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[16]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[4]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/next_state[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[12]
		SitePinInst: DOADO12 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[13]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[5]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: serializer_inst/shift_reg[20]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[14]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[19]
		SitePinInst: DIBDI1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[4]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/next_state[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/next_state[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/counter[2]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst/next_state[0]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[23]
		SitePinInst: DOBDO5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[11]
		SitePinInst: DOADO11 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[12]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/sample_re_addr[5]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: o_dout
		SitePinInst: PADOUT isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[4]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/ser_ready
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[4]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/FSM_sequential_state[1]_i_2_n_0
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/Q[18]
		SitePinInst: DIBDI0 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[11]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/sample_addr[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: ADDRBWRADDR4 isRouted() = false
		SitePinInst: ADDRARDADDR4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/next_state[0]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[5]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/state[0]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[10]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[15]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[22]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/weight_re_reg_n_0
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[7]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[5]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[4]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[7]
		SitePinInst: DIADI7 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[4]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg[3]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[17]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[12]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/state[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/D[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[23]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[14]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[11]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[20]
		SitePinInst: DOBDO2 isRouted() = false
	Net: deserializer_inst/shift_reg[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[6]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[6]
		SitePinInst: DIADI6 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[23]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/o_ready_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[11]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[18]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[12]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[1]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[17]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[10]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/shift_reg[17]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[22]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[9]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_ready
		SitePinInsts: None!
	Net: deserializer_inst/counter_reg_n_0_[2]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[21]
		SitePinInst: DOBDO3 isRouted() = false
	Net: deserializer_inst/Q[5]
		SitePinInst: DIADI5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[21]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[9]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: ADDRBWRADDR4 isRouted() = false
		SitePinInst: ADDRARDADDR4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[10]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[15]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[22]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout[23]_i_1__0_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[16]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/counter_reg[4]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/D[23]
		SitePinInst: AX isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/D[11]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[22]
		SitePinInst: DOBDO4 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[13]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/shift_reg[23]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[3]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[8]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[4]
		SitePinInst: DIADI4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[10]
		SitePinInst: DOADO10 isRouted() = false
	Net: deserializer_inst/shift_reg[20]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: ADDRBWRADDR5 isRouted() = false
		SitePinInst: ADDRARDADDR5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/Q[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[16]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[21]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/sample_addr[5]
		SitePinInst: ADDRBWRADDR9 isRouted() = false
		SitePinInst: ADDRARDADDR9 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[19]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[4]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[16]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[11]
		SitePinInst: DOADO11 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[14]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[23]
		SitePinInst: DOBDO5 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[16]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[0]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/shift_reg[11]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[6]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[23]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: ADDRBWRADDR6 isRouted() = false
		SitePinInst: ADDRARDADDR6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/D[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter_reg[3]
		SitePinInst: A6 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[19]
		SitePinInst: DOBDO1 isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[18]
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[15]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[12]
		SitePinInst: DOADO12 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[17]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[15]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[12]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg[10]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[22]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[3]
		SitePinInst: ADDRBWRADDR7 isRouted() = false
		SitePinInst: ADDRARDADDR7 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/o_ready_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: o_ready
		SitePinInst: PADOUT isRouted() = false
	Net: fir_filter_inst/tap_inst/D[8]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_clk
		SitePinInsts: None!
	Net: serializer_inst/counter_reg[2]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[18]
		SitePinInst: DOBDO0 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[12]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[14]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[5]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[13]
		SitePinInst: DOADO13 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[16]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: i_clk_IBUF
		SitePinInst: CLKBWRCLK isRouted() = false
		SitePinInst: CLKARDCLK isRouted() = false
		SitePinInst: CLKBWRCLK isRouted() = false
		SitePinInst: CLKARDCLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_0
		SitePinInst: COUT isRouted() = false
		SitePinInst: CIN isRouted() = false
	Net: deserializer_inst/Q[9]
		SitePinInst: DIADI9 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[13]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[12]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[0]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[5]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[4]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: ADDRBWRADDR8 isRouted() = false
		SitePinInst: ADDRARDADDR8 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter_reg[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[19]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_en_IBUF
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[14]
		SitePinInst: DOADO14 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[15]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[17]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: o_dout_valid
		SitePinInst: PADOUT isRouted() = false
	Net: deserializer_inst/Q[8]
		SitePinInst: DIADI8 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[22]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/o_ready_OBUF
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: fir_filter_inst/tap_inst/D[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[5]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: ADDRBWRADDR9 isRouted() = false
		SitePinInst: ADDRARDADDR9 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter_reg[0]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[21]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[9]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[6]
		SitePinInst: DOADO6 isRouted() = false
	Net: fir_filter_inst/sample_re_addr[4]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/FSM_sequential_state[0]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A6 isRouted() = false
	Net: fir_filter_inst/weight_re
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[15]
		SitePinInst: DOADO15 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[19]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[10]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[8]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[7]
		SitePinInst: DOADO7 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[22]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[5]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[16]
		SitePinInst: DOPADOP0 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[4]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/fir_out_valid
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0
		SitePinInst: ENBWREN isRouted() = false
		SitePinInst: ENARDEN isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[18]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[4]
		SitePinInst: DOADO4 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr[1]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_din
		SitePinInsts: None!
	Net: deserializer_inst/shift_reg[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/D[18]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg[23]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[2]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_0
		SitePinInst: CIN isRouted() = false
		SitePinInst: COUT isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[17]
		SitePinInst: DOPADOP1 isRouted() = false
	Net: fir_filter_inst/sample_re_addr[3]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[5]
		SitePinInst: DOADO5 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[20]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[17]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[3]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/o_dout_valid_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[6]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_rst_IBUF
		SitePinInst: RSTRAMARSTRAM isRouted() = false
		SitePinInst: RSTRAMB isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: RSTRAMARSTRAM isRouted() = false
		SitePinInst: RSTRAMB isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[4]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/D[19]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[2]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[18]
		SitePinInst: DOBDO0 isRouted() = false
	Net: fir_filter_inst/tap_inst/D[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter[0]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[2]
		SitePinInst: DOADO2 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[2]
		SitePinInst: A4 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[5]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[3]
		SitePinInst: DIADI3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[19]
		SitePinInst: DOBDO1 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/sample_wr_addr[2]_i_1_n_0
		SitePinInst: A1 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_3
		SitePinInsts: None!
	Net: deserializer_inst/state[0]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_0
		SitePinInst: CIN isRouted() = false
		SitePinInst: COUT isRouted() = false
	Net: serializer_inst/shift_reg[15]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[13]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_ready_IBUF
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[0]_i_2_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[3]
		SitePinInst: DOADO3 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg[4]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_din_valid
		SitePinInsts: None!
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1_n_0
		SitePinInst: ENBWREN isRouted() = false
		SitePinInst: ENARDEN isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/Q[2]
		SitePinInst: DIADI2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[12]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/state[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[14]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/D[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[0]
		SitePinInst: DOADO0 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[4]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[7]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[0]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[20]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/shift_reg[11]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[23]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[11]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[1]
		SitePinInst: DIADI1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[23]_i_1__0_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/ov_dout[23]_i_1_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[1]
		SitePinInst: DOADO1 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_1
		SitePinInsts: None!
	Net: deserializer_inst/shift_reg_reg_n_0_[3]
		SitePinInst: A4 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/ov_dout_reg[23]_0[21]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[4]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[0]
		SitePinInst: DIADI0 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_0
		SitePinInst: COUT isRouted() = false
		SitePinInst: CIN isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[8]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[20]_i_1_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/sample_wr_addr[5]_i_1_n_0
		SitePinInst: A1 isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/state[1]
		SitePinInst: A6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[23]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/des_out_valid
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[6]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[21]
		SitePinInst: DIBDI3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[20]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[8]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[7]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/state[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[6]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[0]
		SitePinInst: DOADO0 isRouted() = false
	Net: fir_filter_inst/sample_re_addr[3]_i_3_n_0
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/Q[20]
		SitePinInst: DIBDI2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[5]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/ov_dout[23]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[8]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[7]
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg[19]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[1]
		SitePinInst: DOADO1 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[8]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[20]
		SitePinInst: DOBDO2 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[9]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: deserializer_inst/counter[4]_i_2__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[8]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[8]
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[2]
		SitePinInst: DOADO2 isRouted() = false
	Net: serializer_inst/shift_reg[10]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/wea[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/shift_reg[8]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[0]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[16]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/p_0_in[9]
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_0
		SitePinInst: CIN isRouted() = false
		SitePinInst: COUT isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[3]
		SitePinInst: DOADO3 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_2
		SitePinInsts: None!
	Net: deserializer_inst/Q[13]
		SitePinInst: DIADI13 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/p_0_in__0[5]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[3]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/p_0_in__2[3]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[4]
		SitePinInst: DOADO4 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr[3]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/counter[4]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: serializer_inst/shift_reg[5]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[12]
		SitePinInst: DIADI12 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[1]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/o_dout_valid_OBUF
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: fir_filter_inst/p_0_in__0[4]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[4]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/o_ready_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: serializer_inst/p_0_in__2[4]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[8]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/FSM_sequential_state[0]_i_2__0_n_0
		SitePinInst: A3 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/sum_rst_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum_reg[16]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[9]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sum_rst_reg_n_0
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[5]
		SitePinInst: DOADO5 isRouted() = false
	Net: deserializer_inst/Q[11]
		SitePinInst: DIADI11 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[23]
		SitePinInst: DIBDI5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/p_0_in__1[4]
		SitePinInst: A isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[5]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: i_din_valid_IBUF
		SitePinInst: I isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[8]
		SitePinInst: DOADO8 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[6]
		SitePinInst: DOADO6 isRouted() = false
	Net: deserializer_inst/counter[1]_i_1_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[0]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/Q[22]
		SitePinInst: DIBDI4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[10]
		SitePinInst: DIADI10 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/o_dout_valid_i_1__1_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[16]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[6]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/shift_reg[2]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[9]
		SitePinInst: DOADO9 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[7]
		SitePinInst: DOADO7 isRouted() = false
	Net: fir_filter_inst/tap_inst/ov_sum[20]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_wr_addr[0]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[16]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false