\begin{abbreviations}{ll} % Include a list of abbreviations (a table of two columns)
\textbf{ASIC} & \textbf{A}pplication-\textbf{S}pecific \textbf{I}ntegrated \textbf{C}ircuit\\
\textbf{ASLR} & \textbf{A}ddress \textbf{S}pace \textbf{L}ayout \textbf{R}andomisation\\
\textbf{BBL} & \textbf{B}asic \textbf{B}\textbf{L}ock\\
\textbf{CFG} & \textbf{C}ontrol-\textbf{F}low \textbf{G}raph\\
\textbf{CFI} & \textbf{C}ontrol-\textbf{F}low \textbf{I}ntegrity\\
\textbf{CISC} & \textbf{C}omplex \textbf{I}nstruction-\textbf{S}et \textbf{C}omputer\\
\textbf{CPU} & \textbf{C}entral \textbf{P}rocessing \textbf{U}nit\\
\textbf{DEP} & \textbf{D}ata \textbf{E}xecution \textbf{P}revention\\
\textbf{DoS} & \textbf{D}enial \textbf{o}f \textbf{S}ervice\\
\textbf{ECB} & \textbf{E}lectronic \textbf{C}ode \textbf{B}ook\\
\textbf{FPGA} & \textbf{F}ield \textbf{P}rogrammable \textbf{G}ate \textbf{A}rray\\
\textbf{GPU} & \textbf{G}raphics \textbf{P}rocessing \textbf{U}nit\\
\textbf{ICS} & \textbf{I}ndustrial \textbf{C}ontrol \textbf{S}ystem\\
\textbf{IoT} & \textbf{I}nternet \textbf{o}f \textbf{T}hings\\
\textbf{IP} & \textbf{I}ntellectual \textbf{P}roperty\\
\textbf{ISA} & \textbf{I}nstruction \textbf{S}et \textbf{A}rchitecture\\
\textbf{JOP} & \textbf{J}ump-\textbf{O}riented \textbf{P}rogramming\\
\textbf{MAC} & \textbf{M}essage \textbf{A}uthentication \textbf{C}ode\\
\textbf{MCU} & \textbf{M}icro \textbf{C}ontroller \textbf{U}nit\\
\textbf{NVM} & \textbf{N}on-\textbf{V}olatile \textbf{M}emory\\
\textbf{OS} & \textbf{O}perating \textbf{S}ystem\\
\textbf{PC} & \textbf{P}rogram \textbf{C}ounter\\
\textbf{PUF} & \textbf{P}hysical \textbf{U}nclonable \textbf{F}unction\\
\textbf{RAM} & \textbf{R}andom \textbf{A}ccess \textbf{M}emory\\
\textbf{RISC} & \textbf{R}educed \textbf{I}nstruction \textbf{S}et \textbf{C}omputer\\
\textbf{ROM} & \textbf{R}ead-\textbf{O}nly \textbf{M}emory\\
\textbf{ROP} & \textbf{R}eturn-\textbf{O}riented \textbf{P}rogramming\\
\textbf{RTOS} & \textbf{R}eal-\textbf{T}ime \textbf{O}perating \textbf{S}ystem\\
\textbf{SCS} & \textbf{S}hadow \textbf{C}all \textbf{S}tack (same as Shadow Stack)\\
\textbf{SoC} & \textbf{S}ystem \textbf{o}n \textbf{C}hip\\
\textbf{SRAM} & \textbf{S}tatic \textbf{RAM}\\
\textbf{SS} & \textbf{S}hadow \textbf{S}tack\\
\textbf{TEE} & \textbf{T}rusted \textbf{E}xecution \textbf{E}nvironment\\
\textbf{TPM} & \textbf{T}rusted \textbf{P}latform \textbf{M}odule\\
\end{abbreviations}
