// Seed: 1056162909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8, id_9;
  wire id_10;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_5,
      id_9,
      id_6,
      id_9,
      id_7
  );
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_10 = 1;
  assign id_9 = id_10;
  wire ['h0 : 1 'd0 +  -1] id_11;
endmodule
