INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_2/Lab4_2.srcs/sources_1/ip/mult_gen_2/sim/mult_gen_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_2/Lab4_2.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_2/Lab4_2.srcs/sources_1/ip/c_addsub_4/sim/c_addsub_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_2/Lab4_2.srcs/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_2/Lab4_2.srcs/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_2/Lab4_2.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
