{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 00:39:53 2009 " "Info: Processing started: Thu Oct 22 00:39:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s2p -c s2p " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off s2p -c s2p" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/s2p.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/s2p.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Info: Found entity 1: s2p" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "s2p " "Info: Elaborating entity \"s2p\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[7\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[7\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[6\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[6\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[5\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[5\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[4\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[4\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[3\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[3\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[2\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[2\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data_out\[1\]~reg0 data_out\[0\]~reg0 " "Info: Duplicate register \"data_out\[1\]~reg0\" merged to single register \"data_out\[0\]~reg0\"" {  } { { "RTL/s2p.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/s2p/RTL/s2p.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Info: Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 00:39:55 2009 " "Info: Processing ended: Thu Oct 22 00:39:55 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
