|xlr8_top
Clock => Clock.IN2
RESET_N => RESET_N.IN1
SCL <> xlr8_iomux328:iomux328_inst.SCL
SDA <> xlr8_iomux328:iomux328_inst.SDA
D13 <> xlr8_iomux328:iomux328_inst.portb_pads
D12 <> xlr8_iomux328:iomux328_inst.portb_pads
D11 <> xlr8_iomux328:iomux328_inst.portb_pads
D10 <> xlr8_iomux328:iomux328_inst.portb_pads
D9 <> xlr8_iomux328:iomux328_inst.portb_pads
D8 <> xlr8_iomux328:iomux328_inst.portb_pads
D7 <> xlr8_iomux328:iomux328_inst.portd_pads
D6 <> xlr8_iomux328:iomux328_inst.portd_pads
D5 <> xlr8_iomux328:iomux328_inst.portd_pads
D4 <> xlr8_iomux328:iomux328_inst.portd_pads
D3 <> xlr8_iomux328:iomux328_inst.portd_pads
D2 <> xlr8_iomux328:iomux328_inst.portd_pads
TX <> xlr8_iomux328:iomux328_inst.portd_pads
RX <> xlr8_iomux328:iomux328_inst.portd_pads
A5 <> xlr8_iomux328:iomux328_inst.portc_pads
A4 <> xlr8_iomux328:iomux328_inst.portc_pads
A3 <> xlr8_iomux328:iomux328_inst.portc_pads
A2 <> xlr8_iomux328:iomux328_inst.portc_pads
A1 <> xlr8_iomux328:iomux328_inst.portc_pads
A0 <> xlr8_iomux328:iomux328_inst.portc_pads
PIN13LED <= xlr8_iomux328:iomux328_inst.PIN13LED
DIG_IO_OE[0] <> DIG_IO_OE[0]
DIG_IO_OE[1] <> DIG_IO_OE[1]
DIG_IO_OE[2] <> DIG_IO_OE[2]
DIG_IO_OE[3] <> DIG_IO_OE[3]
DIG_IO_OE[4] <> DIG_IO_OE[4]
DIG_IO_OE[5] <> DIG_IO_OE[5]
ANA_UP <= xlr8_atmega328clone:uc_top_wrp_vlog_inst.ANA_UP
I2C_ENABLE <= xlr8_iomux328:iomux328_inst.I2C_ENABLE
JT9 <> JT9
JT7 <> JT7
JT6 <> JT6
JT5 <> JT5
JT3 <> JT3
JT1 <> JT1
SOIC7 <> SOIC7
SOIC6 <> SOIC6
SOIC5 <> SOIC5
SOIC3 <> SOIC3
SOIC2 <> SOIC2
SOIC1 <> SOIC1


|xlr8_top|xlr8_clocks:clocks_inst
Clock => clk_twi.IN1
core_rstn => en128khz~reg0.ACLR
core_rstn => clkcnt125[0].ACLR
core_rstn => clkcnt125[1].ACLR
core_rstn => clkcnt125[2].ACLR
core_rstn => clkcnt125[3].ACLR
core_rstn => clkcnt125[4].ACLR
core_rstn => clkcnt125[5].ACLR
core_rstn => clkcnt125[6].ACLR
core_rstn => PRUSART0.ACLR
core_rstn => PRTWI.ACLR
core_rstn => PRTIM2.ACLR
core_rstn => PRTIM1.ACLR
core_rstn => PRTIM0.ACLR
core_rstn => PRSPI.ACLR
core_rstn => PRINTOSC.ACLR
core_rstn => PRADC.ACLR
pwr_on_nrst <= pwr_on_nrst~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[0] => ~NO_FANOUT~
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
dbus_in[0] => ~NO_FANOUT~
dbus_in[1] => ~NO_FANOUT~
dbus_in[2] => ~NO_FANOUT~
dbus_in[3] => ~NO_FANOUT~
dbus_in[4] => PRINTOSC.DATAIN
dbus_in[5] => ~NO_FANOUT~
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
iore => ~NO_FANOUT~
iowe => ~NO_FANOUT~
io_out_en <= prr_re.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => Equal0.IN4
ramadr[1] => Equal0.IN3
ramadr[2] => Equal0.IN7
ramadr[3] => Equal0.IN2
ramadr[4] => Equal0.IN1
ramadr[5] => Equal0.IN6
ramadr[6] => Equal0.IN5
ramadr[7] => Equal0.IN0
ramre => prr_re.IN1
ramwe => prr_we.IN1
dm_sel => prr_sel.IN1
locked_adcref <= pll16:pll_inst.locked
clk_cpu <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_io <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_adcref <= pll16:pll_inst.c0
clk_usart0 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_spi <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_tim1 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_intosc <= int_osc:int_osc_inst.clkout
clk_tim0 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_tim2 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_twi <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
intosc_div1024 <= clkcnt_intosc[9].DB_MAX_OUTPUT_PORT_TYPE
en16mhz <= <VCC>
en1mhz <= en1mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
en128khz <= en128khz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component
inclk[0] => pll16_altpll:auto_generated.inclk[0]
inclk[1] => pll16_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll16_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst
clkout <= altera_int_osc:int_osc_0.clkout
oscena => oscena.IN1


|xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0
clkout <= oscillator_dut.CLKOUT
oscena => oscillator_dut.OSCENA


|xlr8_top|xlr8_xb_pinmux:xb_pinmux_inst
clk => ~NO_FANOUT~
rstn => ~NO_FANOUT~
xbs_ddoe[0][0] => xb_ddov.IN0
xbs_ddoe[0][0] => xb_ddoe[0].DATAIN
xbs_ddoe[0][1] => xb_ddov.IN0
xbs_ddoe[0][1] => xb_ddoe[1].DATAIN
xbs_ddoe[0][2] => xb_ddov.IN0
xbs_ddoe[0][2] => xb_ddoe[2].DATAIN
xbs_ddoe[0][3] => xb_ddov.IN0
xbs_ddoe[0][3] => xb_ddoe[3].DATAIN
xbs_ddoe[0][4] => xb_ddov.IN0
xbs_ddoe[0][4] => xb_ddoe[4].DATAIN
xbs_ddoe[0][5] => xb_ddov.IN0
xbs_ddoe[0][5] => xb_ddoe[5].DATAIN
xbs_ddoe[0][6] => xb_ddov.IN0
xbs_ddoe[0][6] => xb_ddoe[6].DATAIN
xbs_ddoe[0][7] => xb_ddov.IN0
xbs_ddoe[0][7] => xb_ddoe[7].DATAIN
xbs_ddoe[0][8] => xb_ddov.IN0
xbs_ddoe[0][8] => xb_ddoe[8].DATAIN
xbs_ddoe[0][9] => xb_ddov.IN0
xbs_ddoe[0][9] => xb_ddoe[9].DATAIN
xbs_ddoe[0][10] => xb_ddov.IN0
xbs_ddoe[0][10] => xb_ddoe[10].DATAIN
xbs_ddoe[0][11] => xb_ddov.IN0
xbs_ddoe[0][11] => xb_ddoe[11].DATAIN
xbs_ddoe[0][12] => xb_ddov.IN0
xbs_ddoe[0][12] => xb_ddoe[12].DATAIN
xbs_ddoe[0][13] => xb_ddov.IN0
xbs_ddoe[0][13] => xb_ddoe[13].DATAIN
xbs_ddoe[0][14] => xb_ddov.IN0
xbs_ddoe[0][14] => xb_ddoe[14].DATAIN
xbs_ddoe[0][15] => xb_ddov.IN0
xbs_ddoe[0][15] => xb_ddoe[15].DATAIN
xbs_ddoe[0][16] => xb_ddov.IN0
xbs_ddoe[0][16] => xb_ddoe[16].DATAIN
xbs_ddoe[0][17] => xb_ddov.IN0
xbs_ddoe[0][17] => xb_ddoe[17].DATAIN
xbs_ddoe[0][18] => xb_ddov.IN0
xbs_ddoe[0][18] => xb_ddoe[18].DATAIN
xbs_ddoe[0][19] => xb_ddov.IN0
xbs_ddoe[0][19] => xb_ddoe[19].DATAIN
xbs_ddov[0][0] => xb_ddov.IN1
xbs_ddov[0][1] => xb_ddov.IN1
xbs_ddov[0][2] => xb_ddov.IN1
xbs_ddov[0][3] => xb_ddov.IN1
xbs_ddov[0][4] => xb_ddov.IN1
xbs_ddov[0][5] => xb_ddov.IN1
xbs_ddov[0][6] => xb_ddov.IN1
xbs_ddov[0][7] => xb_ddov.IN1
xbs_ddov[0][8] => xb_ddov.IN1
xbs_ddov[0][9] => xb_ddov.IN1
xbs_ddov[0][10] => xb_ddov.IN1
xbs_ddov[0][11] => xb_ddov.IN1
xbs_ddov[0][12] => xb_ddov.IN1
xbs_ddov[0][13] => xb_ddov.IN1
xbs_ddov[0][14] => xb_ddov.IN1
xbs_ddov[0][15] => xb_ddov.IN1
xbs_ddov[0][16] => xb_ddov.IN1
xbs_ddov[0][17] => xb_ddov.IN1
xbs_ddov[0][18] => xb_ddov.IN1
xbs_ddov[0][19] => xb_ddov.IN1
xbs_pvoe[0][0] => xb_pvov.IN0
xbs_pvoe[0][0] => xb_pvoe[0].DATAIN
xbs_pvoe[0][1] => xb_pvov.IN0
xbs_pvoe[0][1] => xb_pvoe[1].DATAIN
xbs_pvoe[0][2] => xb_pvov.IN0
xbs_pvoe[0][2] => xb_pvoe[2].DATAIN
xbs_pvoe[0][3] => xb_pvov.IN0
xbs_pvoe[0][3] => xb_pvoe[3].DATAIN
xbs_pvoe[0][4] => xb_pvov.IN0
xbs_pvoe[0][4] => xb_pvoe[4].DATAIN
xbs_pvoe[0][5] => xb_pvov.IN0
xbs_pvoe[0][5] => xb_pvoe[5].DATAIN
xbs_pvoe[0][6] => xb_pvov.IN0
xbs_pvoe[0][6] => xb_pvoe[6].DATAIN
xbs_pvoe[0][7] => xb_pvov.IN0
xbs_pvoe[0][7] => xb_pvoe[7].DATAIN
xbs_pvoe[0][8] => xb_pvov.IN0
xbs_pvoe[0][8] => xb_pvoe[8].DATAIN
xbs_pvoe[0][9] => xb_pvov.IN0
xbs_pvoe[0][9] => xb_pvoe[9].DATAIN
xbs_pvoe[0][10] => xb_pvov.IN0
xbs_pvoe[0][10] => xb_pvoe[10].DATAIN
xbs_pvoe[0][11] => xb_pvov.IN0
xbs_pvoe[0][11] => xb_pvoe[11].DATAIN
xbs_pvoe[0][12] => xb_pvov.IN0
xbs_pvoe[0][12] => xb_pvoe[12].DATAIN
xbs_pvoe[0][13] => xb_pvov.IN0
xbs_pvoe[0][13] => xb_pvoe[13].DATAIN
xbs_pvoe[0][14] => xb_pvov.IN0
xbs_pvoe[0][14] => xb_pvoe[14].DATAIN
xbs_pvoe[0][15] => xb_pvov.IN0
xbs_pvoe[0][15] => xb_pvoe[15].DATAIN
xbs_pvoe[0][16] => xb_pvov.IN0
xbs_pvoe[0][16] => xb_pvoe[16].DATAIN
xbs_pvoe[0][17] => xb_pvov.IN0
xbs_pvoe[0][17] => xb_pvoe[17].DATAIN
xbs_pvoe[0][18] => xb_pvov.IN0
xbs_pvoe[0][18] => xb_pvoe[18].DATAIN
xbs_pvoe[0][19] => xb_pvov.IN0
xbs_pvoe[0][19] => xb_pvoe[19].DATAIN
xbs_pvov[0][0] => xb_pvov.IN1
xbs_pvov[0][1] => xb_pvov.IN1
xbs_pvov[0][2] => xb_pvov.IN1
xbs_pvov[0][3] => xb_pvov.IN1
xbs_pvov[0][4] => xb_pvov.IN1
xbs_pvov[0][5] => xb_pvov.IN1
xbs_pvov[0][6] => xb_pvov.IN1
xbs_pvov[0][7] => xb_pvov.IN1
xbs_pvov[0][8] => xb_pvov.IN1
xbs_pvov[0][9] => xb_pvov.IN1
xbs_pvov[0][10] => xb_pvov.IN1
xbs_pvov[0][11] => xb_pvov.IN1
xbs_pvov[0][12] => xb_pvov.IN1
xbs_pvov[0][13] => xb_pvov.IN1
xbs_pvov[0][14] => xb_pvov.IN1
xbs_pvov[0][15] => xb_pvov.IN1
xbs_pvov[0][16] => xb_pvov.IN1
xbs_pvov[0][17] => xb_pvov.IN1
xbs_pvov[0][18] => xb_pvov.IN1
xbs_pvov[0][19] => xb_pvov.IN1
xb_ddoe[0] <= xbs_ddoe[0][0].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[1] <= xbs_ddoe[0][1].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[2] <= xbs_ddoe[0][2].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[3] <= xbs_ddoe[0][3].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[4] <= xbs_ddoe[0][4].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[5] <= xbs_ddoe[0][5].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[6] <= xbs_ddoe[0][6].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[7] <= xbs_ddoe[0][7].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[8] <= xbs_ddoe[0][8].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[9] <= xbs_ddoe[0][9].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[10] <= xbs_ddoe[0][10].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[11] <= xbs_ddoe[0][11].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[12] <= xbs_ddoe[0][12].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[13] <= xbs_ddoe[0][13].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[14] <= xbs_ddoe[0][14].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[15] <= xbs_ddoe[0][15].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[16] <= xbs_ddoe[0][16].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[17] <= xbs_ddoe[0][17].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[18] <= xbs_ddoe[0][18].DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[19] <= xbs_ddoe[0][19].DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[0] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[1] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[2] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[3] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[4] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[5] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[6] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[7] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[8] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[9] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[10] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[11] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[12] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[13] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[14] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[15] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[16] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[17] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[18] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[19] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[0] <= xbs_pvoe[0][0].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[1] <= xbs_pvoe[0][1].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[2] <= xbs_pvoe[0][2].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[3] <= xbs_pvoe[0][3].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[4] <= xbs_pvoe[0][4].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[5] <= xbs_pvoe[0][5].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[6] <= xbs_pvoe[0][6].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[7] <= xbs_pvoe[0][7].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[8] <= xbs_pvoe[0][8].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[9] <= xbs_pvoe[0][9].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[10] <= xbs_pvoe[0][10].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[11] <= xbs_pvoe[0][11].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[12] <= xbs_pvoe[0][12].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[13] <= xbs_pvoe[0][13].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[14] <= xbs_pvoe[0][14].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[15] <= xbs_pvoe[0][15].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[16] <= xbs_pvoe[0][16].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[17] <= xbs_pvoe[0][17].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[18] <= xbs_pvoe[0][18].DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[19] <= xbs_pvoe[0][19].DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[0] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[1] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[2] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[3] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[4] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[5] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[6] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[7] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[8] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[9] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[10] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[11] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[12] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[13] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[14] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[15] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[16] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[17] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[18] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[19] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_iomux328:iomux328_inst
clk => ~NO_FANOUT~
core_rstn => ~NO_FANOUT~
portb_pads[0] <> portb_pads[0]
portb_pads[1] <> portb_pads[1]
portb_pads[2] <> portb_pads[2]
portb_pads[3] <> portb_pads[3]
portb_pads[4] <> portb_pads[4]
portb_pads[5] <> portb_pads[5]
portc_pads[0] <> portc_pads[0]
portc_pads[1] <> portc_pads[1]
portc_pads[2] <> portc_pads[2]
portc_pads[3] <> portc_pads[3]
portc_pads[4] <> portc_pads[4]
portc_pads[5] <> portc_pads[5]
portd_pads[0] <> portd_pads[0]
portd_pads[1] <> portd_pads[1]
portd_pads[2] <> portd_pads[2]
portd_pads[3] <> portd_pads[3]
portd_pads[4] <> portd_pads[4]
portd_pads[5] <> portd_pads[5]
portd_pads[6] <> portd_pads[6]
portd_pads[7] <> portd_pads[7]
SDA <> SDA
SCL <> SCL
PUD => I2C_ENABLE.IN0
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
ADCD[0] => portc_dieoe[0].IN1
ADCD[1] => portc_dieoe[1].IN1
ADCD[2] => portc_dieoe[2].IN1
ADCD[3] => portc_dieoe[3].IN1
ADCD[4] => portc_dieoe[4].IN1
ADCD[5] => portc_dieoe[5].IN1
portb_portx[0] => portb_dout.IN0
portb_portx[1] => portb_dout.IN1
portb_portx[2] => portb_dout.IN1
portb_portx[3] => portb_dout.IN1
portb_portx[4] => portb_dout.IN1
portb_portx[5] => portb_dout.IN1
portb_ddrx[0] => portb_oe.IN0
portb_ddrx[1] => portb_oe.IN0
portb_ddrx[2] => portb_oe.IN1
portb_ddrx[3] => portb_oe.IN1
portb_ddrx[4] => portb_ddov.IN1
portb_ddrx[4] => portb_oe.IN1
portb_ddrx[5] => portb_oe.IN1
portb_pinx[0] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[1] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[2] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[3] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[4] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[5] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_portx[0] => portc_dout.IN0
portc_portx[1] => portc_dout.IN0
portc_portx[2] => portc_dout.IN0
portc_portx[3] => portc_dout.IN0
portc_portx[4] => portc_dout.IN0
portc_portx[4] => WideAnd0.IN0
portc_portx[5] => portc_dout.IN0
portc_portx[5] => WideAnd0.IN1
portc_ddrx[0] => portc_oe.IN0
portc_ddrx[1] => portc_oe.IN0
portc_ddrx[2] => portc_oe.IN0
portc_ddrx[3] => portc_oe.IN0
portc_ddrx[4] => portc_oe.IN0
portc_ddrx[5] => portc_oe.IN0
portc_pinx[0] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[1] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[2] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[3] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[4] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[5] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_portx[0] => portd_dout.IN0
portd_portx[1] => portd_dout.IN1
portd_portx[2] => portd_dout.IN0
portd_portx[3] => portd_dout.IN1
portd_portx[4] => portd_dout.IN1
portd_portx[5] => portd_dout.IN1
portd_portx[6] => portd_dout.IN1
portd_portx[7] => portd_dout.IN0
portd_ddrx[0] => portd_oe.IN1
portd_ddrx[1] => portd_oe.IN1
portd_ddrx[2] => portd_oe.IN0
portd_ddrx[3] => portd_oe.IN0
portd_ddrx[4] => portd_oe.IN0
portd_ddrx[5] => portd_oe.IN0
portd_ddrx[6] => portd_oe.IN0
portd_ddrx[7] => portd_oe.IN0
portd_pinx[0] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[1] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[2] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[3] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[4] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[5] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[6] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[7] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[0] => portd_oe.IN0
xb_ddoe[0] => portd_oe.IN0
xb_ddoe[1] => portd_oe.IN0
xb_ddoe[1] => portd_oe.IN0
xb_ddoe[2] => portd_oe.IN0
xb_ddoe[2] => portd_oe.IN1
xb_ddoe[3] => portd_oe.IN0
xb_ddoe[3] => portd_oe.IN1
xb_ddoe[4] => portd_oe.IN0
xb_ddoe[4] => portd_oe.IN1
xb_ddoe[5] => portd_oe.IN0
xb_ddoe[5] => portd_oe.IN1
xb_ddoe[6] => portd_oe.IN0
xb_ddoe[6] => portd_oe.IN1
xb_ddoe[7] => portd_oe.IN0
xb_ddoe[7] => portd_oe.IN1
xb_ddoe[8] => portb_oe.IN0
xb_ddoe[8] => portb_oe.IN1
xb_ddoe[9] => portb_oe.IN0
xb_ddoe[9] => portb_oe.IN1
xb_ddoe[10] => portb_oe.IN0
xb_ddoe[10] => portb_oe.IN1
xb_ddoe[11] => portb_oe.IN0
xb_ddoe[11] => portb_oe.IN1
xb_ddoe[12] => portb_oe.IN0
xb_ddoe[12] => portb_oe.IN0
xb_ddoe[13] => portb_oe.IN0
xb_ddoe[13] => portb_oe.IN1
xb_ddoe[14] => portc_oe.IN0
xb_ddoe[14] => portc_oe.IN1
xb_ddoe[15] => portc_oe.IN0
xb_ddoe[15] => portc_oe.IN1
xb_ddoe[16] => portc_oe.IN0
xb_ddoe[16] => portc_oe.IN1
xb_ddoe[17] => portc_oe.IN0
xb_ddoe[17] => portc_oe.IN1
xb_ddoe[18] => portc_oe.IN0
xb_ddoe[18] => portc_oe.IN1
xb_ddoe[19] => portc_oe.IN0
xb_ddoe[19] => portc_oe.IN1
xb_ddov[0] => portd_oe.IN1
xb_ddov[1] => portd_oe.IN1
xb_ddov[2] => portd_oe.IN1
xb_ddov[3] => portd_oe.IN1
xb_ddov[4] => portd_oe.IN1
xb_ddov[5] => portd_oe.IN1
xb_ddov[6] => portd_oe.IN1
xb_ddov[7] => portd_oe.IN1
xb_ddov[8] => portb_oe.IN1
xb_ddov[9] => portb_oe.IN1
xb_ddov[10] => portb_oe.IN1
xb_ddov[11] => portb_oe.IN1
xb_ddov[12] => portb_oe.IN1
xb_ddov[13] => portb_oe.IN1
xb_ddov[14] => portc_oe.IN1
xb_ddov[15] => portc_oe.IN1
xb_ddov[16] => portc_oe.IN1
xb_ddov[17] => portc_oe.IN1
xb_ddov[18] => portc_oe.IN1
xb_ddov[19] => portc_oe.IN1
xb_pvoe[0] => portd_dout.IN0
xb_pvoe[0] => portd_dout.IN1
xb_pvoe[1] => portd_dout.IN0
xb_pvoe[1] => portd_dout.IN0
xb_pvoe[2] => portd_dout.IN0
xb_pvoe[2] => portd_dout.IN1
xb_pvoe[3] => portd_dout.IN0
xb_pvoe[3] => portd_dout.IN0
xb_pvoe[4] => portd_dout.IN0
xb_pvoe[4] => portd_dout.IN0
xb_pvoe[5] => portd_dout.IN0
xb_pvoe[5] => portd_dout.IN0
xb_pvoe[6] => portd_dout.IN0
xb_pvoe[6] => portd_dout.IN0
xb_pvoe[7] => portd_dout.IN0
xb_pvoe[7] => portd_dout.IN1
xb_pvoe[8] => portb_dout.IN0
xb_pvoe[8] => portb_dout.IN1
xb_pvoe[9] => portb_dout.IN0
xb_pvoe[9] => portb_dout.IN0
xb_pvoe[10] => portb_dout.IN0
xb_pvoe[10] => portb_dout.IN0
xb_pvoe[11] => portb_dout.IN0
xb_pvoe[11] => portb_dout.IN1
xb_pvoe[12] => portb_dout.IN0
xb_pvoe[12] => portb_dout.IN1
xb_pvoe[13] => portb_dout.IN0
xb_pvoe[13] => portb_dout.IN1
xb_pvoe[14] => portc_dout.IN0
xb_pvoe[14] => portc_dout.IN1
xb_pvoe[15] => portc_dout.IN0
xb_pvoe[15] => portc_dout.IN1
xb_pvoe[16] => portc_dout.IN0
xb_pvoe[16] => portc_dout.IN1
xb_pvoe[17] => portc_dout.IN0
xb_pvoe[17] => portc_dout.IN1
xb_pvoe[18] => portc_dout.IN0
xb_pvoe[18] => portc_dout.IN1
xb_pvoe[19] => portc_dout.IN0
xb_pvoe[19] => portc_dout.IN1
xb_pvov[0] => portd_dout.IN1
xb_pvov[1] => portd_dout.IN1
xb_pvov[2] => portd_dout.IN1
xb_pvov[3] => portd_dout.IN1
xb_pvov[4] => portd_dout.IN1
xb_pvov[5] => portd_dout.IN1
xb_pvov[6] => portd_dout.IN1
xb_pvov[7] => portd_dout.IN1
xb_pvov[8] => portb_dout.IN1
xb_pvov[9] => portb_dout.IN1
xb_pvov[10] => portb_dout.IN1
xb_pvov[11] => portb_dout.IN1
xb_pvov[12] => portb_dout.IN1
xb_pvov[13] => portb_dout.IN1
xb_pvov[14] => portc_dout.IN1
xb_pvov[15] => portc_dout.IN1
xb_pvov[16] => portc_dout.IN1
xb_pvov[17] => portc_dout.IN1
xb_pvov[18] => portc_dout.IN1
xb_pvov[19] => portc_dout.IN1
pcint_irq[0] => portb_dieoe[0].IN0
pcint_irq[1] => portb_dieoe[1].IN0
pcint_irq[2] => portb_dieoe[2].IN0
pcint_irq[3] => portb_dieoe[3].IN0
pcint_irq[4] => portb_dieoe[4].IN0
pcint_irq[5] => portb_dieoe[5].IN0
pcint_irq[6] => ~NO_FANOUT~
pcint_irq[7] => ~NO_FANOUT~
pcint_irq[8] => portc_dieov[0].IN0
pcint_irq[9] => portc_dieov[1].IN0
pcint_irq[10] => portc_dieov[2].IN0
pcint_irq[11] => portc_dieov[3].IN0
pcint_irq[12] => portc_dieov[4].IN0
pcint_irq[13] => portc_dieov[5].IN0
pcint_irq[14] => ~NO_FANOUT~
pcint_irq[15] => ~NO_FANOUT~
pcint_irq[16] => portd_dieoe[0].IN0
pcint_irq[17] => portd_dieoe[1].IN0
pcint_irq[18] => portd_dieoe.IN0
pcint_irq[19] => portd_dieoe.IN0
pcint_irq[20] => portd_dieoe[4].IN0
pcint_irq[21] => portd_dieoe[5].IN0
pcint_irq[22] => portd_dieoe[6].IN0
pcint_irq[23] => portd_dieoe[7].IN0
pcie0 => portb_dieoe[5].IN1
pcie0 => portb_dieoe[4].IN1
pcie0 => portb_dieoe[3].IN1
pcie0 => portb_dieoe[2].IN1
pcie0 => portb_dieoe[1].IN1
pcie0 => portb_dieoe[0].IN1
pcie1 => portc_dieov[5].IN1
pcie1 => portc_dieov[4].IN1
pcie1 => portc_dieov[3].IN1
pcie1 => portc_dieov[2].IN1
pcie1 => portc_dieov[1].IN1
pcie1 => portc_dieov[0].IN1
pcie1 => portd_dieoe.IN1
pcie2 => portd_dieoe[7].IN1
pcie2 => portd_dieoe[6].IN1
pcie2 => portd_dieoe[5].IN1
pcie2 => portd_dieoe[4].IN1
pcie2 => portd_dieoe.IN1
pcie2 => portd_dieoe[1].IN1
pcie2 => portd_dieoe[0].IN1
pcint_rcv[0] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[1] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[2] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[3] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[4] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[5] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[6] <= <GND>
pcint_rcv[7] <= <GND>
pcint_rcv[8] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[9] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[10] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[11] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[12] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[13] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[14] <= <GND>
pcint_rcv[15] <= <GND>
pcint_rcv[16] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[17] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[18] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[19] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[20] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[21] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[22] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[23] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
spe => portb_ddoe[5].IN0
spe => portb_pvoe[5].IN0
spe => portb_pvoe[4].IN0
spe => portb_ddoe[3].IN0
spe => portb_pvov.IN0
spe => portb_ddoe[2].IN0
spe => portb_oe.IN1
spe => portb_oe.IN1
spimaster => portb_pvoe[5].IN1
spimaster => portb_ddov[4].OUTPUTSELECT
spimaster => portb_ddoe[5].IN1
spimaster => portb_pvoe[4].IN1
spimaster => portb_ddoe[2].IN1
spimaster => portb_ddoe[3].IN1
scko => portb_dout.IN1
misoo => portb_dout.IN1
mosio => portb_pvov.IN1
scki <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
misoi <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
mosii <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
ss_b <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
OC2A_enable => portb_pvoe[3].IN1
OC2A_pin => portb_pvov[3].IN1
OC1B_enable => portb_dout.IN0
OC1B_enable => portb_dout.IN1
OC1B_pin => portb_dout.IN1
OC1A_enable => portb_dout.IN0
OC1A_enable => portb_dout.IN1
OC1A_pin => portb_dout.IN1
ICP1_pin <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
PIN13LED <= PIN13LED.DB_MAX_OUTPUT_PORT_TYPE
twen => SDA.IN0
twen => SCL.IN0
twen => I2C_ENABLE.IN1
sdain <= sdain.DB_MAX_OUTPUT_PORT_TYPE
sdaout => SDA.IN1
sclin <= sclin.DB_MAX_OUTPUT_PORT_TYPE
sclout => SCL.IN1
I2C_ENABLE <= I2C_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
UMSEL => portd_dout.IN0
UMSEL => portd_dout.IN1
xcko => portd_dout.IN1
xck_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
T1_pin <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
T0_pin <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
OC2B_enable => portd_dout.IN0
OC2B_enable => portd_dout.IN1
OC2B_pin => portd_dout.IN1
OC0B_enable => portd_dout.IN0
OC0B_enable => portd_dout.IN1
OC0B_pin => portd_dout.IN1
OC0A_enable => portd_dout.IN0
OC0A_enable => portd_dout.IN1
OC0A_pin => portd_dout.IN1
INT1_enable => portd_dieoe[3].IN1
INT1_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
INT0_enable => portd_dieoe[2].IN1
INT0_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_en => portd_dout.IN0
uart_tx_en => portd_dout.IN1
uart_tx_en => portd_oe.IN1
uart_tx_en => portd_oe.IN1
TXD => portd_dout.IN1
uart_rx_en => portd_oe.IN1
RXD_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_d_mem:d_mem_inst
cp2 => cp2.IN1
ce => ce.IN1
address[0] => addr_tmp[0].IN1
address[1] => addr_tmp[1].IN1
address[2] => addr_tmp[2].IN1
address[3] => addr_tmp[3].IN1
address[4] => addr_tmp[4].IN1
address[5] => addr_tmp[5].IN1
address[6] => addr_tmp[6].IN1
address[7] => addr_tmp[7].IN1
address[8] => addr_tmp[8].IN1
address[9] => addr_tmp[9].IN1
address[10] => addr_tmp[10].IN1
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= altsyncram:altsyncram_inst.q_a
dout[1] <= altsyncram:altsyncram_inst.q_a
dout[2] <= altsyncram:altsyncram_inst.q_a
dout[3] <= altsyncram:altsyncram_inst.q_a
dout[4] <= altsyncram:altsyncram_inst.q_a
dout[5] <= altsyncram:altsyncram_inst.q_a
dout[6] <= altsyncram:altsyncram_inst.q_a
dout[7] <= altsyncram:altsyncram_inst.q_a
we => we.IN1


|xlr8_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst
wren_a => altsyncram_s4h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s4h1:auto_generated.data_a[0]
data_a[1] => altsyncram_s4h1:auto_generated.data_a[1]
data_a[2] => altsyncram_s4h1:auto_generated.data_a[2]
data_a[3] => altsyncram_s4h1:auto_generated.data_a[3]
data_a[4] => altsyncram_s4h1:auto_generated.data_a[4]
data_a[5] => altsyncram_s4h1:auto_generated.data_a[5]
data_a[6] => altsyncram_s4h1:auto_generated.data_a[6]
data_a[7] => altsyncram_s4h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_s4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_s4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_s4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_s4h1:auto_generated.address_a[4]
address_a[5] => altsyncram_s4h1:auto_generated.address_a[5]
address_a[6] => altsyncram_s4h1:auto_generated.address_a[6]
address_a[7] => altsyncram_s4h1:auto_generated.address_a[7]
address_a[8] => altsyncram_s4h1:auto_generated.address_a[8]
address_a[9] => altsyncram_s4h1:auto_generated.address_a[9]
address_a[10] => altsyncram_s4h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_s4h1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s4h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|xlr8_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|xlr8_top|xlr8_p_mem:p_mem_inst
clk => ram2p16384x16:ram16k.ram2p16384x16_inst.clock
rst_flash_n => ~NO_FANOUT~
pm_core_rd_addr[0] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[0]
pm_core_rd_addr[1] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[1]
pm_core_rd_addr[2] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[2]
pm_core_rd_addr[3] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[3]
pm_core_rd_addr[4] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[4]
pm_core_rd_addr[5] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[5]
pm_core_rd_addr[6] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[6]
pm_core_rd_addr[7] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[7]
pm_core_rd_addr[8] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[8]
pm_core_rd_addr[9] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[9]
pm_core_rd_addr[10] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[10]
pm_core_rd_addr[11] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[11]
pm_core_rd_addr[12] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[12]
pm_core_rd_addr[13] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_b[13]
pm_core_rd_addr[14] => ~NO_FANOUT~
pm_core_rd_addr[15] => ~NO_FANOUT~
pm_core_rd_data[0] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[0]
pm_core_rd_data[1] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[1]
pm_core_rd_data[2] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[2]
pm_core_rd_data[3] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[3]
pm_core_rd_data[4] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[4]
pm_core_rd_data[5] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[5]
pm_core_rd_data[6] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[6]
pm_core_rd_data[7] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[7]
pm_core_rd_data[8] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[8]
pm_core_rd_data[9] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[9]
pm_core_rd_data[10] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[10]
pm_core_rd_data[11] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[11]
pm_core_rd_data[12] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[12]
pm_core_rd_data[13] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[13]
pm_core_rd_data[14] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[14]
pm_core_rd_data[15] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_b[15]
pm_ce => ~NO_FANOUT~
pm_wr => ram2p16384x16:ram16k.ram2p16384x16_inst.wren_a
pm_wr_data[0] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[0]
pm_wr_data[1] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[1]
pm_wr_data[2] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[2]
pm_wr_data[3] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[3]
pm_wr_data[4] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[4]
pm_wr_data[5] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[5]
pm_wr_data[6] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[6]
pm_wr_data[7] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[7]
pm_wr_data[8] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[8]
pm_wr_data[9] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[9]
pm_wr_data[10] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[10]
pm_wr_data[11] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[11]
pm_wr_data[12] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[12]
pm_wr_data[13] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[13]
pm_wr_data[14] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[14]
pm_wr_data[15] => ram2p16384x16:ram16k.ram2p16384x16_inst.data_a[15]
pm_addr[0] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[0]
pm_addr[1] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[1]
pm_addr[2] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[2]
pm_addr[3] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[3]
pm_addr[4] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[4]
pm_addr[5] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[5]
pm_addr[6] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[6]
pm_addr[7] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[7]
pm_addr[8] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[8]
pm_addr[9] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[9]
pm_addr[10] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[10]
pm_addr[11] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[11]
pm_addr[12] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[12]
pm_addr[13] => ram2p16384x16:ram16k.ram2p16384x16_inst.address_a[13]
pm_addr[14] => ~NO_FANOUT~
pm_addr[15] => ~NO_FANOUT~
pm_rd_data[0] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[0]
pm_rd_data[1] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[1]
pm_rd_data[2] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[2]
pm_rd_data[3] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[3]
pm_rd_data[4] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[4]
pm_rd_data[5] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[5]
pm_rd_data[6] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[6]
pm_rd_data[7] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[7]
pm_rd_data[8] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[8]
pm_rd_data[9] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[9]
pm_rd_data[10] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[10]
pm_rd_data[11] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[11]
pm_rd_data[12] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[12]
pm_rd_data[13] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[13]
pm_rd_data[14] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[14]
pm_rd_data[15] <= ram2p16384x16:ram16k.ram2p16384x16_inst.q_a[15]


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component
wren_a => altsyncram_4hh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_4hh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4hh2:auto_generated.data_a[0]
data_a[1] => altsyncram_4hh2:auto_generated.data_a[1]
data_a[2] => altsyncram_4hh2:auto_generated.data_a[2]
data_a[3] => altsyncram_4hh2:auto_generated.data_a[3]
data_a[4] => altsyncram_4hh2:auto_generated.data_a[4]
data_a[5] => altsyncram_4hh2:auto_generated.data_a[5]
data_a[6] => altsyncram_4hh2:auto_generated.data_a[6]
data_a[7] => altsyncram_4hh2:auto_generated.data_a[7]
data_a[8] => altsyncram_4hh2:auto_generated.data_a[8]
data_a[9] => altsyncram_4hh2:auto_generated.data_a[9]
data_a[10] => altsyncram_4hh2:auto_generated.data_a[10]
data_a[11] => altsyncram_4hh2:auto_generated.data_a[11]
data_a[12] => altsyncram_4hh2:auto_generated.data_a[12]
data_a[13] => altsyncram_4hh2:auto_generated.data_a[13]
data_a[14] => altsyncram_4hh2:auto_generated.data_a[14]
data_a[15] => altsyncram_4hh2:auto_generated.data_a[15]
data_b[0] => altsyncram_4hh2:auto_generated.data_b[0]
data_b[1] => altsyncram_4hh2:auto_generated.data_b[1]
data_b[2] => altsyncram_4hh2:auto_generated.data_b[2]
data_b[3] => altsyncram_4hh2:auto_generated.data_b[3]
data_b[4] => altsyncram_4hh2:auto_generated.data_b[4]
data_b[5] => altsyncram_4hh2:auto_generated.data_b[5]
data_b[6] => altsyncram_4hh2:auto_generated.data_b[6]
data_b[7] => altsyncram_4hh2:auto_generated.data_b[7]
data_b[8] => altsyncram_4hh2:auto_generated.data_b[8]
data_b[9] => altsyncram_4hh2:auto_generated.data_b[9]
data_b[10] => altsyncram_4hh2:auto_generated.data_b[10]
data_b[11] => altsyncram_4hh2:auto_generated.data_b[11]
data_b[12] => altsyncram_4hh2:auto_generated.data_b[12]
data_b[13] => altsyncram_4hh2:auto_generated.data_b[13]
data_b[14] => altsyncram_4hh2:auto_generated.data_b[14]
data_b[15] => altsyncram_4hh2:auto_generated.data_b[15]
address_a[0] => altsyncram_4hh2:auto_generated.address_a[0]
address_a[1] => altsyncram_4hh2:auto_generated.address_a[1]
address_a[2] => altsyncram_4hh2:auto_generated.address_a[2]
address_a[3] => altsyncram_4hh2:auto_generated.address_a[3]
address_a[4] => altsyncram_4hh2:auto_generated.address_a[4]
address_a[5] => altsyncram_4hh2:auto_generated.address_a[5]
address_a[6] => altsyncram_4hh2:auto_generated.address_a[6]
address_a[7] => altsyncram_4hh2:auto_generated.address_a[7]
address_a[8] => altsyncram_4hh2:auto_generated.address_a[8]
address_a[9] => altsyncram_4hh2:auto_generated.address_a[9]
address_a[10] => altsyncram_4hh2:auto_generated.address_a[10]
address_a[11] => altsyncram_4hh2:auto_generated.address_a[11]
address_a[12] => altsyncram_4hh2:auto_generated.address_a[12]
address_a[13] => altsyncram_4hh2:auto_generated.address_a[13]
address_b[0] => altsyncram_4hh2:auto_generated.address_b[0]
address_b[1] => altsyncram_4hh2:auto_generated.address_b[1]
address_b[2] => altsyncram_4hh2:auto_generated.address_b[2]
address_b[3] => altsyncram_4hh2:auto_generated.address_b[3]
address_b[4] => altsyncram_4hh2:auto_generated.address_b[4]
address_b[5] => altsyncram_4hh2:auto_generated.address_b[5]
address_b[6] => altsyncram_4hh2:auto_generated.address_b[6]
address_b[7] => altsyncram_4hh2:auto_generated.address_b[7]
address_b[8] => altsyncram_4hh2:auto_generated.address_b[8]
address_b[9] => altsyncram_4hh2:auto_generated.address_b[9]
address_b[10] => altsyncram_4hh2:auto_generated.address_b[10]
address_b[11] => altsyncram_4hh2:auto_generated.address_b[11]
address_b[12] => altsyncram_4hh2:auto_generated.address_b[12]
address_b[13] => altsyncram_4hh2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4hh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4hh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_4hh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_4hh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_4hh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_4hh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_4hh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_4hh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_4hh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_4hh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_4hh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_4hh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_4hh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_4hh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_4hh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_4hh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_4hh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_4hh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_4hh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_4hh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_4hh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_4hh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_4hh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_4hh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_4hh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_4hh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_4hh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_4hh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_4hh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_4hh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_4hh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_4hh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_4hh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_97a:decode2.data[0]
address_a[13] => decode_2j9:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_97a:decode3.data[0]
address_b[13] => decode_2j9:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a24.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a25.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a26.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a27.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a28.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a29.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a30.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a31.PORTBDATAIN
q_a[0] <= mux_83b:mux4.result[0]
q_a[1] <= mux_83b:mux4.result[1]
q_a[2] <= mux_83b:mux4.result[2]
q_a[3] <= mux_83b:mux4.result[3]
q_a[4] <= mux_83b:mux4.result[4]
q_a[5] <= mux_83b:mux4.result[5]
q_a[6] <= mux_83b:mux4.result[6]
q_a[7] <= mux_83b:mux4.result[7]
q_a[8] <= mux_83b:mux4.result[8]
q_a[9] <= mux_83b:mux4.result[9]
q_a[10] <= mux_83b:mux4.result[10]
q_a[11] <= mux_83b:mux4.result[11]
q_a[12] <= mux_83b:mux4.result[12]
q_a[13] <= mux_83b:mux4.result[13]
q_a[14] <= mux_83b:mux4.result[14]
q_a[15] <= mux_83b:mux4.result[15]
q_b[0] <= mux_83b:mux5.result[0]
q_b[1] <= mux_83b:mux5.result[1]
q_b[2] <= mux_83b:mux5.result[2]
q_b[3] <= mux_83b:mux5.result[3]
q_b[4] <= mux_83b:mux5.result[4]
q_b[5] <= mux_83b:mux5.result[5]
q_b[6] <= mux_83b:mux5.result[6]
q_b[7] <= mux_83b:mux5.result[7]
q_b[8] <= mux_83b:mux5.result[8]
q_b[9] <= mux_83b:mux5.result[9]
q_b[10] <= mux_83b:mux5.result[10]
q_b[11] <= mux_83b:mux5.result[11]
q_b[12] <= mux_83b:mux5.result[12]
q_b[13] <= mux_83b:mux5.result[13]
q_b[14] <= mux_83b:mux5.result[14]
q_b[15] <= mux_83b:mux5.result[15]
wren_a => decode_97a:decode2.enable
wren_b => decode_97a:decode3.enable


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_2j9:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_2j9:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst
nrst => ~NO_FANOUT~
clk => ~NO_FANOUT~
en16mhz => ~NO_FANOUT~
en128khz => ~NO_FANOUT~
clk_adcref => ~NO_FANOUT~
locked_adcref => ~NO_FANOUT~
pwr_on_nrst => ~NO_FANOUT~
core_rstn <= <GND>
rst_flash_n <= <GND>
portb_portx[0] <= <GND>
portb_portx[1] <= <GND>
portb_portx[2] <= <GND>
portb_portx[3] <= <GND>
portb_portx[4] <= <GND>
portb_portx[5] <= <GND>
portb_ddrx[0] <= <GND>
portb_ddrx[1] <= <GND>
portb_ddrx[2] <= <GND>
portb_ddrx[3] <= <GND>
portb_ddrx[4] <= <GND>
portb_ddrx[5] <= <GND>
portb_pinx[0] => ~NO_FANOUT~
portb_pinx[1] => ~NO_FANOUT~
portb_pinx[2] => ~NO_FANOUT~
portb_pinx[3] => ~NO_FANOUT~
portb_pinx[4] => ~NO_FANOUT~
portb_pinx[5] => ~NO_FANOUT~
portc_portx[0] <= <GND>
portc_portx[1] <= <GND>
portc_portx[2] <= <GND>
portc_portx[3] <= <GND>
portc_portx[4] <= <GND>
portc_portx[5] <= <GND>
portc_ddrx[0] <= <GND>
portc_ddrx[1] <= <GND>
portc_ddrx[2] <= <GND>
portc_ddrx[3] <= <GND>
portc_ddrx[4] <= <GND>
portc_ddrx[5] <= <GND>
portc_pinx[0] => ~NO_FANOUT~
portc_pinx[1] => ~NO_FANOUT~
portc_pinx[2] => ~NO_FANOUT~
portc_pinx[3] => ~NO_FANOUT~
portc_pinx[4] => ~NO_FANOUT~
portc_pinx[5] => ~NO_FANOUT~
portd_portx[0] <= <GND>
portd_portx[1] <= <GND>
portd_portx[2] <= <GND>
portd_portx[3] <= <GND>
portd_portx[4] <= <GND>
portd_portx[5] <= <GND>
portd_portx[6] <= <GND>
portd_portx[7] <= <GND>
portd_ddrx[0] <= <GND>
portd_ddrx[1] <= <GND>
portd_ddrx[2] <= <GND>
portd_ddrx[3] <= <GND>
portd_ddrx[4] <= <GND>
portd_ddrx[5] <= <GND>
portd_ddrx[6] <= <GND>
portd_ddrx[7] <= <GND>
portd_pinx[0] => ~NO_FANOUT~
portd_pinx[1] => ~NO_FANOUT~
portd_pinx[2] => ~NO_FANOUT~
portd_pinx[3] => ~NO_FANOUT~
portd_pinx[4] => ~NO_FANOUT~
portd_pinx[5] => ~NO_FANOUT~
portd_pinx[6] => ~NO_FANOUT~
portd_pinx[7] => ~NO_FANOUT~
ADCD[0] <= <GND>
ADCD[1] <= <GND>
ADCD[2] <= <GND>
ADCD[3] <= <GND>
ADCD[4] <= <GND>
ADCD[5] <= <GND>
ANA_UP <= <GND>
T0_pin => ~NO_FANOUT~
T1_pin => ~NO_FANOUT~
ICP1_pin => ~NO_FANOUT~
OC0A_pin <= <GND>
OC0B_pin <= <GND>
OC1A_pin <= <GND>
OC1B_pin <= <GND>
OC2A_pin <= <GND>
OC2B_pin <= <GND>
OC0A_enable <= <GND>
OC0B_enable <= <GND>
OC1A_enable <= <GND>
OC1B_enable <= <GND>
OC2A_enable <= <GND>
OC2B_enable <= <GND>
rxd => ~NO_FANOUT~
uart_rx_en <= <GND>
txd <= <GND>
uart_tx_en <= <GND>
misoi => ~NO_FANOUT~
mosii => ~NO_FANOUT~
scki => ~NO_FANOUT~
ss_b => ~NO_FANOUT~
misoo <= <GND>
mosio <= <GND>
scko <= <GND>
spe <= <GND>
spimaster <= <GND>
twen <= <GND>
sdain => ~NO_FANOUT~
sdaout <= <GND>
sclin => ~NO_FANOUT~
sclout <= <GND>
pcint_rcv[0] => ~NO_FANOUT~
pcint_rcv[1] => ~NO_FANOUT~
pcint_rcv[2] => ~NO_FANOUT~
pcint_rcv[3] => ~NO_FANOUT~
pcint_rcv[4] => ~NO_FANOUT~
pcint_rcv[5] => ~NO_FANOUT~
pcint_rcv[6] => ~NO_FANOUT~
pcint_rcv[7] => ~NO_FANOUT~
pcint_rcv[8] => ~NO_FANOUT~
pcint_rcv[9] => ~NO_FANOUT~
pcint_rcv[10] => ~NO_FANOUT~
pcint_rcv[11] => ~NO_FANOUT~
pcint_rcv[12] => ~NO_FANOUT~
pcint_rcv[13] => ~NO_FANOUT~
pcint_rcv[14] => ~NO_FANOUT~
pcint_rcv[15] => ~NO_FANOUT~
pcint_rcv[16] => ~NO_FANOUT~
pcint_rcv[17] => ~NO_FANOUT~
pcint_rcv[18] => ~NO_FANOUT~
pcint_rcv[19] => ~NO_FANOUT~
pcint_rcv[20] => ~NO_FANOUT~
pcint_rcv[21] => ~NO_FANOUT~
pcint_rcv[22] => ~NO_FANOUT~
pcint_rcv[23] => ~NO_FANOUT~
pcmsk[0] <= <GND>
pcmsk[1] <= <GND>
pcmsk[2] <= <GND>
pcmsk[3] <= <GND>
pcmsk[4] <= <GND>
pcmsk[5] <= <GND>
pcmsk[6] <= <GND>
pcmsk[7] <= <GND>
pcmsk[8] <= <GND>
pcmsk[9] <= <GND>
pcmsk[10] <= <GND>
pcmsk[11] <= <GND>
pcmsk[12] <= <GND>
pcmsk[13] <= <GND>
pcmsk[14] <= <GND>
pcmsk[15] <= <GND>
pcmsk[16] <= <GND>
pcmsk[17] <= <GND>
pcmsk[18] <= <GND>
pcmsk[19] <= <GND>
pcmsk[20] <= <GND>
pcmsk[21] <= <GND>
pcmsk[22] <= <GND>
pcmsk[23] <= <GND>
pcie[0] <= <GND>
pcie[1] <= <GND>
pcie[2] <= <GND>
eimsk[0] <= <GND>
eimsk[1] <= <GND>
pm_ce <= <GND>
pm_wr <= <GND>
pm_wr_data[0] <= <GND>
pm_wr_data[1] <= <GND>
pm_wr_data[2] <= <GND>
pm_wr_data[3] <= <GND>
pm_wr_data[4] <= <GND>
pm_wr_data[5] <= <GND>
pm_wr_data[6] <= <GND>
pm_wr_data[7] <= <GND>
pm_wr_data[8] <= <GND>
pm_wr_data[9] <= <GND>
pm_wr_data[10] <= <GND>
pm_wr_data[11] <= <GND>
pm_wr_data[12] <= <GND>
pm_wr_data[13] <= <GND>
pm_wr_data[14] <= <GND>
pm_wr_data[15] <= <GND>
pm_addr[0] <= <GND>
pm_addr[1] <= <GND>
pm_addr[2] <= <GND>
pm_addr[3] <= <GND>
pm_addr[4] <= <GND>
pm_addr[5] <= <GND>
pm_addr[6] <= <GND>
pm_addr[7] <= <GND>
pm_addr[8] <= <GND>
pm_addr[9] <= <GND>
pm_addr[10] <= <GND>
pm_addr[11] <= <GND>
pm_addr[12] <= <GND>
pm_addr[13] <= <GND>
pm_addr[14] <= <GND>
pm_addr[15] <= <GND>
pm_rd_data[0] => ~NO_FANOUT~
pm_rd_data[1] => ~NO_FANOUT~
pm_rd_data[2] => ~NO_FANOUT~
pm_rd_data[3] => ~NO_FANOUT~
pm_rd_data[4] => ~NO_FANOUT~
pm_rd_data[5] => ~NO_FANOUT~
pm_rd_data[6] => ~NO_FANOUT~
pm_rd_data[7] => ~NO_FANOUT~
pm_rd_data[8] => ~NO_FANOUT~
pm_rd_data[9] => ~NO_FANOUT~
pm_rd_data[10] => ~NO_FANOUT~
pm_rd_data[11] => ~NO_FANOUT~
pm_rd_data[12] => ~NO_FANOUT~
pm_rd_data[13] => ~NO_FANOUT~
pm_rd_data[14] => ~NO_FANOUT~
pm_rd_data[15] => ~NO_FANOUT~
pm_core_rd_addr[0] <= <GND>
pm_core_rd_addr[1] <= <GND>
pm_core_rd_addr[2] <= <GND>
pm_core_rd_addr[3] <= <GND>
pm_core_rd_addr[4] <= <GND>
pm_core_rd_addr[5] <= <GND>
pm_core_rd_addr[6] <= <GND>
pm_core_rd_addr[7] <= <GND>
pm_core_rd_addr[8] <= <GND>
pm_core_rd_addr[9] <= <GND>
pm_core_rd_addr[10] <= <GND>
pm_core_rd_addr[11] <= <GND>
pm_core_rd_addr[12] <= <GND>
pm_core_rd_addr[13] <= <GND>
pm_core_rd_addr[14] <= <GND>
pm_core_rd_addr[15] <= <GND>
pm_core_rd_data[0] => ~NO_FANOUT~
pm_core_rd_data[1] => ~NO_FANOUT~
pm_core_rd_data[2] => ~NO_FANOUT~
pm_core_rd_data[3] => ~NO_FANOUT~
pm_core_rd_data[4] => ~NO_FANOUT~
pm_core_rd_data[5] => ~NO_FANOUT~
pm_core_rd_data[6] => ~NO_FANOUT~
pm_core_rd_data[7] => ~NO_FANOUT~
pm_core_rd_data[8] => ~NO_FANOUT~
pm_core_rd_data[9] => ~NO_FANOUT~
pm_core_rd_data[10] => ~NO_FANOUT~
pm_core_rd_data[11] => ~NO_FANOUT~
pm_core_rd_data[12] => ~NO_FANOUT~
pm_core_rd_data[13] => ~NO_FANOUT~
pm_core_rd_data[14] => ~NO_FANOUT~
pm_core_rd_data[15] => ~NO_FANOUT~
dm_adr[0] <= <GND>
dm_adr[1] <= <GND>
dm_adr[2] <= <GND>
dm_adr[3] <= <GND>
dm_adr[4] <= <GND>
dm_adr[5] <= <GND>
dm_adr[6] <= <GND>
dm_adr[7] <= <GND>
dm_adr[8] <= <GND>
dm_adr[9] <= <GND>
dm_adr[10] <= <GND>
dm_adr[11] <= <GND>
dm_adr[12] <= <GND>
dm_adr[13] <= <GND>
dm_adr[14] <= <GND>
dm_adr[15] <= <GND>
dm_dout[0] <= <GND>
dm_dout[1] <= <GND>
dm_dout[2] <= <GND>
dm_dout[3] <= <GND>
dm_dout[4] <= <GND>
dm_dout[5] <= <GND>
dm_dout[6] <= <GND>
dm_dout[7] <= <GND>
dm_din[0] => ~NO_FANOUT~
dm_din[1] => ~NO_FANOUT~
dm_din[2] => ~NO_FANOUT~
dm_din[3] => ~NO_FANOUT~
dm_din[4] => ~NO_FANOUT~
dm_din[5] => ~NO_FANOUT~
dm_din[6] => ~NO_FANOUT~
dm_din[7] => ~NO_FANOUT~
dm_ce <= <GND>
dm_we <= <GND>
core_ramadr_lo8[0] <= <GND>
core_ramadr_lo8[1] <= <GND>
core_ramadr_lo8[2] <= <GND>
core_ramadr_lo8[3] <= <GND>
core_ramadr_lo8[4] <= <GND>
core_ramadr_lo8[5] <= <GND>
core_ramadr_lo8[6] <= <GND>
core_ramadr_lo8[7] <= <GND>
core_ramre <= <GND>
core_ramwe <= <GND>
core_dm_sel <= <GND>
io_arb_mux_adr[0] <= <GND>
io_arb_mux_adr[1] <= <GND>
io_arb_mux_adr[2] <= <GND>
io_arb_mux_adr[3] <= <GND>
io_arb_mux_adr[4] <= <GND>
io_arb_mux_adr[5] <= <GND>
io_arb_mux_iore <= <GND>
io_arb_mux_iowe <= <GND>
io_arb_mux_dbusout[0] <= <GND>
io_arb_mux_dbusout[1] <= <GND>
io_arb_mux_dbusout[2] <= <GND>
io_arb_mux_dbusout[3] <= <GND>
io_arb_mux_dbusout[4] <= <GND>
io_arb_mux_dbusout[5] <= <GND>
io_arb_mux_dbusout[6] <= <GND>
io_arb_mux_dbusout[7] <= <GND>
stgi_xf_io_slv_dbusout[0] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[1] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[2] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[3] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[4] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[5] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[6] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[7] => ~NO_FANOUT~
stgi_xf_io_slv_out_en => ~NO_FANOUT~
msts_dbusout[0] <= <GND>
msts_dbusout[1] <= <GND>
msts_dbusout[2] <= <GND>
msts_dbusout[3] <= <GND>
msts_dbusout[4] <= <GND>
msts_dbusout[5] <= <GND>
msts_dbusout[6] <= <GND>
msts_dbusout[7] <= <GND>
gprf[0] <= <GND>
gprf[1] <= <GND>
gprf[2] <= <GND>
gprf[3] <= <GND>
gprf[4] <= <GND>
gprf[5] <= <GND>
gprf[6] <= <GND>
gprf[7] <= <GND>
gprf[8] <= <GND>
gprf[9] <= <GND>
gprf[10] <= <GND>
gprf[11] <= <GND>
gprf[12] <= <GND>
gprf[13] <= <GND>
gprf[14] <= <GND>
gprf[15] <= <GND>
gprf[16] <= <GND>
gprf[17] <= <GND>
gprf[18] <= <GND>
gprf[19] <= <GND>
gprf[20] <= <GND>
gprf[21] <= <GND>
gprf[22] <= <GND>
gprf[23] <= <GND>
gprf[24] <= <GND>
gprf[25] <= <GND>
gprf[26] <= <GND>
gprf[27] <= <GND>
gprf[28] <= <GND>
gprf[29] <= <GND>
gprf[30] <= <GND>
gprf[31] <= <GND>
gprf[32] <= <GND>
gprf[33] <= <GND>
gprf[34] <= <GND>
gprf[35] <= <GND>
gprf[36] <= <GND>
gprf[37] <= <GND>
gprf[38] <= <GND>
gprf[39] <= <GND>
gprf[40] <= <GND>
gprf[41] <= <GND>
gprf[42] <= <GND>
gprf[43] <= <GND>
gprf[44] <= <GND>
gprf[45] <= <GND>
gprf[46] <= <GND>
gprf[47] <= <GND>
gprf[48] <= <GND>
gprf[49] <= <GND>
gprf[50] <= <GND>
gprf[51] <= <GND>
gprf[52] <= <GND>
gprf[53] <= <GND>
gprf[54] <= <GND>
gprf[55] <= <GND>
gprf[56] <= <GND>
gprf[57] <= <GND>
gprf[58] <= <GND>
gprf[59] <= <GND>
gprf[60] <= <GND>
gprf[61] <= <GND>
gprf[62] <= <GND>
gprf[63] <= <GND>
gprf[64] <= <GND>
gprf[65] <= <GND>
gprf[66] <= <GND>
gprf[67] <= <GND>
gprf[68] <= <GND>
gprf[69] <= <GND>
gprf[70] <= <GND>
gprf[71] <= <GND>
gprf[72] <= <GND>
gprf[73] <= <GND>
gprf[74] <= <GND>
gprf[75] <= <GND>
gprf[76] <= <GND>
gprf[77] <= <GND>
gprf[78] <= <GND>
gprf[79] <= <GND>
gprf[80] <= <GND>
gprf[81] <= <GND>
gprf[82] <= <GND>
gprf[83] <= <GND>
gprf[84] <= <GND>
gprf[85] <= <GND>
gprf[86] <= <GND>
gprf[87] <= <GND>
gprf[88] <= <GND>
gprf[89] <= <GND>
gprf[90] <= <GND>
gprf[91] <= <GND>
gprf[92] <= <GND>
gprf[93] <= <GND>
gprf[94] <= <GND>
gprf[95] <= <GND>
gprf[96] <= <GND>
gprf[97] <= <GND>
gprf[98] <= <GND>
gprf[99] <= <GND>
gprf[100] <= <GND>
gprf[101] <= <GND>
gprf[102] <= <GND>
gprf[103] <= <GND>
gprf[104] <= <GND>
gprf[105] <= <GND>
gprf[106] <= <GND>
gprf[107] <= <GND>
gprf[108] <= <GND>
gprf[109] <= <GND>
gprf[110] <= <GND>
gprf[111] <= <GND>
gprf[112] <= <GND>
gprf[113] <= <GND>
gprf[114] <= <GND>
gprf[115] <= <GND>
gprf[116] <= <GND>
gprf[117] <= <GND>
gprf[118] <= <GND>
gprf[119] <= <GND>
gprf[120] <= <GND>
gprf[121] <= <GND>
gprf[122] <= <GND>
gprf[123] <= <GND>
gprf[124] <= <GND>
gprf[125] <= <GND>
gprf[126] <= <GND>
gprf[127] <= <GND>
gprf[128] <= <GND>
gprf[129] <= <GND>
gprf[130] <= <GND>
gprf[131] <= <GND>
gprf[132] <= <GND>
gprf[133] <= <GND>
gprf[134] <= <GND>
gprf[135] <= <GND>
gprf[136] <= <GND>
gprf[137] <= <GND>
gprf[138] <= <GND>
gprf[139] <= <GND>
gprf[140] <= <GND>
gprf[141] <= <GND>
gprf[142] <= <GND>
gprf[143] <= <GND>
gprf[144] <= <GND>
gprf[145] <= <GND>
gprf[146] <= <GND>
gprf[147] <= <GND>
gprf[148] <= <GND>
gprf[149] <= <GND>
gprf[150] <= <GND>
gprf[151] <= <GND>
gprf[152] <= <GND>
gprf[153] <= <GND>
gprf[154] <= <GND>
gprf[155] <= <GND>
gprf[156] <= <GND>
gprf[157] <= <GND>
gprf[158] <= <GND>
gprf[159] <= <GND>
gprf[160] <= <GND>
gprf[161] <= <GND>
gprf[162] <= <GND>
gprf[163] <= <GND>
gprf[164] <= <GND>
gprf[165] <= <GND>
gprf[166] <= <GND>
gprf[167] <= <GND>
gprf[168] <= <GND>
gprf[169] <= <GND>
gprf[170] <= <GND>
gprf[171] <= <GND>
gprf[172] <= <GND>
gprf[173] <= <GND>
gprf[174] <= <GND>
gprf[175] <= <GND>
gprf[176] <= <GND>
gprf[177] <= <GND>
gprf[178] <= <GND>
gprf[179] <= <GND>
gprf[180] <= <GND>
gprf[181] <= <GND>
gprf[182] <= <GND>
gprf[183] <= <GND>
gprf[184] <= <GND>
gprf[185] <= <GND>
gprf[186] <= <GND>
gprf[187] <= <GND>
gprf[188] <= <GND>
gprf[189] <= <GND>
gprf[190] <= <GND>
gprf[191] <= <GND>
gprf[192] <= <GND>
gprf[193] <= <GND>
gprf[194] <= <GND>
gprf[195] <= <GND>
gprf[196] <= <GND>
gprf[197] <= <GND>
gprf[198] <= <GND>
gprf[199] <= <GND>
gprf[200] <= <GND>
gprf[201] <= <GND>
gprf[202] <= <GND>
gprf[203] <= <GND>
gprf[204] <= <GND>
gprf[205] <= <GND>
gprf[206] <= <GND>
gprf[207] <= <GND>
gprf[208] <= <GND>
gprf[209] <= <GND>
gprf[210] <= <GND>
gprf[211] <= <GND>
gprf[212] <= <GND>
gprf[213] <= <GND>
gprf[214] <= <GND>
gprf[215] <= <GND>
gprf[216] <= <GND>
gprf[217] <= <GND>
gprf[218] <= <GND>
gprf[219] <= <GND>
gprf[220] <= <GND>
gprf[221] <= <GND>
gprf[222] <= <GND>
gprf[223] <= <GND>
gprf[224] <= <GND>
gprf[225] <= <GND>
gprf[226] <= <GND>
gprf[227] <= <GND>
gprf[228] <= <GND>
gprf[229] <= <GND>
gprf[230] <= <GND>
gprf[231] <= <GND>
gprf[232] <= <GND>
gprf[233] <= <GND>
gprf[234] <= <GND>
gprf[235] <= <GND>
gprf[236] <= <GND>
gprf[237] <= <GND>
gprf[238] <= <GND>
gprf[239] <= <GND>
gprf[240] <= <GND>
gprf[241] <= <GND>
gprf[242] <= <GND>
gprf[243] <= <GND>
gprf[244] <= <GND>
gprf[245] <= <GND>
gprf[246] <= <GND>
gprf[247] <= <GND>
gprf[248] <= <GND>
gprf[249] <= <GND>
gprf[250] <= <GND>
gprf[251] <= <GND>
gprf[252] <= <GND>
gprf[253] <= <GND>
gprf[254] <= <GND>
gprf[255] <= <GND>
xb_info[0] => ~NO_FANOUT~
xb_info[1] => ~NO_FANOUT~
xb_info[2] => ~NO_FANOUT~
xb_info[3] => ~NO_FANOUT~
xb_info[4] => ~NO_FANOUT~
xb_info[5] => ~NO_FANOUT~
xb_info[6] => ~NO_FANOUT~
xb_info[7] => ~NO_FANOUT~
xb_info[8] => ~NO_FANOUT~
xb_info[9] => ~NO_FANOUT~
xb_info[10] => ~NO_FANOUT~
xb_info[11] => ~NO_FANOUT~
xb_info[12] => ~NO_FANOUT~
xb_info[13] => ~NO_FANOUT~
xb_info[14] => ~NO_FANOUT~
xb_info[15] => ~NO_FANOUT~
xb_info[16] => ~NO_FANOUT~
xb_info[17] => ~NO_FANOUT~
xb_info[18] => ~NO_FANOUT~
xb_info[19] => ~NO_FANOUT~
xb_info[20] => ~NO_FANOUT~
xb_info[21] => ~NO_FANOUT~
xb_info[22] => ~NO_FANOUT~
xb_info[23] => ~NO_FANOUT~
debug_bus[0] <= <GND>
debug_bus[1] <= <GND>
debug_bus[2] <= <GND>
debug_bus[3] <= <GND>
debug_bus[4] <= <GND>
debug_bus[5] <= <GND>
debug_bus[6] <= <GND>
debug_bus[7] <= <GND>
debug_bus[8] <= <GND>
debug_bus[9] <= <GND>
debug_bus[10] <= <GND>
debug_bus[11] <= <GND>
debug_bus[12] <= <GND>
debug_bus[13] <= <GND>
debug_bus[14] <= <GND>
debug_bus[15] <= <GND>
debug_bus[16] <= <GND>
debug_bus[17] <= <GND>
debug_bus[18] <= <GND>
debug_bus[19] <= <GND>
debug_bus[20] <= <GND>
debug_bus[21] <= <GND>
debug_bus[22] <= <GND>
debug_bus[23] <= <GND>


|xlr8_top|xlr8_gpio:gpio_inst
clk => GPIOR2[0].CLK
clk => GPIOR2[1].CLK
clk => GPIOR2[2].CLK
clk => GPIOR2[3].CLK
clk => GPIOR2[4].CLK
clk => GPIOR2[5].CLK
clk => GPIOR2[6].CLK
clk => GPIOR2[7].CLK
clk => GPIOR1[0].CLK
clk => GPIOR1[1].CLK
clk => GPIOR1[2].CLK
clk => GPIOR1[3].CLK
clk => GPIOR1[4].CLK
clk => GPIOR1[5].CLK
clk => GPIOR1[6].CLK
clk => GPIOR1[7].CLK
clk => GPIOR0[0].CLK
clk => GPIOR0[1].CLK
clk => GPIOR0[2].CLK
clk => GPIOR0[3].CLK
clk => GPIOR0[4].CLK
clk => GPIOR0[5].CLK
clk => GPIOR0[6].CLK
clk => GPIOR0[7].CLK
clk => intosc_div1024_en~reg0.CLK
rstn => GPIOR0[0].ACLR
rstn => GPIOR0[1].ACLR
rstn => GPIOR0[2].ACLR
rstn => GPIOR0[3].ACLR
rstn => GPIOR0[4].ACLR
rstn => GPIOR0[5].ACLR
rstn => GPIOR0[6].ACLR
rstn => GPIOR0[7].ACLR
rstn => intosc_div1024_en~reg0.ACLR
rstn => GPIOR1[0].ACLR
rstn => GPIOR1[1].ACLR
rstn => GPIOR1[2].ACLR
rstn => GPIOR1[3].ACLR
rstn => GPIOR1[4].ACLR
rstn => GPIOR1[5].ACLR
rstn => GPIOR1[6].ACLR
rstn => GPIOR1[7].ACLR
rstn => GPIOR2[0].ACLR
rstn => GPIOR2[1].ACLR
rstn => GPIOR2[2].ACLR
rstn => GPIOR2[3].ACLR
rstn => GPIOR2[4].ACLR
rstn => GPIOR2[5].ACLR
rstn => GPIOR2[6].ACLR
rstn => GPIOR2[7].ACLR
clken => always1.IN1
clken => always2.IN1
clken => always3.IN1
clken => always4.IN1
adr[0] => Equal0.IN5
adr[0] => Equal1.IN5
adr[0] => Equal2.IN3
adr[0] => Equal3.IN2
adr[1] => Equal0.IN3
adr[1] => Equal1.IN2
adr[1] => Equal2.IN2
adr[1] => Equal3.IN5
adr[2] => Equal0.IN2
adr[2] => Equal1.IN4
adr[2] => Equal2.IN5
adr[2] => Equal3.IN4
adr[3] => Equal0.IN1
adr[3] => Equal1.IN1
adr[3] => Equal2.IN1
adr[3] => Equal3.IN1
adr[4] => Equal0.IN0
adr[4] => Equal1.IN3
adr[4] => Equal2.IN4
adr[4] => Equal3.IN3
adr[5] => Equal0.IN4
adr[5] => Equal1.IN0
adr[5] => Equal2.IN0
adr[5] => Equal3.IN0
dbus_in[0] => intosc_div1024_en~reg0.DATAIN
dbus_in[0] => GPIOR0[0].DATAIN
dbus_in[0] => GPIOR1[0].DATAIN
dbus_in[0] => GPIOR2[0].DATAIN
dbus_in[1] => GPIOR0[1].DATAIN
dbus_in[1] => GPIOR1[1].DATAIN
dbus_in[1] => GPIOR2[1].DATAIN
dbus_in[2] => GPIOR0[2].DATAIN
dbus_in[2] => GPIOR1[2].DATAIN
dbus_in[2] => GPIOR2[2].DATAIN
dbus_in[3] => GPIOR0[3].DATAIN
dbus_in[3] => GPIOR1[3].DATAIN
dbus_in[3] => GPIOR2[3].DATAIN
dbus_in[4] => GPIOR0[4].DATAIN
dbus_in[4] => GPIOR1[4].DATAIN
dbus_in[4] => GPIOR2[4].DATAIN
dbus_in[5] => GPIOR0[5].DATAIN
dbus_in[5] => GPIOR1[5].DATAIN
dbus_in[5] => GPIOR2[5].DATAIN
dbus_in[6] => GPIOR0[6].DATAIN
dbus_in[6] => GPIOR1[6].DATAIN
dbus_in[6] => GPIOR2[6].DATAIN
dbus_in[7] => GPIOR0[7].DATAIN
dbus_in[7] => GPIOR1[7].DATAIN
dbus_in[7] => GPIOR2[7].DATAIN
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
iore => gpior0_re.IN1
iore => gpior1_re.IN1
iore => gpior2_re.IN1
iore => clkspd_re.IN1
iowe => gpior0_we.IN1
iowe => gpior1_we.IN1
iowe => gpior2_we.IN1
iowe => clkspd_we.IN1
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => ~NO_FANOUT~
ramadr[1] => ~NO_FANOUT~
ramadr[2] => ~NO_FANOUT~
ramadr[3] => ~NO_FANOUT~
ramadr[4] => ~NO_FANOUT~
ramadr[5] => ~NO_FANOUT~
ramadr[6] => ~NO_FANOUT~
ramadr[7] => ~NO_FANOUT~
ramre => ~NO_FANOUT~
ramwe => ~NO_FANOUT~
dm_sel => ~NO_FANOUT~
intosc_div1024_en <= intosc_div1024_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_top|xlr8_lfsr:lfsr_inst
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
rstn => rstn.IN1
clk => clk.IN1
clken => always0.IN1
clken => always1.IN0
dbus_in[0] => lfsr_seed.DATAB
dbus_in[0] => lfsr_ctrl[0].DATAIN
dbus_in[1] => lfsr_seed.DATAB
dbus_in[1] => lfsr_ctrl[1].DATAIN
dbus_in[2] => lfsr_seed.DATAB
dbus_in[2] => lfsr_ctrl[2].DATAIN
dbus_in[3] => lfsr_seed.DATAB
dbus_in[3] => lfsr_ctrl[3].DATAIN
dbus_in[4] => lfsr_seed.DATAB
dbus_in[4] => lfsr_ctrl[4].DATAIN
dbus_in[5] => lfsr_seed.DATAB
dbus_in[5] => lfsr_ctrl[5].DATAIN
dbus_in[6] => lfsr_seed.DATAB
dbus_in[6] => lfsr_ctrl[6].DATAIN
dbus_in[7] => lfsr_seed.DATAB
dbus_in[7] => lfsr_ctrl[7].DATAIN
ramadr[0] => Equal0.IN7
ramadr[0] => Equal1.IN3
ramadr[0] => Equal2.IN7
ramadr[1] => Equal0.IN6
ramadr[1] => Equal1.IN7
ramadr[1] => Equal2.IN3
ramadr[2] => Equal0.IN5
ramadr[2] => Equal1.IN6
ramadr[2] => Equal2.IN6
ramadr[3] => Equal0.IN4
ramadr[3] => Equal1.IN5
ramadr[3] => Equal2.IN5
ramadr[4] => Equal0.IN3
ramadr[4] => Equal1.IN4
ramadr[4] => Equal2.IN4
ramadr[5] => Equal0.IN2
ramadr[5] => Equal1.IN2
ramadr[5] => Equal2.IN2
ramadr[6] => Equal0.IN1
ramadr[6] => Equal1.IN1
ramadr[6] => Equal2.IN1
ramadr[7] => Equal0.IN0
ramadr[7] => Equal1.IN0
ramadr[7] => Equal2.IN0
ramre => ctrl_re.IN1
ramre => seed_re.IN1
ramre => data_re.IN1
ramwe => ctrl_we.IN1
ramwe => seed_we.IN1
dm_sel => ctrl_sel.IN1
dm_sel => seed_sel.IN1
dm_sel => data_sel.IN1


|xlr8_top|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst
clk => lfsr_data[0]~reg0.CLK
clk => lfsr_data[1]~reg0.CLK
clk => lfsr_data[2]~reg0.CLK
clk => lfsr_data[3]~reg0.CLK
clk => lfsr_data[4]~reg0.CLK
clk => lfsr_data[5]~reg0.CLK
clk => lfsr_data[6]~reg0.CLK
clk => lfsr_data[7]~reg0.CLK
reset_n => lfsr_data[0]~reg0.PRESET
reset_n => lfsr_data[1]~reg0.ACLR
reset_n => lfsr_data[2]~reg0.ACLR
reset_n => lfsr_data[3]~reg0.ACLR
reset_n => lfsr_data[4]~reg0.ACLR
reset_n => lfsr_data[5]~reg0.ACLR
reset_n => lfsr_data[6]~reg0.ACLR
reset_n => lfsr_data[7]~reg0.ACLR
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
new_seed => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
enable => lfsr_data.OUTPUTSELECT
seed[0] => WideAnd0.IN0
seed[0] => lfsr_data.DATAA
seed[1] => WideAnd0.IN1
seed[1] => lfsr_data.DATAA
seed[2] => WideAnd0.IN2
seed[2] => lfsr_data.DATAA
seed[3] => WideAnd0.IN3
seed[3] => lfsr_data.DATAA
seed[4] => WideAnd0.IN4
seed[4] => lfsr_data.DATAA
seed[5] => WideAnd0.IN5
seed[5] => lfsr_data.DATAA
seed[6] => WideAnd0.IN6
seed[6] => lfsr_data.DATAA
seed[7] => WideAnd0.IN7
seed[7] => lfsr_data.DATAA
lfsr_data[0] <= lfsr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[1] <= lfsr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[2] <= lfsr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[3] <= lfsr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[4] <= lfsr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[5] <= lfsr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[6] <= lfsr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr_data[7] <= lfsr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


