<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/pol/Documents/KMITL/year3/project1/BluetoothToSevensegment/tmp/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/pol/Documents/KMITL/year3/project1/BluetoothToSevensegment/tmp/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 27 19:46:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>283</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>170</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>myPll/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>114.773(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.621</td>
<td>uart_m/rxCounter_7_s1/Q</td>
<td>uart_m/rxCounter_2_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.313</td>
</tr>
<tr>
<td>2</td>
<td>24.622</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_10_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.311</td>
</tr>
<tr>
<td>3</td>
<td>24.962</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_12_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.971</td>
</tr>
<tr>
<td>4</td>
<td>25.005</td>
<td>uart_m/rxCounter_12_s1/Q</td>
<td>uart_m/rxState_2_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>8.285</td>
</tr>
<tr>
<td>5</td>
<td>25.100</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_8_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.834</td>
</tr>
<tr>
<td>6</td>
<td>25.183</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_11_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.751</td>
</tr>
<tr>
<td>7</td>
<td>25.230</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.703</td>
</tr>
<tr>
<td>8</td>
<td>25.230</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_3_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.703</td>
</tr>
<tr>
<td>9</td>
<td>25.408</td>
<td>uart_m/rxCounter_12_s1/Q</td>
<td>uart_m/rxState_0_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.882</td>
</tr>
<tr>
<td>10</td>
<td>25.607</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_9_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.326</td>
</tr>
<tr>
<td>11</td>
<td>25.724</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_4_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.210</td>
</tr>
<tr>
<td>12</td>
<td>25.724</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_5_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.210</td>
</tr>
<tr>
<td>13</td>
<td>25.789</td>
<td>uart_m/rxCounter_12_s1/Q</td>
<td>uart_m/rxState_1_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.501</td>
</tr>
<tr>
<td>14</td>
<td>26.105</td>
<td>uart_m/rxCounter_7_s1/Q</td>
<td>uart_m/byteReady_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>7.185</td>
</tr>
<tr>
<td>15</td>
<td>26.226</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_6_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.707</td>
</tr>
<tr>
<td>16</td>
<td>26.226</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_7_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>6.707</td>
</tr>
<tr>
<td>17</td>
<td>27.070</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_0_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>5.863</td>
</tr>
<tr>
<td>18</td>
<td>27.392</td>
<td>uart_m/rxState_0_s1/Q</td>
<td>uart_m/rxState_2_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>5.542</td>
</tr>
<tr>
<td>19</td>
<td>28.202</td>
<td>uart_m/rxState_0_s1/Q</td>
<td>uart_m/rxState_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.731</td>
</tr>
<tr>
<td>20</td>
<td>28.741</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_0_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.549</td>
</tr>
<tr>
<td>21</td>
<td>28.741</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_2_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.549</td>
</tr>
<tr>
<td>22</td>
<td>28.741</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_6_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.549</td>
</tr>
<tr>
<td>23</td>
<td>28.741</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_7_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.549</td>
</tr>
<tr>
<td>24</td>
<td>28.751</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxCounter_9_s1/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.539</td>
</tr>
<tr>
<td>25</td>
<td>28.948</td>
<td>r_sync_1_s0/Q</td>
<td>uart_m/rxBitNumber_0_s0/CE</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>4.342</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_m/rxBitNumber_1_s0/Q</td>
<td>uart_m/rxBitNumber_1_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_m/rxBitNumber_2_s0/Q</td>
<td>uart_m/rxBitNumber_2_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>uart_m/rxCounter_0_s1/Q</td>
<td>uart_m/rxCounter_0_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>uart_m/rxCounter_10_s1/Q</td>
<td>uart_m/rxCounter_10_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>uart_m/rxCounter_11_s1/Q</td>
<td>uart_m/rxCounter_11_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>uart_m/rxCounter_1_s1/Q</td>
<td>uart_m/rxCounter_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.714</td>
<td>uart_m/rxState_1_s1/Q</td>
<td>uart_m/rxState_1_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>8</td>
<td>0.895</td>
<td>uart_m/rxCounter_9_s1/Q</td>
<td>uart_m/rxCounter_9_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>9</td>
<td>0.937</td>
<td>uart_m/dataIn_64_s0/Q</td>
<td>uart_m/dataIn_63_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>10</td>
<td>0.937</td>
<td>uart_m/dataIn_66_s0/Q</td>
<td>uart_m/dataIn_65_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>11</td>
<td>0.937</td>
<td>uart_m/dataIn_68_s0/Q</td>
<td>uart_m/dataIn_67_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>12</td>
<td>0.937</td>
<td>uart_m/dataIn_70_s0/Q</td>
<td>uart_m/dataIn_69_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>13</td>
<td>0.937</td>
<td>uart_m/dataIn_72_s0/Q</td>
<td>uart_m/dataIn_71_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>14</td>
<td>0.937</td>
<td>uart_m/dataIn_74_s0/Q</td>
<td>uart_m/dataIn_73_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>uart_m/dataIn_76_s0/Q</td>
<td>uart_m/dataIn_75_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>uart_m/dataIn_78_s0/Q</td>
<td>uart_m/dataIn_77_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.943</td>
<td>uart_m/rxCounter_11_s1/Q</td>
<td>uart_m/rxCounter_12_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>18</td>
<td>0.950</td>
<td>uart_m/rxCounter_6_s1/Q</td>
<td>uart_m/rxCounter_7_s1/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>19</td>
<td>0.955</td>
<td>uart_m/dataIn_65_s0/Q</td>
<td>uart_m/dataIn_64_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>20</td>
<td>0.955</td>
<td>uart_m/dataIn_67_s0/Q</td>
<td>uart_m/dataIn_66_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>21</td>
<td>0.955</td>
<td>uart_m/dataIn_71_s0/Q</td>
<td>uart_m/dataIn_70_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>22</td>
<td>0.955</td>
<td>uart_m/dataIn_73_s0/Q</td>
<td>uart_m/dataIn_72_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>23</td>
<td>0.955</td>
<td>uart_m/dataIn_77_s0/Q</td>
<td>uart_m/dataIn_76_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>24</td>
<td>0.955</td>
<td>uart_m/dataIn_79_s0/Q</td>
<td>uart_m/dataIn_78_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>25</td>
<td>0.956</td>
<td>uart_m/dataIn_57_s0/Q</td>
<td>uart_m/dataIn_56_s0/D</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.956</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_78_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_70_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/leds_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/leds_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_71_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_56_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_57_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_m/dataIn_79_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>uart_m/rxState_0_s8/I2</td>
</tr>
<tr>
<td>3.794</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s8/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>uart_m/rxState_0_s5/I3</td>
</tr>
<tr>
<td>5.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s5/F</td>
</tr>
<tr>
<td>6.524</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>uart_m/n157_s12/I1</td>
</tr>
<tr>
<td>7.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">uart_m/n157_s12/F</td>
</tr>
<tr>
<td>9.092</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>uart_m/n163_s11/I0</td>
</tr>
<tr>
<td>10.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n163_s11/F</td>
</tr>
<tr>
<td>10.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>uart_m/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 52.076%; route: 3.525, 42.410%; tC2Q: 0.458, 5.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/n155_s11/I3</td>
</tr>
<tr>
<td>10.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n155_s11/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 38.863%; route: 4.623, 55.622%; tC2Q: 0.458, 5.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/n153_s12/I3</td>
</tr>
<tr>
<td>9.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s12/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 40.521%; route: 4.283, 53.730%; tC2Q: 0.458, 5.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>uart_m/rxState_0_s7/I3</td>
</tr>
<tr>
<td>3.721</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s7/F</td>
</tr>
<tr>
<td>4.862</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>uart_m/n153_s15/I1</td>
</tr>
<tr>
<td>5.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s15/F</td>
</tr>
<tr>
<td>6.468</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxState_1_s4/I3</td>
</tr>
<tr>
<td>7.500</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s4/F</td>
</tr>
<tr>
<td>7.511</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>uart_m/rxState_0_s4/I1</td>
</tr>
<tr>
<td>8.572</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s4/F</td>
</tr>
<tr>
<td>10.096</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxState_2_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxState_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.751, 45.276%; route: 4.075, 49.191%; tC2Q: 0.458, 5.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>9.019</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/n157_s11/I3</td>
</tr>
<tr>
<td>9.645</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n157_s11/F</td>
</tr>
<tr>
<td>9.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_8_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>uart_m/rxCounter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 35.194%; route: 4.618, 58.955%; tC2Q: 0.458, 5.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/n154_s11/I2</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n154_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 40.810%; route: 4.129, 53.276%; tC2Q: 0.458, 5.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.692</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/n164_s11/I2</td>
</tr>
<tr>
<td>9.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n164_s11/F</td>
</tr>
<tr>
<td>9.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 38.334%; route: 4.292, 55.716%; tC2Q: 0.458, 5.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.692</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/n162_s11/I2</td>
</tr>
<tr>
<td>9.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n162_s11/F</td>
</tr>
<tr>
<td>9.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_3_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>uart_m/rxCounter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 38.334%; route: 4.292, 55.716%; tC2Q: 0.458, 5.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>uart_m/rxState_0_s7/I3</td>
</tr>
<tr>
<td>3.721</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s7/F</td>
</tr>
<tr>
<td>4.862</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>uart_m/n153_s15/I1</td>
</tr>
<tr>
<td>5.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s15/F</td>
</tr>
<tr>
<td>6.468</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxState_1_s4/I3</td>
</tr>
<tr>
<td>7.500</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s4/F</td>
</tr>
<tr>
<td>7.511</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>uart_m/rxState_0_s4/I1</td>
</tr>
<tr>
<td>8.572</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s4/F</td>
</tr>
<tr>
<td>9.693</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>uart_m/rxState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.751, 47.587%; route: 3.673, 46.598%; tC2Q: 0.458, 5.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/n156_s12/I3</td>
</tr>
<tr>
<td>9.137</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n156_s12/F</td>
</tr>
<tr>
<td>9.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 37.632%; route: 4.111, 56.112%; tC2Q: 0.458, 6.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.199</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/n161_s11/I2</td>
</tr>
<tr>
<td>9.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n161_s11/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/rxCounter_4_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>uart_m/rxCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 40.959%; route: 3.798, 52.684%; tC2Q: 0.458, 6.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>8.199</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>uart_m/n160_s11/I3</td>
</tr>
<tr>
<td>9.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n160_s11/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>uart_m/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>uart_m/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 40.959%; route: 3.798, 52.684%; tC2Q: 0.458, 6.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>uart_m/rxState_0_s7/I3</td>
</tr>
<tr>
<td>3.721</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s7/F</td>
</tr>
<tr>
<td>4.862</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>uart_m/n153_s15/I1</td>
</tr>
<tr>
<td>5.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s15/F</td>
</tr>
<tr>
<td>6.468</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>uart_m/rxState_1_s4/I3</td>
</tr>
<tr>
<td>7.494</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s4/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>uart_m/rxState_1_s3/I0</td>
</tr>
<tr>
<td>8.976</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_1_s3/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.745, 49.925%; route: 3.298, 43.965%; tC2Q: 0.458, 6.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/byteReady_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>uart_m/rxState_0_s8/I2</td>
</tr>
<tr>
<td>3.794</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s8/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>uart_m/rxState_0_s5/I3</td>
</tr>
<tr>
<td>5.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxState_0_s5/F</td>
</tr>
<tr>
<td>6.524</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>uart_m/n157_s12/I1</td>
</tr>
<tr>
<td>7.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">uart_m/n157_s12/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>uart_m/byteReady_s3/I1</td>
</tr>
<tr>
<td>8.660</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">uart_m/byteReady_s3/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">uart_m/byteReady_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/byteReady_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>uart_m/byteReady_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.323, 60.168%; route: 2.404, 33.453%; tC2Q: 0.458, 6.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>7.696</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/n159_s11/I2</td>
</tr>
<tr>
<td>8.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n159_s11/F</td>
</tr>
<tr>
<td>8.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 44.029%; route: 3.296, 49.137%; tC2Q: 0.458, 6.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>uart_m/n153_s14/I2</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n153_s14/F</td>
</tr>
<tr>
<td>7.696</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/n158_s11/I3</td>
</tr>
<tr>
<td>8.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n158_s11/F</td>
</tr>
<tr>
<td>8.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 44.029%; route: 3.296, 49.137%; tC2Q: 0.458, 6.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.642</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/n165_s12/I3</td>
</tr>
<tr>
<td>7.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n165_s12/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 36.347%; route: 3.274, 55.836%; tC2Q: 0.458, 7.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/Q</td>
</tr>
<tr>
<td>3.274</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_m/n171_s3/I1</td>
</tr>
<tr>
<td>4.306</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n171_s3/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/n167_s20/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n167_s20/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxState_2_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>uart_m/rxState_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 38.455%; route: 2.952, 53.275%; tC2Q: 0.458, 8.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>uart_m/rxState_0_s1/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxState_0_s1/Q</td>
</tr>
<tr>
<td>3.274</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_m/n171_s3/I1</td>
</tr>
<tr>
<td>4.306</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">uart_m/n171_s3/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>uart_m/n167_s20/I3</td>
</tr>
<tr>
<td>5.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">uart_m/n167_s20/F</td>
</tr>
<tr>
<td>5.443</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/n168_s18/I3</td>
</tr>
<tr>
<td>6.542</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n168_s18/F</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>34.744</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 68.271%; route: 1.043, 22.042%; tC2Q: 0.458, 9.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.558</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>5.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>6.360</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 13.741%; route: 3.465, 76.183%; tC2Q: 0.458, 10.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.558</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>5.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>6.360</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>uart_m/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>uart_m/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 13.741%; route: 3.465, 76.183%; tC2Q: 0.458, 10.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.558</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>5.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>6.360</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 13.741%; route: 3.465, 76.183%; tC2Q: 0.458, 10.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.558</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>5.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>6.360</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 13.741%; route: 3.465, 76.183%; tC2Q: 0.458, 10.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.558</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>uart_m/rxCounter_12_s3/I0</td>
</tr>
<tr>
<td>5.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">uart_m/rxCounter_12_s3/F</td>
</tr>
<tr>
<td>6.350</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 13.768%; route: 3.456, 76.135%; tC2Q: 0.458, 10.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxBitNumber_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>r_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">r_sync_1_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>uart_m/rxBitNumber_2_s4/I0</td>
</tr>
<tr>
<td>5.444</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">uart_m/rxBitNumber_2_s4/F</td>
</tr>
<tr>
<td>6.153</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.144</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>uart_m/rxBitNumber_0_s0/CLK</td>
</tr>
<tr>
<td>35.101</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>uart_m/rxBitNumber_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 24.433%; route: 2.823, 65.012%; tC2Q: 0.458, 10.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxBitNumber_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxBitNumber_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/rxBitNumber_1_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/n252_s9/I1</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n252_s9/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/rxBitNumber_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_m/rxBitNumber_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_2_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/n251_s9/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n251_s9/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxBitNumber_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/n165_s12/I0</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n165_s12/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_m/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/n155_s11/I2</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n155_s11/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_m/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/n154_s11/I0</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">uart_m/n154_s11/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/n164_s11/I1</td>
</tr>
<tr>
<td>2.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n164_s11/F</td>
</tr>
<tr>
<td>2.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uart_m/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/n168_s18/I2</td>
</tr>
<tr>
<td>2.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">uart_m/n168_s18/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">uart_m/rxState_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>uart_m/rxState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/n156_s12/I0</td>
</tr>
<tr>
<td>2.647</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">uart_m/n156_s12/F</td>
</tr>
<tr>
<td>2.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>uart_m/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_64_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_m/dataIn_64_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_64_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_m/dataIn_63_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>uart_m/dataIn_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_66_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>uart_m/dataIn_66_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_66_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_65_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_m/dataIn_65_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_m/dataIn_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_68_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>uart_m/dataIn_68_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_68_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_67_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>uart_m/dataIn_67_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>uart_m/dataIn_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_m/dataIn_70_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_70_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_69_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>uart_m/dataIn_69_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>uart_m/dataIn_69_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_72_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_71_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>uart_m/dataIn_72_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_72_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_71_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>uart_m/dataIn_71_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>uart_m/dataIn_71_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_74_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>uart_m/dataIn_74_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_74_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_73_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>uart_m/dataIn_73_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>uart_m/dataIn_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_76_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>uart_m/dataIn_76_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_76_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_75_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>uart_m/dataIn_75_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>uart_m/dataIn_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_78_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_77_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>uart_m/dataIn_78_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_78_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_77_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_m/dataIn_77_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_m/dataIn_77_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>uart_m/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_11_s1/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/n153_s12/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n153_s12/F</td>
</tr>
<tr>
<td>2.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>uart_m/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>uart_m/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_6_s1/Q</td>
</tr>
<tr>
<td>2.330</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/n158_s11/I0</td>
</tr>
<tr>
<td>2.702</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">uart_m/n158_s11/F</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">uart_m/rxCounter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>uart_m/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.146%; route: 0.245, 25.778%; tC2Q: 0.333, 35.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_65_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>uart_m/dataIn_65_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_65_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_64_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_m/dataIn_64_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>uart_m/dataIn_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_67_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>uart_m/dataIn_67_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_67_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_66_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>uart_m/dataIn_66_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>uart_m/dataIn_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>uart_m/dataIn_71_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_71_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_70_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_m/dataIn_70_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>uart_m/dataIn_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_73_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_72_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>uart_m/dataIn_73_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_73_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_72_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>uart_m/dataIn_72_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>uart_m/dataIn_72_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_77_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>uart_m/dataIn_77_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_77_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_76_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>uart_m/dataIn_76_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>uart_m/dataIn_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_79_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>uart_m/dataIn_79_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_79_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_78_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>uart_m/dataIn_78_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>uart_m/dataIn_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_m/dataIn_57_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_m/dataIn_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>uart_m/dataIn_57_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td style=" font-weight:bold;">uart_m/dataIn_57_s0/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">uart_m/dataIn_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>54</td>
<td>PLL_R</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>uart_m/dataIn_56_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>uart_m/dataIn_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.129%; tC2Q: 0.333, 34.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_sync_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>r_sync_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>r_sync_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/rxBitNumber_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/rxBitNumber_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_78_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_78_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_78_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_70_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_70_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_70_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/leds_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/leds_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/leds_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/leds_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/leds_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/leds_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_71_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_71_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_71_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_56_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_56_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_56_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_57_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_57_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_57_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_m/dataIn_79_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.234</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.496</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_m/dataIn_79_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.900</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>myPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.085</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_m/dataIn_79_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>54</td>
<td>clk_30MHz</td>
<td>24.621</td>
<td>0.262</td>
</tr>
<tr>
<td>25</td>
<td>n171_7</td>
<td>27.392</td>
<td>2.136</td>
</tr>
<tr>
<td>13</td>
<td>rxCounter_12_8</td>
<td>28.741</td>
<td>1.312</td>
</tr>
<tr>
<td>12</td>
<td>n153_18</td>
<td>24.622</td>
<td>1.349</td>
</tr>
<tr>
<td>11</td>
<td>rxState[2]</td>
<td>26.578</td>
<td>1.304</td>
</tr>
<tr>
<td>11</td>
<td>rxState[1]</td>
<td>26.777</td>
<td>0.432</td>
</tr>
<tr>
<td>9</td>
<td>rxState[0]</td>
<td>25.524</td>
<td>1.166</td>
</tr>
<tr>
<td>8</td>
<td>byteReady</td>
<td>30.371</td>
<td>3.420</td>
</tr>
<tr>
<td>7</td>
<td>rxCounter[0]</td>
<td>25.465</td>
<td>1.305</td>
</tr>
<tr>
<td>6</td>
<td>rxCounter[8]</td>
<td>25.247</td>
<td>0.841</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C28</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C22</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C27</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C20</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C23</td>
<td>61.11%</td>
</tr>
<tr>
<td>R15C26</td>
<td>47.22%</td>
</tr>
<tr>
<td>R15C30</td>
<td>41.67%</td>
</tr>
<tr>
<td>R15C8</td>
<td>38.89%</td>
</tr>
<tr>
<td>R15C11</td>
<td>38.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
