AArch64 WRC.TRTf.inv+po+dsb-isb
{
  pa1 = 1;
  pa2 = 0;
  [PTE(x)] = (valid:0);
  [PTE(y)] = (oa:PA(pa2));
  [PTE(z)] = (oa:PA(pa1));
  0:X0 = (oa:PA(pa1));
  0:X1 = PTE(x);
  1:X1 = x;
  1:X2 = 1;
  1:X3 = y;
  2:X1 = y;
  2:X3 = x;
}

 P0           | P1           | P2           | P1.F             | P2.F             ;
 STR X0, [X1] | LDR X0, [X1] | LDR X0, [X1] | MOV X0, #0       | MOV X2, #0       ;
              | L0:          | DSB SY       | ADR X13, L0      | ADR X13, L1      ;
              | STR X2, [X3] | ISB          | MSR ELR_EL1, X13 | MSR ELR_EL1, X13 ;
              |              | LDR X2, [X3] | ERET             | ERET             ;
              |              | L1:          |                  |                  ;

~exists (1:X0 = 1 /\ 2:X0 = 1 /\ 2:X2 = 0)

