// Seed: 2423655302
module module_0;
  wire id_1;
  module_2();
  real id_2;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input uwire id_2,
    output uwire id_3,
    output wor id_4,
    output logic id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    input supply1 id_9
);
  rtran #1  (id_5);
  wire id_11, id_12;
  wire id_13;
  module_0();
  always_latch begin
    if (1) id_5 <= 1;
    else id_1 <= id_0;
  end
endmodule
module module_2;
endmodule
