 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: adder                               Date: 10-11-2018,  7:32PM
Device Used: XC9536-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
14 /36  ( 39%) 63  /180  ( 35%) 24 /72  ( 33%)   8  /36  ( 22%) 15 /34  ( 44%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           3/18        7/36        7           9/90       3/17
FB2          11/18       17/36       17          54/90       2/17
             -----       -----                   -----       -----     
             14/36       24/72                   63/180      5/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    14      28
Output        :    5           5    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     15          15

** Power Data **

There are 14 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'adder.ise'.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal                                                          Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                            Pts   Inps          No.  Type    Use     Mode Rate State
Sum<2>                                                          4     4     FB1_2   3    I/O     O       STD  FAST 
Sum<0>                                                          3     3     FB1_9   11   I/O     O       STD  FAST 
Sum<3>                                                          2     2     FB1_14  19   I/O     O       STD  FAST 
Sum<1>                                                          16    6     FB2_4   43   I/O     O       STD  FAST 
Overflow                                                        15    8     FB2_11  34   I/O     O       STD  FAST 

** 9 Buried Nodes **

Signal                                                          Total Total Loc     Pwr  Reg Init
Name                                                            Pts   Inps          Mode State
store_b<3>                                                      2     3     FB2_1   STD  RESET
store_b<2>                                                      2     3     FB2_9   STD  RESET
store_b<1>                                                      2     3     FB2_12  STD  RESET
store_b<0>                                                      2     3     FB2_13  STD  RESET
store_a<3>                                                      2     3     FB2_14  STD  RESET
store_a<2>                                                      2     3     FB2_15  STD  RESET
store_a<1>                                                      2     3     FB2_16  STD  RESET
store_a<0>                                                      2     3     FB2_17  STD  RESET
Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2  7     6     FB2_18  STD  

** 10 Inputs **

Signal                                                          Loc     Pin  Pin     Pin     
Name                                                                    No.  Type    Use     
Clk                                                             FB1_3   5~   GCK/I/O GCK
B<3>                                                            FB1_6   8    I/O     I
En                                                              FB1_8   9    I/O     I
B<2>                                                            FB1_10  12   I/O     I
A<1>                                                            FB1_11  13   I/O     I
A<2>                                                            FB2_7   38   I/O     I
A<0>                                                            FB2_8   37   I/O     I
B<0>                                                            FB2_9   36   I/O     I
B<1>                                                            FB2_10  35   I/O     I
A<3>                                                            FB2_12  33   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/29
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     
Sum<2>                4       0     0   1     FB1_2   3     I/O     O
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   4     I/O     
(unused)              0       0     0   5     FB1_5   6     GCK/I/O 
(unused)              0       0     0   5     FB1_6   8     I/O     I
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
(unused)              0       0     0   5     FB1_8   9     I/O     I
Sum<0>                3       0     0   2     FB1_9   11    I/O     O
(unused)              0       0     0   5     FB1_10  12    I/O     I
(unused)              0       0     0   5     FB1_11  13    I/O     I
(unused)              0       0     0   5     FB1_12  14    I/O     
(unused)              0       0     0   5     FB1_13  18    I/O     
Sum<3>                2       0     0   3     FB1_14  19    I/O     O
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0     0   5     FB1_16  22    I/O     
(unused)              0       0     0   5     FB1_17  24    I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2   4: store_a<3>         6: store_b<1> 
  2: store_a<0>                                                       5: store_b<0>         7: store_b<3> 
  3: store_a<1>                                                     

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
Sum<2>               .XX.XX.................................. 4       4
Sum<0>               X..X..X................................. 3       3
Sum<3>               .X..X................................... 2       2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               17/19
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
store_b<3>            2       0   /\2   1     FB2_1   1     I/O     (b)
(unused)              0       0   \/1   4     FB2_2   44    I/O     (b)
(unused)              0       0   \/5   0     FB2_3   42    GTS/I/O (b)
Sum<1>               16      11<-   0   0     FB2_4   43    I/O     O
(unused)              0       0   /\5   0     FB2_5   40    GTS/I/O (b)
(unused)              0       0     0   5     FB2_6   39    GSR/I/O 
(unused)              0       0     0   5     FB2_7   38    I/O     I
(unused)              0       0     0   5     FB2_8   37    I/O     I
store_b<2>            2       0     0   3     FB2_9   36    I/O     I
(unused)              0       0   \/5   0     FB2_10  35    I/O     I
Overflow             15      10<-   0   0     FB2_11  34    I/O     O
store_b<1>            2       2<- /\5   0     FB2_12  33    I/O     I
store_b<0>            2       0   /\2   1     FB2_13  29    I/O     (b)
store_a<3>            2       0     0   3     FB2_14  28    I/O     (b)
store_a<2>            2       0     0   3     FB2_15  27    I/O     (b)
store_a<1>            2       0     0   3     FB2_16  26    I/O     (b)
store_a<0>            2       0     0   3     FB2_17  25    I/O     (b)
Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2
                      7       2<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               7: B<2>              13: store_a<3> 
  2: A<1>               8: B<3>              14: store_b<0> 
  3: A<2>               9: En                15: store_b<1> 
  4: A<3>              10: store_a<0>        16: store_b<2> 
  5: B<0>              11: store_a<1>        17: store_b<3> 
  6: B<1>              12: store_a<2>       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
store_b<3>           ....X...X.......X....................... 3       3
Sum<1>               .........XXX.XXX........................ 6       6
store_b<2>           .....X..X......X........................ 3       3
Overflow             .........XXXXXXXX....................... 8       8
store_b<1>           ......X.X.....X......................... 3       3
store_b<0>           .......XX....X.......................... 3       3
store_a<3>           X.......X...X........................... 3       3
store_a<2>           .X......X..X............................ 3       3
store_a<1>           ..X.....X.X............................. 3       3
store_a<0>           ...X....XX.............................. 3       3
Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2 
                     .........XXX.XXX........................ 6       6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********










Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2 <= ((store_a(1) AND store_b(2) AND store_a(0) AND 
	store_b(0))
	OR (store_b(1) AND store_b(2) AND store_a(0) AND 
	store_b(0))
	OR (store_a(2) AND store_b(2))
	OR (store_a(1) AND store_a(2) AND store_b(1))
	OR (store_a(1) AND store_b(1) AND store_b(2))
	OR (store_a(1) AND store_a(2) AND store_a(0) AND 
	store_b(0))
	OR (store_a(2) AND store_b(1) AND store_a(0) AND 
	store_b(0)));


Overflow <= ((store_a(1) AND store_a(2) AND store_b(1) AND 
	store_b(3))
	OR (store_a(1) AND store_b(1) AND store_b(2) AND 
	store_b(3))
	OR (store_a(1) AND store_a(2) AND store_a(3) AND 
	store_a(0) AND store_b(0))
	OR (store_a(1) AND store_a(3) AND store_b(2) AND 
	store_a(0) AND store_b(0))
	OR (store_a(3) AND store_b(1) AND store_b(2) AND 
	store_a(0) AND store_b(0))
	OR (store_a(1) AND store_a(2) AND store_b(3) AND 
	store_a(0) AND store_b(0))
	OR (store_a(1) AND store_b(2) AND store_b(3) AND 
	store_a(0) AND store_b(0))
	OR (store_a(2) AND store_a(3) AND store_b(1) AND 
	store_a(0) AND store_b(0))
	OR (store_a(2) AND store_b(1) AND store_b(3) AND 
	store_a(0) AND store_b(0))
	OR (store_b(1) AND store_b(2) AND store_b(3) AND 
	store_a(0) AND store_b(0))
	OR (store_a(3) AND store_b(3))
	OR (store_a(2) AND store_a(3) AND store_b(2))
	OR (store_a(2) AND store_b(2) AND store_b(3))
	OR (store_a(1) AND store_a(2) AND store_a(3) AND 
	store_b(1))
	OR (store_a(1) AND store_a(3) AND store_b(1) AND 
	store_b(2)));


Sum(0) <= NOT (store_a(3)
	 XOR 
Sum(0) <= NOT (((store_b(3) AND 
	Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2)
	OR (NOT store_b(3) AND 
	NOT Madd_AUX_1_addsub0000__or0001/Madd_AUX_1_addsub0000__or0001_D2)));


Sum(1) <= ((EXP0_.EXP)
	OR (NOT store_a(1) AND store_a(2) AND NOT store_b(1) AND 
	NOT store_b(2))
	OR (NOT store_a(1) AND store_a(2) AND NOT store_b(2) AND 
	NOT store_a(0))
	OR (NOT store_a(1) AND store_a(2) AND NOT store_b(2) AND 
	NOT store_b(0))
	OR (store_a(2) AND NOT store_b(1) AND NOT store_b(2) AND 
	NOT store_a(0))
	OR (NOT store_a(2) AND NOT store_b(1) AND store_b(2) AND 
	NOT store_b(0))
	OR (store_a(1) AND NOT store_a(2) AND store_b(1) AND 
	NOT store_b(2))
	OR (store_a(2) AND NOT store_b(1) AND NOT store_b(2) AND 
	NOT store_b(0))
	OR (store_a(1) AND store_a(2) AND store_b(2) AND 
	store_a(0) AND store_b(0))
	OR (store_a(1) AND NOT store_a(2) AND NOT store_b(2) AND 
	store_a(0) AND store_b(0))
	OR (store_a(2) AND store_b(1) AND store_b(2) AND 
	store_a(0) AND store_b(0))
	OR (store_a(1) AND store_a(2) AND store_b(1) AND 
	store_b(2))
	OR (NOT store_a(1) AND NOT store_a(2) AND NOT store_b(1) AND 
	store_b(2))
	OR (NOT store_a(1) AND NOT store_a(2) AND store_b(2) AND 
	NOT store_a(0))
	OR (NOT store_a(1) AND NOT store_a(2) AND store_b(2) AND 
	NOT store_b(0))
	OR (NOT store_a(2) AND NOT store_b(1) AND store_b(2) AND 
	NOT store_a(0)));


Sum(2) <= NOT (store_a(1)
	 XOR 
Sum(2) <= NOT (((NOT store_b(1) AND NOT store_a(0))
	OR (NOT store_b(1) AND NOT store_b(0))
	OR (store_b(1) AND store_a(0) AND store_b(0))));


Sum(3) <= store_b(0)
	 XOR 
Sum(3) <= store_a(0);

FDCPE_store_a0: FDCPE port map (store_a(0),store_a_D(0),Clk,'0','0');
store_a_D(0) <= ((store_a(0) AND NOT En)
	OR (En AND A(3)));

FDCPE_store_a1: FDCPE port map (store_a(1),store_a_D(1),Clk,'0','0');
store_a_D(1) <= ((store_a(1) AND NOT En)
	OR (En AND A(2)));

FDCPE_store_a2: FDCPE port map (store_a(2),store_a_D(2),Clk,'0','0');
store_a_D(2) <= ((store_a(2) AND NOT En)
	OR (En AND A(1)));

FDCPE_store_a3: FDCPE port map (store_a(3),store_a_D(3),Clk,'0','0');
store_a_D(3) <= ((store_a(3) AND NOT En)
	OR (En AND A(0)));

FDCPE_store_b0: FDCPE port map (store_b(0),store_b_D(0),Clk,'0','0');
store_b_D(0) <= ((store_b(0) AND NOT En)
	OR (En AND B(3)));

FDCPE_store_b1: FDCPE port map (store_b(1),store_b_D(1),Clk,'0','0');
store_b_D(1) <= ((store_b(1) AND NOT En)
	OR (En AND B(2)));

FDCPE_store_b2: FDCPE port map (store_b(2),store_b_D(2),Clk,'0','0');
store_b_D(2) <= ((store_b(2) AND NOT En)
	OR (En AND B(1)));

FDCPE_store_b3: FDCPE port map (store_b(3),store_b_D(3),Clk,'0','0');
store_b_D(3) <= ((store_b(3) AND NOT En)
	OR (En AND B(0)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9536-5-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              23 GND                           
  2 TIE                              24 TIE                           
  3 Sum<2>                           25 TIE                           
  4 TIE                              26 TIE                           
  5 Clk                              27 TIE                           
  6 TIE                              28 TIE                           
  7 TIE                              29 TIE                           
  8 B<3>                             30 TDO                           
  9 En                               31 GND                           
 10 GND                              32 VCC                           
 11 Sum<0>                           33 A<3>                          
 12 B<2>                             34 Overflow                      
 13 A<1>                             35 B<1>                          
 14 TIE                              36 B<0>                          
 15 TDI                              37 A<0>                          
 16 TMS                              38 A<2>                          
 17 TCK                              39 TIE                           
 18 TIE                              40 TIE                           
 19 Sum<3>                           41 VCC                           
 20 TIE                              42 TIE                           
 21 VCC                              43 Sum<1>                        
 22 TIE                              44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
