#pragma once
// Qwen3.8-Flash-Next (Qwen4ExpForConditionalGeneration) text-model
// configuration, parsed from the checkpoint's config.json text_config
// (docs/qwen38_flash_next_plan.md §1.1). The same policy as the GLM
// config: every field the assembly consumes is parsed into a known-
// supported value or rejected with a message naming the field, at load
// time. The reference is transformers' modular_qwen4_exp.py (5.8).
#include <cstdint>
#include <optional>
#include <string>
#include <vector>

#include "kernels/rope_scaling.hpp"
#include "loaders/minijson.hpp"

namespace dgpp {

enum class QwenLayerKind : int { Gdn, Qsa };

// The hashed n-gram table's geometry, derived from config alone the way
// the reference derives it (§1.7): head h's vocabulary is the (h+1)-th
// prime after ngram_vocab_size_base - 1, the offsets are their prefix
// sums, the total is padded to the divisor; the three hash multipliers
// come from splitmix64 over the seed. The loader checks the checkpoint's
// stored buffers (`layer_multipliers`, `ngram_heads_vocab_sizes`,
// `ngram_heads_offsets`) against this and refuses a disagreement.
struct QwenNgramGeometry {
  int heads = 0;                     // (ngram_size - 1) * heads_per_ngram
  int head_dim = 0;                  // ple_embed_dim / heads
  std::vector<int64_t> head_vocab;   // per head, primes
  std::vector<int64_t> head_offset;  // per head, prefix sums
  int64_t total_rows = 0;            // sum of head_vocab
  int64_t padded_rows = 0;           // ceil(total / divisor) * divisor
  std::vector<int64_t> multipliers;  // ngram_size of them (int64, odd)
};

struct QwenTextConfig {
  // --- model shape -------------------------------------------------------
  int hidden_size = 2560;
  int vocab_size = 248320;
  int num_hidden_layers = 48;
  float rms_norm_eps = 1e-6f;
  bool tie_word_embeddings = false;
  std::string hidden_act = "silu";
  int max_position_embeddings = 262144;
  std::vector<QwenLayerKind> layers;  // size == num_hidden_layers
  std::vector<int64_t> eos_token_ids;  // config.json's; generation_config.json overrides at serve
  int64_t bos_token_id = -1;

  // --- gated residual (hyper-connections) ---------------------------------
  int hc_count = 4;
  int hc_lowrank = 320;

  // --- Gated DeltaNet -------------------------------------------------------
  int gdn_key_heads = 16;
  int gdn_value_heads = 48;
  int gdn_key_head_dim = 128;
  int gdn_value_head_dim = 128;
  int gdn_conv_width = 4;
  std::string output_gate_type = "sigmoid";

  // --- Qwen Sparse Attention ------------------------------------------------
  int num_attention_heads = 24;
  int num_key_value_heads = 2;
  int head_dim = 256;
  int rotary_dim = 64;       // head_dim * partial_rotary_factor
  double rope_theta = 1e7;
  std::vector<int> mrope_section;  // [11, 11, 10]; text positions are 1-D
  bool mrope_interleaved = true;
  int indexer_n_heads = 4;
  int indexer_kv_heads = 1;
  int indexer_head_dim = 128;
  int indexer_budget = 2048;
  int indexer_compress_ratio = 4;
  // The opt-in YaRN ramp (engine.rope_scaling, 2026-09-18), set by the
  // serving layer on the parsed config — never by the checkpoint, whose
  // rope_parameters must stay `rope_type: default` (the NVIDIA NVFP4
  // release declares no scaling at all; vLLM applies YaRN from the
  // launcher's --hf-overrides). Empty = the plain table, bit for bit
  // what this family built before the knob existed.
  std::optional<RopeScaling> rope_scaling;

  // --- MoE ------------------------------------------------------------------
  int num_experts = 512;
  int num_experts_per_tok = 10;
  int moe_intermediate_size = 640;
  int shared_expert_intermediate_size = 640;
  // The MTP draft layer's own shared expert, when it differs from the
  // stack's. A release may widen the backbone's shared expert without
  // touching the speculative head — the AutoRound build's 2026-09 revision
  // healed the k=5 cut by doubling the model's to 1280 and left the head's
  // at 640 — and one transformers config key cannot describe both. 0: the
  // head shares the model's width, as every other release. Not declared in
  // config.json; qwen_probe_mtp_shared_inter() reads it off the head's own
  // tensor, which is what the upstream serving tooling does.
  int mtp_shared_expert_inter = 0;
  int draft_shared_inter() const {
    return mtp_shared_expert_inter > 0 ? mtp_shared_expert_inter
                                       : shared_expert_intermediate_size;
  }
  bool norm_topk_prob = true;

  // --- n-gram embedding (PLE) -------------------------------------------
  std::vector<int> ple_layer_ids;  // one-indexed decoder layers (the file's convention)
  int ple_embed_dim = 2560;
  int ple_conv_kernel_size = 4;
  int ngram_size = 3;
  int heads_per_ngram = 8;
  int64_t ngram_vocab_size_base = 20000000;
  int ngram_vocab_divisor = 128;
  int64_t ngram_seed = 1234;
  int split_ngram_parts = 128;

  // --- MTP --------------------------------------------------------------------
  int mtp_num_layers = 1;  // 0 or 1; the layer is a QSA layer

  // --- weight formats -----------------------------------------------------
  // The FP8 release: routed experts e4m3 + BF16 128x128 block scales and
  // the n-gram table e4m3 with one BF16 per-tensor scale; everything else
  // BF16. The engine has no other format for this family yet.
  bool experts_fp8 = true;
  // The NVIDIA NVFP4 release: the backbone's routed experts as
  // e2m1 codes x e4m3 scales per 16 x an F32 per-tensor scale; the MTP
  // layer's experts stay FP8 block-128, the n-gram table FP8 as before.
  bool experts_nvfp4 = false;
  // The AutoRound / auto-gptq W4A16 release: the backbone's routed experts
  // and the lm_head as symmetric int4 codes under one F16 scale per 128
  // elements along K (no zero points; the codes carry the 2^(bits-1)
  // offset the engine's packed-int form already uses). The dense stack
  // (attention, GDN, the shared experts, the PLE) stays the FP8 release's
  // block-128 bytes and the MTP draft layer stays BF16.
  bool experts_packed = false;
  bool lm_head_packed = false;
  // ...and this release ships the dense stack in the FP8 release's block
  // form rather than BF16: the QSA projections, the GDN input/output
  // projections and the shared experts are e4m3 + an F32 128x128 grid in
  // the checkpoint. The indexer, in_proj_a/b, the routers, the norms, the
  // PLE projections and the embedding stay BF16. Not declared by
  // quantization_config (its rules only say what is NOT int4), so it rides
  // with the release the way the n-gram table's form does.
  bool dense_stack_fp8 = false;
  int packed_bits = 4;
  int packed_group = 128;
  bool ngram_table_fp8 = true;

  static QwenTextConfig parse(const minijson::Value& text_config,
                              const minijson::Value* quantization_config);
  // Reads config.json from disk (the root object) and dispatches to parse().
  static QwenTextConfig from_json_file(const std::string& path);

  int num_gdn_layers() const;
  int num_qsa_layers() const;
  // Layer index of the MTP draft layer (num_hidden_layers), -1 when absent.
  int mtp_layer() const { return mtp_num_layers == 1 ? num_hidden_layers : -1; }
  // The zero-indexed layer carrying the PLE (exactly one in this family).
  int ple_layer() const { return ple_layer_ids.empty() ? -1 : ple_layer_ids[0] - 1; }
  int indexer_block_topk() const { return indexer_budget / indexer_compress_ratio; }
  // The model's positional ceiling: the checkpoint's
  // max_position_embeddings, or the YaRN-scaled value (original x factor)
  // when the knob is on. Everything that bounds a context — the session
  // core's max_context(), the memory plan's context line, the pool gate —
  // reads this, not the raw field.
  int64_t context_limit() const {
    return rope_scaling.has_value() ? rope_scaling->context_limit()
                                    : static_cast<int64_t>(max_position_embeddings);
  }
  int hyper_width() const { return hc_count * hidden_size; }
  // The n-gram table's derivation (§1.7).
  QwenNgramGeometry ngram_geometry() const;
};

}  // namespace dgpp
