Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Aug 27 20:16:00 2025
| Host         : b271721db919 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Optimized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.723        0.000                      0                 1238        0.095        0.000                      0                 1238       40.410        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            64.723        0.000                      0                 1238        0.095        0.000                      0                 1238       40.410        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       64.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.723ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.456ns  (logic 7.894ns (42.773%)  route 10.562ns (57.227%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    17.593 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, unplaced)         0.311    17.904    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
                         LUT2 (Prop_lut2_I1_O)        0.295    18.199 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, unplaced)         0.000    18.199    op_out0__140_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.447 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, unplaced)         0.463    18.910    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
                         LUT4 (Prop_lut4_I2_O)        0.301    19.211 r  operation_result[7]_i_21/O
                         net (fo=5, unplaced)         0.930    20.141    operation_result[7]_i_21_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    20.265 r  operation_result[1]_i_8/O
                         net (fo=1, unplaced)         0.449    20.714    operation_result[1]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    20.838 r  operation_result[1]_i_3/O
                         net (fo=1, unplaced)         0.449    21.287    operation_result[1]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    21.411 r  operation_result[1]_i_1/O
                         net (fo=1, unplaced)         0.000    21.411    operation_result[1]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -21.411    
  -------------------------------------------------------------------
                         slack                                 64.723    

Slack (MET) :             64.896ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.283ns  (logic 8.340ns (45.617%)  route 9.943ns (54.383%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    17.770 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, unplaced)         0.312    18.082    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    18.388 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000    18.388    op_out0__140_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.789 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.789    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.024 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, unplaced)         0.773    19.797    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
                         LUT6 (Prop_lut6_I0_O)        0.295    20.092 r  operation_result[2]_i_9/O
                         net (fo=1, unplaced)         0.449    20.541    operation_result[2]_i_9_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.665 r  operation_result[2]_i_3/O
                         net (fo=1, unplaced)         0.449    21.114    operation_result[2]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    21.238 r  operation_result[2]_i_1/O
                         net (fo=1, unplaced)         0.000    21.238    operation_result[2]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -21.238    
  -------------------------------------------------------------------
                         slack                                 64.896    

Slack (MET) :             64.926ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 8.340ns (45.692%)  route 9.913ns (54.308%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    17.770 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, unplaced)         0.312    18.082    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    18.388 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000    18.388    op_out0__140_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.789 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.789    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.024 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, unplaced)         0.773    19.797    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
                         LUT6 (Prop_lut6_I3_O)        0.295    20.092 r  operation_result[6]_i_8/O
                         net (fo=1, unplaced)         0.449    20.541    operation_result[6]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    20.665 r  operation_result[6]_i_3/O
                         net (fo=1, unplaced)         0.419    21.084    operation_result[6]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    21.208 r  operation_result[6]_i_1/O
                         net (fo=1, unplaced)         0.000    21.208    operation_result[6]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -21.208    
  -------------------------------------------------------------------
                         slack                                 64.926    

Slack (MET) :             65.138ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.041ns  (logic 8.340ns (46.229%)  route 9.701ns (53.771%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    17.770 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, unplaced)         0.312    18.082    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    18.388 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000    18.388    op_out0__140_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.789 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.789    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.024 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, unplaced)         0.502    19.526    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
                         LUT6 (Prop_lut6_I0_O)        0.295    19.821 f  operation_result[6]_i_11/O
                         net (fo=3, unplaced)         0.467    20.288    operation_result[6]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    20.412 r  operation_result[6]_i_4/O
                         net (fo=2, unplaced)         0.460    20.872    operation_result[6]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  operation_result[5]_i_1/O
                         net (fo=1, unplaced)         0.000    20.996    operation_result[5]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -20.996    
  -------------------------------------------------------------------
                         slack                                 65.138    

Slack (MET) :             65.149ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.030ns  (logic 8.340ns (46.257%)  route 9.690ns (53.743%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    17.770 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, unplaced)         0.312    18.082    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    18.388 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000    18.388    op_out0__140_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.789 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.789    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.024 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, unplaced)         0.502    19.526    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
                         LUT6 (Prop_lut6_I0_O)        0.295    19.821 r  operation_result[6]_i_11/O
                         net (fo=3, unplaced)         0.467    20.288    operation_result[6]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    20.412 r  operation_result[0]_i_6/O
                         net (fo=1, unplaced)         0.449    20.861    operation_result[0]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    20.985 r  operation_result[0]_i_1/O
                         net (fo=1, unplaced)         0.000    20.985    operation_result[0]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -20.985    
  -------------------------------------------------------------------
                         slack                                 65.149    

Slack (MET) :             65.149ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.030ns  (logic 8.340ns (46.257%)  route 9.690ns (53.743%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    17.770 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, unplaced)         0.312    18.082    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    18.388 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000    18.388    op_out0__140_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.789 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.789    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.024 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, unplaced)         0.502    19.526    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
                         LUT6 (Prop_lut6_I0_O)        0.295    19.821 f  operation_result[6]_i_11/O
                         net (fo=3, unplaced)         0.467    20.288    operation_result[6]_i_11_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    20.412 r  operation_result[4]_i_3/O
                         net (fo=1, unplaced)         0.449    20.861    operation_result[4]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.985 r  operation_result[4]_i_1/O
                         net (fo=1, unplaced)         0.000    20.985    operation_result[4]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -20.985    
  -------------------------------------------------------------------
                         slack                                 65.149    

Slack (MET) :             65.171ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.008ns  (logic 7.888ns (43.803%)  route 10.120ns (56.197%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    17.593 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, unplaced)         0.311    17.904    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
                         LUT2 (Prop_lut2_I1_O)        0.295    18.199 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, unplaced)         0.000    18.199    op_out0__140_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.447 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, unplaced)         0.463    18.910    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
                         LUT4 (Prop_lut4_I2_O)        0.301    19.211 r  operation_result[7]_i_21/O
                         net (fo=5, unplaced)         0.477    19.688    operation_result[7]_i_21_n_0
                         LUT4 (Prop_lut4_I3_O)        0.118    19.806 f  operation_result[7]_i_16/O
                         net (fo=2, unplaced)         0.460    20.266    operation_result[7]_i_16_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    20.390 r  operation_result[3]_i_4/O
                         net (fo=1, unplaced)         0.449    20.839    operation_result[3]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    20.963 r  operation_result[3]_i_1/O
                         net (fo=1, unplaced)         0.000    20.963    operation_result[3]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -20.963    
  -------------------------------------------------------------------
                         slack                                 65.171    

Slack (MET) :             65.171ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        18.008ns  (logic 7.888ns (43.803%)  route 10.120ns (56.197%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[3]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[3]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_16/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_16_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_7/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.950 r  operation_result[11]_i_2/O
                         net (fo=31, unplaced)        1.181     8.131    processor/op1_din_EX[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  result0__30_carry_i_1/O
                         net (fo=1, unplaced)         0.473     8.728    result0__30_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.113 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.122    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.470 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622    10.092    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
                         LUT4 (Prop_lut4_I1_O)        0.332    10.424 r  result0__60_carry__0_i_11/O
                         net (fo=2, unplaced)         0.460    10.884    result0__60_carry__0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.008 r  result0__60_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650    11.658    result0__60_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.212 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[2]
                         net (fo=8, unplaced)         0.490    12.702    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_5
                         LUT4 (Prop_lut4_I3_O)        0.301    13.003 r  op_out0_carry__1_i_7/O
                         net (fo=1, unplaced)         0.000    13.003    op_out0_carry__1_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    13.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.882 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, unplaced)         0.629    14.511    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.818 r  op_out0__87_carry__2_i_3/O
                         net (fo=2, unplaced)         0.650    15.468    op_out0__87_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.975 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    15.975    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.323 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, unplaced)         0.717    17.040    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    17.593 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, unplaced)         0.311    17.904    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
                         LUT2 (Prop_lut2_I1_O)        0.295    18.199 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, unplaced)         0.000    18.199    op_out0__140_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.447 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, unplaced)         0.463    18.910    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
                         LUT4 (Prop_lut4_I2_O)        0.301    19.211 f  operation_result[7]_i_21/O
                         net (fo=5, unplaced)         0.477    19.688    operation_result[7]_i_21_n_0
                         LUT4 (Prop_lut4_I3_O)        0.118    19.806 r  operation_result[7]_i_16/O
                         net (fo=2, unplaced)         0.460    20.266    operation_result[7]_i_16_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.390 r  operation_result[7]_i_6/O
                         net (fo=1, unplaced)         0.449    20.839    operation_result[7]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    20.963 r  operation_result[7]_i_1/O
                         net (fo=1, unplaced)         0.000    20.963    operation_result[7]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -20.963    
  -------------------------------------------------------------------
                         slack                                 65.171    

Slack (MET) :             73.071ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 3.875ns (38.337%)  route 6.233ns (61.663%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[2]
                         LUT4 (Prop_lut4_I0_O)        0.313     5.735 r  memory_file_i_17/O
                         net (fo=1, unplaced)         0.449     6.184    memory_file_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.308 r  memory_file_i_8/O
                         net (fo=29, unplaced)        0.518     6.826    processor/wr_data[2]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.950 r  data_op_addr[2]_i_2/O
                         net (fo=27, unplaced)        0.516     7.466    processor/op2_din_EX[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     7.590 f  result0_carry_i_14/O
                         net (fo=13, unplaced)        1.161     8.751    result0_carry_i_14_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.875 r  result0__0_carry__0_i_2/O
                         net (fo=2, unplaced)         0.650     9.525    result0__0_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    10.139 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.757    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_4
                         LUT6 (Prop_lut6_I3_O)        0.307    11.064 r  result0__35_carry__0_i_2/O
                         net (fo=1, unplaced)         0.449    11.513    result0__35_carry__0_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    11.637 r  result0__35_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000    11.637    result0__35_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.884 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, unplaced)         0.311    12.195    result[7]
                         LUT6 (Prop_lut6_I1_O)        0.295    12.490 r  operation_result[15]_i_3/O
                         net (fo=1, unplaced)         0.449    12.939    operation_result[15]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    13.063 r  operation_result[15]_i_1/O
                         net (fo=1, unplaced)         0.000    13.063    operation_result[15]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 73.071    

Slack (MET) :             73.412ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 3.965ns (40.597%)  route 5.802ns (59.403%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.025 - 83.330 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     3.838 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, unplaced)         0.800     4.637    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_6[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.761 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.761    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.006 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     5.006    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.110 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, unplaced)         0.312     5.422    processor/dmem_dout[0]
                         LUT4 (Prop_lut4_I3_O)        0.313     5.735 r  memory_file_i_21/O
                         net (fo=3, unplaced)         0.467     6.202    memory_file_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  data_op_addr[0]_i_3/O
                         net (fo=2, unplaced)         0.460     6.786    data_op_addr[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.910 r  data_op_addr[0]_i_2/O
                         net (fo=24, unplaced)        0.513     7.423    processor/op2_din_EX[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  result0_carry_i_16/O
                         net (fo=16, unplaced)        1.165     8.712    B[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  result0__0_carry_i_1/O
                         net (fo=1, unplaced)         0.473     9.309    result0__0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.694 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.703    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.051 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[1]
                         net (fo=2, unplaced)         0.536    10.587    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_6
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.637    11.224 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[3]
                         net (fo=1, unplaced)         0.618    11.842    result[6]
                         LUT6 (Prop_lut6_I1_O)        0.307    12.149 r  operation_result[14]_i_3/O
                         net (fo=1, unplaced)         0.449    12.598    operation_result[14]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    12.722 r  operation_result[14]_i_1/O
                         net (fo=1, unplaced)         0.000    12.722    operation_result[14]_i_1_n_0
                         FDRE                                         r  processor/stage_EX/operation_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.495    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439    86.025    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/operation_result_reg[14]/C
                         clock pessimism              0.116    86.141    
                         clock uncertainty           -0.035    86.105    
                         FDRE (Setup_fdre_C_D)        0.029    86.134    processor/stage_EX/operation_result_reg[14]
  -------------------------------------------------------------------
                         required time                         86.134    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 73.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UART/receiver/data1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data1_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data1_flop/Q
                         net (fo=3, unplaced)         0.148     1.010    UART/receiver/data[1]
                         SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UART/receiver/data3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data3_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data3_flop/Q
                         net (fo=3, unplaced)         0.148     1.010    UART/receiver/data[3]
                         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UART/receiver/data5_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[5].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data5_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data5_flop/Q
                         net (fo=3, unplaced)         0.148     1.010    UART/receiver/data[5]
                         SRL16E                                       r  UART/receiver/data_width_loop[5].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[5].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UART/receiver/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data7_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data7_flop/Q
                         net (fo=3, unplaced)         0.148     1.010    UART/receiver/data[7]
                         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART/receiver/data2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[2].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.026%)  route 0.153ns (51.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data2_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data2_flop/Q
                         net (fo=5, unplaced)         0.153     1.015    UART/receiver/data[2]
                         SRL16E                                       r  UART/receiver/data_width_loop[2].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[2].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART/receiver/data4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[4].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.026%)  route 0.153ns (51.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data4_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data4_flop/Q
                         net (fo=5, unplaced)         0.153     1.015    UART/receiver/data[4]
                         SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART/receiver/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.026%)  route 0.153ns (51.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data6_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data6_flop/Q
                         net (fo=5, unplaced)         0.153     1.015    UART/receiver/data[6]
                         SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART/receiver/data0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.752%)  route 0.154ns (52.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data0_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data0_flop/Q
                         net (fo=6, unplaced)         0.154     1.016    UART/receiver/data[0]
                         SRL16E                                       r  UART/receiver/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         SRL16E                                       r  UART/receiver/data_width_loop[0].storage_srl/CLK
                         clock pessimism             -0.209     0.866    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.915    UART/receiver/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.588%)  route 0.370ns (72.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  processor/call_return_stack/sp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  processor/call_return_stack/sp_reg[1]/Q
                         net (fo=23, unplaced)        0.370     1.232    processor/call_return_stack/stack_reg_0_7_0_5/ADDRD1
                         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    processor/call_return_stack/stack_reg_0_7_0_5/WCLK
                         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.209     0.866    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.122    processor/call_return_stack/stack_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.588%)  route 0.370ns (72.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  processor/call_return_stack/sp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  processor/call_return_stack/sp_reg[1]/Q
                         net (fo=23, unplaced)        0.370     1.232    processor/call_return_stack/stack_reg_0_7_0_5/ADDRD1
                         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    processor/call_return_stack/stack_reg_0_7_0_5/WCLK
                         RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.209     0.866    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.122    processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754               processor/programcounter/prog_ctr_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754               processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420               processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410               processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/IO_port_ID_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.642ns  (logic 4.380ns (65.947%)  route 2.262ns (34.053%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/IO_port_ID_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  processor/stage_EX/IO_port_ID_reg[4]/Q
                         net (fo=1, unplaced)         0.965     4.377    processor/stage_EX/IO_port_ID_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.672 f  memory_file_i_13/O
                         net (fo=12, unplaced)        0.497     5.169    memory_file_i_13_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.293 r  pio_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.800     6.092    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         3.505     9.597 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.597    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 4.156ns (83.862%)  route 0.800ns (16.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    clk_IBUF_BUFG
                         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.412 r  UART/transmitter/serial_flop/Q
                         net (fo=1, unplaced)         0.800     4.211    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.700     7.911 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.911    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.923ns  (logic 4.123ns (83.755%)  route 0.800ns (16.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.584     2.956    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.412 r  UART/receiver/data_present_flop/Q
                         net (fo=6, unplaced)         0.800     4.211    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.667     7.879 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.879    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.388ns (80.465%)  route 0.337ns (19.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/receiver/data_present_flop/Q
                         net (fo=6, unplaced)         0.337     1.199    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.247     2.447 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.447    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.421ns (80.822%)  route 0.337ns (19.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  UART/transmitter/serial_flop/Q
                         net (fo=1, unplaced)         0.337     1.199    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.280     2.479 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.479    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/IO_port_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.445ns (69.596%)  route 0.631ns (30.404%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.114     0.721    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_EX/IO_port_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  processor/stage_EX/IO_port_ID_reg[0]/Q
                         net (fo=6, unplaced)         0.294     1.156    processor/stage_EX/IO_port_ID_reg_n_0_[0]
                         LUT5 (Prop_lut5_I1_O)        0.098     1.254 r  pio_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.337     1.591    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.797 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.797    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.988ns (35.796%)  route 3.566ns (64.205%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     2.387 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r1_0_7_0_5_i_5_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRC1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.319 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMC/O
                         net (fo=1, unplaced)         1.111     5.430    rd_data11[10]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.554 r  op1_dout_IFID[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.554    op1_dout_IFID[10]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.988ns (35.796%)  route 3.566ns (64.205%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     2.387 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r1_0_7_0_5_i_5_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/ADDRC1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.319 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/O
                         net (fo=1, unplaced)         1.111     5.430    rd_data11[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.554 r  op1_dout_IFID[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.554    op1_dout_IFID[4]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.988ns (35.796%)  route 3.566ns (64.205%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     2.387 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r2_0_7_0_5_i_4_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/ADDRC1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.319 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/RAMC/O
                         net (fo=1, unplaced)         1.111     5.430    rd_data21[10]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.554 r  op2_dout_IFID[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.554    op2_dout_IFID[10]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.988ns (35.796%)  route 3.566ns (64.205%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     2.387 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r2_0_7_0_5_i_4_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRC1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.319 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=1, unplaced)         1.111     5.430    rd_data21[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.554 r  op2_dout_IFID[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.554    op2_dout_IFID[4]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.987ns (35.784%)  route 3.566ns (64.216%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     2.387 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r1_0_7_0_5_i_5_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.318 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/O
                         net (fo=1, unplaced)         1.111     5.429    rd_data11[14]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.553 r  op1_dout_IFID[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.553    op1_dout_IFID[14]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.987ns (35.784%)  route 3.566ns (64.216%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     2.387 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r1_0_7_0_5_i_5_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/ADDRB1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.318 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=1, unplaced)         1.111     5.429    rd_data11[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.553 r  op1_dout_IFID[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.553    op1_dout_IFID[2]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.987ns (35.784%)  route 3.566ns (64.216%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     2.387 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r1_0_7_0_5_i_5_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRB1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.318 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMB/O
                         net (fo=1, unplaced)         1.111     5.429    rd_data11[8]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.553 r  op1_dout_IFID[8]_i_1/O
                         net (fo=1, unplaced)         0.000     5.553    op1_dout_IFID[8]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.987ns (35.784%)  route 3.566ns (64.216%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     2.387 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r2_0_7_0_5_i_4_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/ADDRB1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.318 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/RAMB/O
                         net (fo=1, unplaced)         1.111     5.429    rd_data21[14]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.553 r  op2_dout_IFID[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.553    op2_dout_IFID[14]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.987ns (35.784%)  route 3.566ns (64.216%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     2.387 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r2_0_7_0_5_i_4_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRB1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.318 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=1, unplaced)         1.111     5.429    rd_data21[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.553 r  op2_dout_IFID[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.553    op2_dout_IFID[2]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.987ns (35.784%)  route 3.566ns (64.216%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.800     2.263    btn_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     2.387 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, unplaced)         0.477     2.864    reg_file_reg_r2_0_7_0_5_i_4_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, unplaced)        1.178     4.166    processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/ADDRB1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.318 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=1, unplaced)         1.111     5.429    rd_data21[8]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.553 r  op2_dout_IFID[8]_i_1/O
                         net (fo=1, unplaced)         0.000     5.553    op2_dout_IFID[8]_i_1_n_0
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.165    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.256 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.439     2.695    clk_IBUF_BUFG
                         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/receiver/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/receiver/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/receiver/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/pointer2_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/receiver/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/receiver/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.660%)  route 0.337ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, unplaced)       0.337     0.568    btn_IBUF[0]
                         FDRE                                         r  UART/transmitter/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, unplaced)       0.259     1.075    clk_IBUF_BUFG
                         FDRE                                         r  UART/transmitter/pointer2_flop/C





