{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501548259282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501548259283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  1 08:44:19 2017 " "Processing started: Tue Aug  1 08:44:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501548259283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501548259283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501548259283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1501548259487 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_design.qsys " "Elaborating Qsys system entity \"hps_design.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548266566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:29 Progress: Loading Qsys/hps_design.qsys " "2017.08.01.08:44:29 Progress: Loading Qsys/hps_design.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548269493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:29 Progress: Reading input file " "2017.08.01.08:44:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548269748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:29 Progress: Adding SMP_HPS \[altera_hps 15.0\] " "2017.08.01.08:44:29 Progress: Adding SMP_HPS \[altera_hps 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548269811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:31 Progress: Parameterizing module SMP_HPS " "2017.08.01.08:44:31 Progress: Parameterizing module SMP_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548271095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:31 Progress: Adding clk_50 \[clock_source 15.0\] " "2017.08.01.08:44:31 Progress: Adding clk_50 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548271111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:31 Progress: Parameterizing module clk_50 " "2017.08.01.08:44:31 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548271438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:31 Progress: Adding pio_0 \[altera_avalon_pio 15.0\] " "2017.08.01.08:44:31 Progress: Adding pio_0 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548271439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:31 Progress: Parameterizing module pio_0 " "2017.08.01.08:44:31 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548271448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:31 Progress: Adding pll_0 \[altera_pll 15.0\] " "2017.08.01.08:44:31 Progress: Adding pll_0 \[altera_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548271448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:33 Progress: Parameterizing module pll_0 " "2017.08.01.08:44:33 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548273046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:33 Progress: Building connections " "2017.08.01.08:44:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548273048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:33 Progress: Parameterizing connections " "2017.08.01.08:44:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548273072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:33 Progress: Validating " "2017.08.01.08:44:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548273073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.01.08:44:41 Progress: Done reading input file " "2017.08.01.08:44:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548281673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.SMP_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_design.SMP_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.SMP_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_design.SMP_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282972 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.SMP_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_design.SMP_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282972 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.SMP_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_design.SMP_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282972 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.SMP_HPS: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_design.SMP_HPS: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.pll_0: Able to implement PLL with user settings " "Hps_design.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548282975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design: Generating hps_design \"hps_design\" for QUARTUS_SYNTH " "Hps_design: Generating hps_design \"hps_design\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548292339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master SMP_HPS.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master SMP_HPS.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548294461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SMP_HPS: \"Running  for module: SMP_HPS\" " "SMP_HPS: \"Running  for module: SMP_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548297399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SMP_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "SMP_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548297904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SMP_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "SMP_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298251 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SMP_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "SMP_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298253 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SMP_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "SMP_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298253 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SMP_HPS: set_interface_assignment: Interface \"hps_io\" does not exist " "SMP_HPS: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SMP_HPS: \"hps_design\" instantiated altera_hps \"SMP_HPS\" " "SMP_HPS: \"hps_design\" instantiated altera_hps \"SMP_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'hps_design_pio_0' " "Pio_0: Starting RTL generation for module 'hps_design_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7379_3524715358511571367.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7379_3524715358511571367.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7379_3524715358511571367.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7379_3524715358511571367.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'hps_design_pio_0' " "Pio_0: Done RTL generation for module 'hps_design_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"hps_design\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"hps_design\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"hps_design\" instantiated altera_pll \"pll_0\" " "Pll_0: \"hps_design\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548298931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps_design\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps_design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"SMP_HPS\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"SMP_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"SMP_HPS\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"SMP_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SMP_HPS_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"SMP_HPS_h2f_lw_axi_master_agent\" " "SMP_HPS_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"SMP_HPS_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\" " "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\" " "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\" " "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548299464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548321459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548321464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design: Done \"hps_design\" with 22 modules, 78 files " "Hps_design: Done \"hps_design\" with 22 modules, 78 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501548321464 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_design.qsys " "Finished elaborating Qsys system entity \"hps_design.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548323119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chris_HPS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chris_HPS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chris_HPS " "Found entity 1: chris_HPS" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/hps_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/hps_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design " "Found entity 1: hps_design" {  } { { "db/ip/hps_design/hps_design.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_default_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_incr_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326126 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326131 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326131 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326131 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326131 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501548326134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps_design/submodules/altera_reset_controller.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps_design/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501548326141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_SMP_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_SMP_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_SMP_HPS " "Found entity 1: hps_design_SMP_HPS" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_SMP_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_SMP_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_SMP_HPS_fpga_interfaces " "Found entity 1: hps_design_SMP_HPS_fpga_interfaces" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS_fpga_interfaces.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_SMP_HPS_hps_io " "Found entity 1: hps_design_SMP_HPS_hps_io" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_SMP_HPS_hps_io_border " "Found entity 1: hps_design_SMP_HPS_hps_io_border" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io_border.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0 " "Found entity 1: hps_design_mm_interconnect_0" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_cmd_demux " "Found entity 1: hps_design_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_cmd_mux " "Found entity 1: hps_design_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501548326148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501548326148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_router_default_decode " "Found entity 1: hps_design_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326148 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_design_mm_interconnect_0_router " "Found entity 2: hps_design_mm_interconnect_0_router" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501548326149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501548326149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_design_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326149 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_design_mm_interconnect_0_router_002 " "Found entity 2: hps_design_mm_interconnect_0_router_002" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_rsp_demux " "Found entity 1: hps_design_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_rsp_mux " "Found entity 1: hps_design_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_pio_0 " "Found entity 1: hps_design_pio_0" {  } { { "db/ip/hps_design/submodules/hps_design_pio_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_pll_0 " "Found entity 1: hps_design_pll_0" {  } { { "db/ip/hps_design/submodules/hps_design_pll_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_reset.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548326191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chris_HPS " "Elaborating entity \"chris_HPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501548326280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design hps_design:inst " "Elaborating entity \"hps_design\" for hierarchy \"hps_design:inst\"" {  } { { "chris_HPS.bdf" "inst" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 72 416 752 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_SMP_HPS hps_design:inst\|hps_design_SMP_HPS:smp_hps " "Elaborating entity \"hps_design_SMP_HPS\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\"" {  } { { "db/ip/hps_design/hps_design.v" "smp_hps" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_SMP_HPS_fpga_interfaces hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_design_SMP_HPS_fpga_interfaces\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS.v" "fpga_interfaces" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_SMP_HPS_hps_io hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io " "Elaborating entity \"hps_design_SMP_HPS_hps_io\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\"" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS.v" "hps_io" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_SMP_HPS_hps_io_border hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border " "Elaborating entity \"hps_design_SMP_HPS_hps_io_border\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\"" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io.v" "border" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_SMP_HPS_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "pll" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501548326371 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501548326372 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "p0" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326374 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1501548326376 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326405 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1501548326407 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326408 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1501548326413 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501548326413 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501548326472 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501548326472 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326476 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501548326484 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501548326484 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501548326484 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501548326484 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326612 ""}  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1501548326612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/chris/FPGA/HPS/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501548326653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501548326653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "seq" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326809 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "seq" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1501548326810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "c0" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548326815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326844 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326844 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326844 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326845 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326845 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501548326845 "|chris_HPS|hps_design:inst|hps_design_SMP_HPS:smp_hps|hps_design_SMP_HPS_hps_io:hps_io|hps_design_SMP_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "oct" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "dll" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_pio_0 hps_design:inst\|hps_design_pio_0:pio_0 " "Elaborating entity \"hps_design_pio_0\" for hierarchy \"hps_design:inst\|hps_design_pio_0:pio_0\"" {  } { { "db/ip/hps_design/hps_design.v" "pio_0" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_pll_0 hps_design:inst\|hps_design_pll_0:pll_0 " "Elaborating entity \"hps_design_pll_0\" for hierarchy \"hps_design:inst\|hps_design_pll_0:pll_0\"" {  } { { "db/ip/hps_design/hps_design.v" "pll_0" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/hps_design/submodules/hps_design_pll_0.v" "altera_pll_i" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1501548327253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/hps_design/submodules/hps_design_pll_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327258 ""}  } { { "db/ip/hps_design/submodules/hps_design_pll_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1501548327258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0 hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_design_mm_interconnect_0\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hps_design/hps_design.v" "mm_interconnect_0" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "smp_hps_h2f_lw_axi_master_agent" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:smp_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "pio_0_s1_agent" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "pio_0_s1_agent_rdata_fifo" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_router hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router:router " "Elaborating entity \"hps_design_mm_interconnect_0_router\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router:router\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "router" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_router_default_decode hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router:router\|hps_design_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_design_mm_interconnect_0_router_default_decode\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router:router\|hps_design_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_router_002 hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_design_mm_interconnect_0_router_002\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "router_002" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_router_002_default_decode hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router_002:router_002\|hps_design_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_design_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_router_002:router_002\|hps_design_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_cmd_demux hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_design_mm_interconnect_0_cmd_demux\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "cmd_demux" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_cmd_mux hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_design_mm_interconnect_0_cmd_mux\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "cmd_mux" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_rsp_demux hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_design_mm_interconnect_0_rsp_demux\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "rsp_demux" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_rsp_mux hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_design_mm_interconnect_0_rsp_mux\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "rsp_mux" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_avalon_st_adapter hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_design_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps_design:inst\|hps_design_mm_interconnect_0:mm_interconnect_0\|hps_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps_design:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps_design:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hps_design/hps_design.v" "rst_controller" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hps_design/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hps_design/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501548327546 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1501548329614 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS~synth " "Node \"HPS_DDR3_DQS~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS~synth " "Node \"HPS_DDR3_DQS~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS~synth " "Node \"HPS_DDR3_DQS~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS~synth " "Node \"HPS_DDR3_DQS~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548329900 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1501548329900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548330053 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1501548330312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_design_SMP_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_design_SMP_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548330543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/HPS/chris_HPS.map.smsg " "Generated suppressed messages file /home/chris/FPGA/HPS/chris_HPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1501548331059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 1 0 0 " "Adding 11 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501548332321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501548332321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1076 " "Implemented 1076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501548332527 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501548332527 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1501548332527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501548332527 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1501548332527 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1501548332527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501548332527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1223 " "Peak virtual memory: 1223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501548332568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  1 08:45:32 2017 " "Processing ended: Tue Aug  1 08:45:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501548332568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501548332568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501548332568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501548332568 ""}
