--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 17.644 ns
From           : dv_pulse_fibre
To             : dv_rx:dv_rx_inst|dv_dat_temp
From Clock     : 
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.493 ns
From           : fpga_thermo:fpga_thermo0|smb_master:master|binary_counter:timer_counter|lpm_counter:count_rtl_17|cntr_kr7:auto_generated|safe_q[3]
To             : smb_clk
From Clock     : inclk14
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.845 ns
From           : fibre_rx_data[3]
To             : mictor_o[4]
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.765 ns
From           : fibre_rx_data[0]
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:fiforam|altsyncram_cha1:altsyncram3|ram_block4a2~porta_datain_reg1
From Clock     : 
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 1.053 ns
From           : cc_pll:pll0|altpll:altpll_component|_extclk2
To             : lvds_clk
From Clock     : inclk14
To Clock       : 
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.141 ns
From           : lvds_reply_rc1_a
To             : mictor_e[10]
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.416 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 52.17 MHz ( period = 19.168 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ram_block1a18~portb_address_reg10
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_3lu:auto_generated|ram_block1a31~porta_datain_reg28
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 3.746 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 159.90 MHz ( period = 6.254 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1|safe_q[0]
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_lpr:dpram4|altsyncram_9lc1:altsyncram14|ram_block15a31~porta_we_reg
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 9.348 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sync_gen:sync_gen0|sync_gen_core:sgc|current_state.send_bit0
To             : frame_timing:frame_timing_slave|frame_timing_core:ftc|sync_temp
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 14.492 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 181.55 MHz ( period = 5.508 ns )
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_h3d:write_state|b_full
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:wrptr_g|power_modified_counter_values[4]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 19.227 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe7a[3]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe8a[3]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.530 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe7a[1]
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe8a[1]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.538 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|lvds_temp
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|lvds
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.540 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe7a[1]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe8a[1]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'fibre_rx_clkr'
Slack          : 0.540 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:dffpipe_ws_dgrp|dffpipe_2a3:dffpipe6|dffe7a[7]
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:dffpipe_ws_dgrp|dffpipe_2a3:dffpipe6|dffe8a[7]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 10.542 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sync_gen:sync_gen0|sync_gen_core:sgc|current_state.send_bit0
To             : frame_timing:frame_timing_slave|frame_timing_core:ftc|sync_temp
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

