#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 14 20:49:29 2019
# Process ID: 11280
# Current directory: Z:/ECE/ECE524L/lab4/lab4.runs/synth_1
# Command line: vivado.exe -log computeAverage.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source computeAverage.tcl
# Log file: Z:/ECE/ECE524L/lab4/lab4.runs/synth_1/computeAverage.vds
# Journal file: Z:/ECE/ECE524L/lab4/lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source computeAverage.tcl -notrace
Command: synth_design -top computeAverage -part xc7k70tfbv676-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 451.285 ; gain = 95.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computeAverage' [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:12]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'Z:/ECE/ECE524L/lab4/lab4.runs/synth_1/.Xil/Vivado-11280-JD1612-16/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'UUT' of component 'blk_mem_gen_0' [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:46]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [Z:/ECE/ECE524L/lab4/lab4.runs/synth_1/.Xil/Vivado-11280-JD1612-16/realtime/blk_mem_gen_0_stub.vhdl:15]
INFO: [Synth 8-226] default block is never used [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element i_clr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element a_clr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element sum_clr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element avg_clr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element avg_ldr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'computeAverage' (1#1) [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 505.723 ; gain = 149.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 505.723 ; gain = 149.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 505.723 ; gain = 149.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'UUT'
Finished Parsing XDC File [z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'UUT'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 822.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 822.824 ; gain = 466.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 822.824 ; gain = 466.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 822.824 ; gain = 466.914
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'a_ldr_reg' into 'i_ldr_reg' [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:52]
INFO: [Synth 8-4471] merging register 'sum_ldr_reg' into 'i_ldr_reg' [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element a_ldr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element sum_ldr_reg was removed.  [Z:/ECE/ECE524L/lab4/lab4.srcs/sources_1/new/computeAverage.vhd:52]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'computeAverage'
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_ldr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "avg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0001 |                               00
                    idle |                             0010 |                               01
                    load |                             0100 |                               10
                 average |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'computeAverage'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 822.824 ; gain = 466.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module computeAverage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design computeAverage has port avg[8] driven by constant 0
WARNING: [Synth 8-3917] design computeAverage has port avg[7] driven by constant 0
WARNING: [Synth 8-3917] design computeAverage has port avg[6] driven by constant 0
WARNING: [Synth 8-3917] design computeAverage has port avg[5] driven by constant 0
WARNING: [Synth 8-3917] design computeAverage has port avg[4] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sum_reg[0]' (FDCE) to 'sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'sum_reg[1]' (FDCE) to 'sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'sum_reg[2]' (FDCE) to 'sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'sum_reg[3]' (FDCE) to 'sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'sum_reg[4]' (FDCE) to 'sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'sum_reg[5]' (FDCE) to 'sum_reg[6]'
INFO: [Synth 8-3886] merging instance 'sum_reg[6]' (FDCE) to 'sum_reg[7]'
INFO: [Synth 8-3886] merging instance 'sum_reg[8]' (FDCE) to 'sum_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_reg[7] )
INFO: [Synth 8-3886] merging instance 'avg_reg[0]' (FDE) to 'avg_reg[1]'
INFO: [Synth 8-3886] merging instance 'avg_reg[1]' (FDE) to 'avg_reg[2]'
INFO: [Synth 8-3886] merging instance 'avg_reg[2]' (FDE) to 'avg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overflow_reg)
WARNING: [Synth 8-3332] Sequential element (sum_reg[7]) is unused and will be removed from module computeAverage.
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module computeAverage.
WARNING: [Synth 8-3332] Sequential element (avg_reg[3]) is unused and will be removed from module computeAverage.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 822.824 ; gain = 466.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 824.406 ; gain = 468.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 824.406 ; gain = 468.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     1|
|3     |LUT2                 |     3|
|4     |LUT3                 |     6|
|5     |LUT4                 |     5|
|6     |LUT5                 |     5|
|7     |LUT6                 |     3|
|8     |FDCE                 |    14|
|9     |FDPE                 |     4|
|10    |FDRE                 |     6|
|11    |IBUF                 |     2|
|12    |OBUF                 |    10|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 843.602 ; gain = 170.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 843.602 ; gain = 487.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 846.773 ; gain = 502.336
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'Z:/ECE/ECE524L/lab4/lab4.runs/synth_1/computeAverage.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file computeAverage_utilization_synth.rpt -pb computeAverage_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 846.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 20:50:27 2019...
