#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 26 17:02:28 2017
# Process ID: 12228
# Current directory: C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1
# Command line: vivado.exe -log toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace
# Log file: C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel.vdi
# Journal file: C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_pins.xdc]
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_pins.xdc]
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX16Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX16Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX17Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX17Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/BBT_SiTCP_RST/resetReq*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/BBT_SiTCP_RST/resetReq*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdReq*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdReq*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orRdAct*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orRdAct*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr*'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxEndTgl'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxEndTgl]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'DIP[*]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets {DIP[*]}]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_BCT_Inst/rst_from_bus'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:28]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets u_BCT_Inst/rst_from_bus]'. [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc:28]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.srcs/constrs_1/hul_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.441 ; gain = 273.992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 523.090 ; gain = 12.648
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.410 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1041.410 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1594a5a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1041.410 ; gain = 0.000
21 Infos, 19 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1041.410 ; gain = 530.969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel_opt.dcp' has been generated.
Command: report_drc -file toplevel_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.410 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a03ce6b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1041.410 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a03ce6b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f4341a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f4341a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1041.410 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18f4341a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: b3e904bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b3e904bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13e75036f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13e9d71db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13e9d71db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1546cb90b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1546cb90b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1546cb90b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1546cb90b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1546cb90b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1546cb90b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1546cb90b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1546cb90b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1546cb90b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000
Ending Placer Task | Checksum: 153bdd3aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.410 ; gain = 0.000
34 Infos, 20 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1041.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1041.410 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1041.410 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1041.410 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d695ecf4 ConstDB: 0 ShapeSum: 7d27e6b6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1475cf0fc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1244.703 ; gain = 203.293

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1475cf0fc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1244.703 ; gain = 203.293

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1475cf0fc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1252.742 ; gain = 211.332

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1475cf0fc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1252.742 ; gain = 211.332
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f1390bcc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1259.379 ; gain = 217.969
Phase 2 Router Initialization | Checksum: f1390bcc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1259.379 ; gain = 217.969

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418
Phase 4 Rip-up And Reroute | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418
Phase 5 Delay and Skew Optimization | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418
Phase 6.1 Hold Fix Iter | Checksum: fa8dcfc7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418
Phase 6 Post Hold Fix | Checksum: fa8dcfc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00548374 %
  Global Horizontal Routing Utilization  = 0.000426257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fa8dcfc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.828 ; gain = 222.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa8dcfc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.895 ; gain = 224.484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fa8dcfc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.895 ; gain = 224.484

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: fa8dcfc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.895 ; gain = 224.484
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1265.895 ; gain = 224.484

Routing Is Done.
41 Infos, 20 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1265.895 ; gain = 224.484
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1265.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel_routed.dcp' has been generated.
Command: report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file toplevel_methodology_drc_routed.rpt -rpx toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/suharu/Desktop/FPGA/HUL_Skelton/HUL_Skelton.runs/impl_1/toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
48 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 17:03:33 2017...
