###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 03:34:00 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_signOff -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[9]/C 
Endpoint:   Downsample1_bypass_reg_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[9]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.473
  Arrival Time                  0.629
  Slack Time                   -1.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.844 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.846 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.056 |    1.901 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.005 |   0.062 |    1.906 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.108 |   0.170 |    2.014 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.184 |    2.028 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.063 |   0.247 |    2.091 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.005 |   0.252 |    2.097 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.071 |   0.323 |    2.168 | 
     | clk__L5_I104/A                  |   v   | clk__L4_N32               | INHDX12   | 0.004 |   0.327 |    2.172 | 
     | clk__L5_I104/Q                  |   ^   | clk__L5_N104              | INHDX12   | 0.058 |   0.385 |    2.229 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk__L5_N104              | SDFRQHDX1 | 0.002 |   0.387 |    2.232 | 
     | Downsample1_bypass_reg_reg[9]/Q |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.241 |   0.629 |    2.473 | 
     | Downsample1_bypass_reg_reg[9]/D |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.000 |   0.629 |    2.473 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.845 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.842 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.768 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.759 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.636 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.617 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.529 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.520 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.422 | 
     | clk__L5_I104/A                  |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.428 |   -1.417 | 
     | clk__L5_I104/Q                  |   ^   | clk__L5_N104 | INHDX12   | 0.073 |   0.501 |   -1.343 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.003 |   0.504 |   -1.340 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[18]/C 
Endpoint:   Downsample1_bypass_reg_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[18]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.505
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.473
  Arrival Time                  0.630
  Slack Time                   -1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.843 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.845 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.900 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.905 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.013 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.027 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.090 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.096 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.167 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.004 |   0.327 |    2.170 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.058 |   0.385 |    2.228 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.003 |   0.388 |    2.231 | 
     | Downsample1_bypass_reg_reg[18]/Q |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.242 |   0.630 |    2.473 | 
     | Downsample1_bypass_reg_reg[18]/D |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.000 |   0.630 |    2.473 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.843 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.841 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.766 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.758 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.635 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.616 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.528 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.519 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.420 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.428 |   -1.415 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.073 |   0.501 |   -1.342 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.003 |   0.505 |   -1.339 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[20]/C 
Endpoint:   Downsample1_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.628
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.899 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.904 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.012 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.026 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.089 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.095 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.166 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.326 |    2.168 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105               | INHDX12   | 0.058 |   0.384 |    2.226 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk__L5_N105               | SDFRQHDX1 | 0.001 |   0.385 |    2.227 | 
     | Downsample1_bypass_reg_reg[20]/Q |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.243 |   0.628 |    2.470 | 
     | Downsample1_bypass_reg_reg[20]/D |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.628 |    2.470 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.840 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.765 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.757 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.634 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.615 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.527 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.518 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.419 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.416 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105 | INHDX12   | 0.073 |   0.500 |   -1.343 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.501 |   -1.341 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[10]/C 
Endpoint:   Downsample1_bypass_reg_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.473
  Arrival Time                  0.631
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.898 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.904 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.012 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.026 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.089 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.094 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.165 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.004 |   0.327 |    2.169 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.058 |   0.385 |    2.227 | 
     | Downsample1_bypass_reg_reg[10]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.002 |   0.387 |    2.229 | 
     | Downsample1_bypass_reg_reg[10]/Q |   ^   | Downsample1_bypass_reg[10] | SDFRQHDX1 | 0.244 |   0.631 |    2.473 | 
     | Downsample1_bypass_reg_reg[10]/D |   ^   | Downsample1_bypass_reg[10] | SDFRQHDX1 | 0.000 |   0.631 |    2.473 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.765 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.756 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.633 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.615 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.526 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.517 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.419 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.428 |   -1.414 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.073 |   0.501 |   -1.341 | 
     | Downsample1_bypass_reg_reg[10]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.003 |   0.504 |   -1.338 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.628
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.898 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.903 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.011 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.026 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.089 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.094 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.165 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.326 |    2.167 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.057 |   0.383 |    2.225 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.385 |    2.227 | 
     | Downsample1_bypass_reg_reg[17]/Q |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.243 |   0.628 |    2.470 | 
     | Downsample1_bypass_reg_reg[17]/D |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.628 |    2.470 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.765 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.756 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.633 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.614 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.526 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.517 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.419 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.416 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.072 |   0.499 |   -1.343 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.501 |   -1.340 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[8]/C 
Endpoint:   Downsample1_bypass_reg_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[8]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.628
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.056 |    1.898 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.005 |   0.062 |    1.903 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.108 |   0.170 |    2.011 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.184 |    2.026 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.063 |   0.247 |    2.089 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.005 |   0.252 |    2.094 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.071 |   0.323 |    2.165 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32               | INHDX12   | 0.002 |   0.326 |    2.168 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105              | INHDX12   | 0.058 |   0.384 |    2.225 | 
     | Downsample1_bypass_reg_reg[8]/C |   ^   | clk__L5_N105              | SDFRQHDX1 | 0.001 |   0.385 |    2.227 | 
     | Downsample1_bypass_reg_reg[8]/Q |   ^   | Downsample1_bypass_reg[8] | SDFRQHDX1 | 0.243 |   0.628 |    2.470 | 
     | Downsample1_bypass_reg_reg[8]/D |   ^   | Downsample1_bypass_reg[8] | SDFRQHDX1 | 0.000 |   0.628 |    2.470 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.839 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.765 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.756 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.633 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.614 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.526 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.517 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.419 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.415 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105 | INHDX12   | 0.073 |   0.500 |   -1.342 | 
     | Downsample1_bypass_reg_reg[8]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.501 |   -1.340 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[19]/C 
Endpoint:   Downsample1_bypass_reg_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[19]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.473
  Arrival Time                  0.632
  Slack Time                   -1.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.841 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.843 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.898 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.903 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.011 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.025 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.088 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.093 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.165 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.004 |   0.327 |    2.168 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.058 |   0.385 |    2.226 | 
     | Downsample1_bypass_reg_reg[19]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.002 |   0.387 |    2.228 | 
     | Downsample1_bypass_reg_reg[19]/Q |   ^   | Downsample1_bypass_reg[19] | SDFRQHDX1 | 0.244 |   0.632 |    2.473 | 
     | Downsample1_bypass_reg_reg[19]/D |   ^   | Downsample1_bypass_reg[19] | SDFRQHDX1 | 0.000 |   0.632 |    2.473 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.841 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.838 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.764 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.756 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.632 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.614 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.526 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.516 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.418 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.428 |   -1.413 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.073 |   0.501 |   -1.340 | 
     | Downsample1_bypass_reg_reg[19]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.003 |   0.504 |   -1.337 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[12]/C 
Endpoint:   Downsample1_bypass_reg_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.630
  Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.840 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.842 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.897 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.902 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.010 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.024 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.087 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.092 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.164 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.326 |    2.166 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.057 |   0.383 |    2.223 | 
     | Downsample1_bypass_reg_reg[12]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.385 |    2.225 | 
     | Downsample1_bypass_reg_reg[12]/Q |   ^   | Downsample1_bypass_reg[12] | SDFRQHDX1 | 0.244 |   0.630 |    2.470 | 
     | Downsample1_bypass_reg_reg[12]/D |   ^   | Downsample1_bypass_reg[12] | SDFRQHDX1 | 0.000 |   0.630 |    2.470 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.840 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.837 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.763 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.755 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.631 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.613 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.525 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.515 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.417 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.414 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.072 |   0.499 |   -1.341 | 
     | Downsample1_bypass_reg_reg[12]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.501 |   -1.339 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[6]/C 
Endpoint:   Downsample1_bypass_reg_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[6]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.630
  Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.840 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.842 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.056 |    1.896 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.005 |   0.062 |    1.902 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.108 |   0.170 |    2.010 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.184 |    2.024 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.063 |   0.247 |    2.087 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.005 |   0.252 |    2.092 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.071 |   0.323 |    2.163 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32               | INHDX12   | 0.002 |   0.326 |    2.166 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105              | INHDX12   | 0.058 |   0.384 |    2.224 | 
     | Downsample1_bypass_reg_reg[6]/C |   ^   | clk__L5_N105              | SDFRQHDX1 | 0.001 |   0.385 |    2.225 | 
     | Downsample1_bypass_reg_reg[6]/Q |   ^   | Downsample1_bypass_reg[6] | SDFRQHDX1 | 0.245 |   0.630 |    2.470 | 
     | Downsample1_bypass_reg_reg[6]/D |   ^   | Downsample1_bypass_reg[6] | SDFRQHDX1 | 0.000 |   0.630 |    2.470 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.840 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.837 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.763 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.754 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.631 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.612 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.524 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.515 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.417 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.413 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105 | INHDX12   | 0.073 |   0.500 |   -1.340 | 
     | Downsample1_bypass_reg_reg[6]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.001 |   0.501 |   -1.339 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[13]/C 
Endpoint:   Downsample1_bypass_reg_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[13]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.630
  Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.840 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.842 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.896 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.901 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.009 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.024 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.087 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.092 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.163 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.326 |    2.165 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.057 |   0.383 |    2.223 | 
     | Downsample1_bypass_reg_reg[13]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.385 |    2.225 | 
     | Downsample1_bypass_reg_reg[13]/Q |   ^   | Downsample1_bypass_reg[13] | SDFRQHDX1 | 0.245 |   0.630 |    2.470 | 
     | Downsample1_bypass_reg_reg[13]/D |   ^   | Downsample1_bypass_reg[13] | SDFRQHDX1 | 0.000 |   0.630 |    2.470 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.840 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.837 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.763 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.754 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.631 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.612 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.524 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.515 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.417 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.414 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.072 |   0.499 |   -1.341 | 
     | Downsample1_bypass_reg_reg[13]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.501 |   -1.339 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[30]/C 
Endpoint:   Downsample1_bypass_reg_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[30]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.473
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.603
  Slack Time                   -1.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.839 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.841 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.895 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.901 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.009 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.023 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.086 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.090 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.147 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.310 |    2.149 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.054 |   0.364 |    2.203 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.000 |   0.364 |    2.203 | 
     | Downsample1_bypass_reg_reg[30]/Q |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.239 |   0.603 |    2.442 | 
     | Downsample1_bypass_reg_reg[30]/D |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.000 |   0.603 |    2.442 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.839 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.762 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.753 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.630 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.611 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.523 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.517 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.437 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.405 |   -1.434 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.068 |   0.473 |   -1.366 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.000 |   0.473 |   -1.366 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[32]/C 
Endpoint:   Downsample1_bypass_reg_reg[32]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[32]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.443
  Arrival Time                  0.605
  Slack Time                   -1.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.838 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.894 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.899 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.007 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.021 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.084 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.088 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.146 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.310 |    2.147 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.054 |   0.364 |    2.201 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.365 |    2.203 | 
     | Downsample1_bypass_reg_reg[32]/Q |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.241 |   0.605 |    2.443 | 
     | Downsample1_bypass_reg_reg[32]/D |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.000 |   0.605 |    2.443 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.838 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.835 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.761 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.752 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.629 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.610 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.315 |   -1.522 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.516 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.436 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.405 |   -1.433 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.068 |   0.473 |   -1.365 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.002 |   0.474 |   -1.363 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[31]/C 
Endpoint:   Downsample1_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.473
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.604
  Slack Time                   -1.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.838 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.894 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.899 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.007 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.021 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.084 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.088 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.146 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.310 |    2.147 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.054 |   0.364 |    2.201 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.000 |   0.364 |    2.201 | 
     | Downsample1_bypass_reg_reg[31]/Q |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.240 |   0.604 |    2.442 | 
     | Downsample1_bypass_reg_reg[31]/D |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.604 |    2.442 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.838 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.835 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.761 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.752 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.629 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.610 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.522 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.515 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.435 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.405 |   -1.433 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.068 |   0.473 |   -1.365 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.000 |   0.473 |   -1.365 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[14]/C 
Endpoint:   Downsample1_bypass_reg_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[14]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.470
  Arrival Time                  0.633
  Slack Time                   -1.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.836 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.838 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.893 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.898 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.006 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.020 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.083 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.089 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.160 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.326 |    2.162 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.057 |   0.383 |    2.220 | 
     | Downsample1_bypass_reg_reg[14]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.385 |    2.222 | 
     | Downsample1_bypass_reg_reg[14]/Q |   ^   | Downsample1_bypass_reg[14] | SDFRQHDX1 | 0.248 |   0.633 |    2.470 | 
     | Downsample1_bypass_reg_reg[14]/D |   ^   | Downsample1_bypass_reg[14] | SDFRQHDX1 | 0.000 |   0.633 |    2.470 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.836 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.834 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.759 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.751 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.628 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.609 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.521 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.512 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.413 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.410 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.072 |   0.499 |   -1.338 | 
     | Downsample1_bypass_reg_reg[14]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.501 |   -1.335 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[11]/C 
Endpoint:   Downsample1_bypass_reg_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[11]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.505
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.473
  Arrival Time                  0.637
  Slack Time                   -1.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.836 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.838 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.893 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.898 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.006 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.020 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.083 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.088 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.160 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.004 |   0.327 |    2.163 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.058 |   0.385 |    2.221 | 
     | Downsample1_bypass_reg_reg[11]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.002 |   0.387 |    2.224 | 
     | Downsample1_bypass_reg_reg[11]/Q |   ^   | Downsample1_bypass_reg[11] | SDFRQHDX1 | 0.249 |   0.637 |    2.473 | 
     | Downsample1_bypass_reg_reg[11]/D |   ^   | Downsample1_bypass_reg[11] | SDFRQHDX1 | 0.000 |   0.637 |    2.473 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.836 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.833 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.759 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.751 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.627 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.609 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.521 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.511 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.413 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.428 |   -1.408 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.073 |   0.501 |   -1.335 | 
     | Downsample1_bypass_reg_reg[11]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.003 |   0.505 |   -1.332 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[28]/C 
Endpoint:   Downsample1_bypass_reg_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[28]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.608
  Slack Time                   -1.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.834 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.891 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.896 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.004 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.018 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.081 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.085 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.142 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.309 |    2.144 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.054 |   0.363 |    2.197 | 
     | Downsample1_bypass_reg_reg[28]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.002 |   0.365 |    2.199 | 
     | Downsample1_bypass_reg_reg[28]/Q |   ^   | Downsample1_bypass_reg[28] | SDFRQHDX1 | 0.243 |   0.608 |    2.442 | 
     | Downsample1_bypass_reg_reg[28]/D |   ^   | Downsample1_bypass_reg[28] | SDFRQHDX1 | 0.000 |   0.608 |    2.442 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.834 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.832 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.757 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.749 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.626 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.607 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.519 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.512 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.432 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.404 |   -1.430 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.068 |   0.472 |   -1.363 | 
     | Downsample1_bypass_reg_reg[28]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.474 |   -1.361 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[15]/C 
Endpoint:   Downsample1_bypass_reg_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[15]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.501
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.469
  Arrival Time                  0.635
  Slack Time                   -1.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.834 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.890 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.896 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.004 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.018 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.081 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.005 |   0.252 |    2.086 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.071 |   0.323 |    2.157 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.326 |    2.160 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.057 |   0.383 |    2.217 | 
     | Downsample1_bypass_reg_reg[15]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.385 |    2.219 | 
     | Downsample1_bypass_reg_reg[15]/Q |   ^   | Downsample1_bypass_reg[15] | SDFRQHDX1 | 0.250 |   0.635 |    2.469 | 
     | Downsample1_bypass_reg_reg[15]/D |   ^   | Downsample1_bypass_reg[15] | SDFRQHDX1 | 0.000 |   0.635 |    2.469 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.834 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.831 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.757 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.748 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.625 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.607 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.518 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.509 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.411 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.426 |   -1.408 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.072 |   0.499 |   -1.335 | 
     | Downsample1_bypass_reg_reg[15]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.501 |   -1.333 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[24]/C 
Endpoint:   Downsample1_bypass_reg_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[24]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.609
  Slack Time                   -1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.832 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.834 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.889 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.894 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.002 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.016 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.079 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.083 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.140 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.309 |    2.142 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.054 |   0.363 |    2.195 | 
     | Downsample1_bypass_reg_reg[24]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.001 |   0.364 |    2.197 | 
     | Downsample1_bypass_reg_reg[24]/Q |   ^   | Downsample1_bypass_reg[24] | SDFRQHDX1 | 0.245 |   0.609 |    2.442 | 
     | Downsample1_bypass_reg_reg[24]/D |   ^   | Downsample1_bypass_reg[24] | SDFRQHDX1 | 0.000 |   0.609 |    2.442 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.832 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.830 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.755 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.747 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.624 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.605 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.315 |   -1.517 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.510 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.430 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.404 |   -1.429 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.068 |   0.472 |   -1.361 | 
     | Downsample1_bypass_reg_reg[24]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.474 |   -1.359 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[23]/C 
Endpoint:   Downsample1_bypass_reg_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[23]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.610
  Slack Time                   -1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.832 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.834 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.889 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.894 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    2.002 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.016 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.079 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.083 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.140 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.309 |    2.141 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.054 |   0.363 |    2.195 | 
     | Downsample1_bypass_reg_reg[23]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.001 |   0.364 |    2.197 | 
     | Downsample1_bypass_reg_reg[23]/Q |   ^   | Downsample1_bypass_reg[23] | SDFRQHDX1 | 0.245 |   0.610 |    2.442 | 
     | Downsample1_bypass_reg_reg[23]/D |   ^   | Downsample1_bypass_reg[23] | SDFRQHDX1 | 0.000 |   0.610 |    2.442 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.832 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.830 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.755 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.747 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.623 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.605 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.517 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.510 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.430 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.404 |   -1.428 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.068 |   0.472 |   -1.360 | 
     | Downsample1_bypass_reg_reg[23]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.474 |   -1.359 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[27]/C 
Endpoint:   Downsample1_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.476
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.444
  Arrival Time                  0.615
  Slack Time                   -1.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.829 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.831 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.056 |    1.885 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.005 |   0.062 |    1.891 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.999 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    2.013 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.063 |   0.247 |    2.076 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.251 |    2.080 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.057 |   0.308 |    2.137 | 
     | clk__L5_I103/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.310 |    2.139 | 
     | clk__L5_I103/Q                   |   ^   | clk__L5_N103               | INHDX12   | 0.055 |   0.365 |    2.194 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk__L5_N103               | SDFRQHDX1 | 0.002 |   0.367 |    2.196 | 
     | Downsample1_bypass_reg_reg[27]/Q |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.248 |   0.615 |    2.444 | 
     | Downsample1_bypass_reg_reg[27]/D |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.615 |    2.444 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.829 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.826 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.752 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.085 |   -1.744 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.620 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.602 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.315 |   -1.514 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.322 |   -1.507 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.402 |   -1.427 | 
     | clk__L5_I103/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.405 |   -1.424 | 
     | clk__L5_I103/Q                   |   ^   | clk__L5_N103 | INHDX12   | 0.069 |   0.474 |   -1.355 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk__L5_N103 | SDFRQHDX1 | 0.002 |   0.476 |   -1.353 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay15_out1_reg[8]/C 
Endpoint:   Third_Block_H3_z_1/Delay15_out1_reg[8]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay15_out1_reg[8]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.511
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.478
  Arrival Time                  0.662
  Slack Time                   -1.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.815 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.817 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.056 |    1.872 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.015 |   0.072 |    1.887 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2                         | BUHDX12   | 0.106 |   0.177 |    1.993 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2                         | INHDX12   | 0.013 |   0.190 |    2.005 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                         | INHDX12   | 0.052 |   0.242 |    2.057 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3                         | INHDX12   | 0.004 |   0.246 |    2.061 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9                         | INHDX12   | 0.055 |   0.301 |    2.116 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9                         | INHDX12   | 0.023 |   0.324 |    2.139 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31                        | INHDX12   | 0.068 |   0.392 |    2.207 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/C |   ^   | clk__L5_N31                        | SDFRQHDX1 | 0.002 |   0.394 |    2.210 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/Q |   ^   | Third_Block_H3_z_1/Delay15_out1[8] | SDFRQHDX1 | 0.268 |   0.662 |    2.478 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/D |   ^   | Third_Block_H3_z_1/Delay15_out1[8] | SDFRQHDX1 | 0.000 |   0.662 |    2.478 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.815 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.813 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.738 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.715 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.594 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.577 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.500 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.007 |   0.322 |   -1.494 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9  | INHDX12   | 0.071 |   0.393 |   -1.423 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9  | INHDX12   | 0.029 |   0.422 |   -1.393 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31 | INHDX12   | 0.086 |   0.508 |   -1.308 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/C |   ^   | clk__L5_N31 | SDFRQHDX1 | 0.003 |   0.511 |   -1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay15_out1_reg[7]/C 
Endpoint:   Third_Block_H3_z_1/Delay15_out1_reg[7]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay15_out1_reg[7]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.511
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.478
  Arrival Time                  0.663
  Slack Time                   -1.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.815 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.817 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.056 |    1.871 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.015 |   0.072 |    1.887 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2                         | BUHDX12   | 0.106 |   0.177 |    1.992 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2                         | INHDX12   | 0.013 |   0.190 |    2.005 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                         | INHDX12   | 0.052 |   0.242 |    2.057 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3                         | INHDX12   | 0.004 |   0.246 |    2.061 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9                         | INHDX12   | 0.055 |   0.301 |    2.116 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9                         | INHDX12   | 0.023 |   0.324 |    2.139 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31                        | INHDX12   | 0.068 |   0.392 |    2.207 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/C |   ^   | clk__L5_N31                        | SDFRQHDX1 | 0.002 |   0.394 |    2.209 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/Q |   ^   | Third_Block_H3_z_1/Delay15_out1[7] | SDFRQHDX1 | 0.268 |   0.663 |    2.478 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/D |   ^   | Third_Block_H3_z_1/Delay15_out1[7] | SDFRQHDX1 | 0.000 |   0.663 |    2.478 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.815 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.812 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.738 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.714 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.594 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.577 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.500 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.007 |   0.322 |   -1.493 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9  | INHDX12   | 0.071 |   0.393 |   -1.422 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9  | INHDX12   | 0.029 |   0.422 |   -1.393 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31 | INHDX12   | 0.086 |   0.508 |   -1.307 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/C |   ^   | clk__L5_N31 | SDFRQHDX1 | 0.003 |   0.511 |   -1.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[31]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[31]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[31]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.635
  Slack Time                   -1.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.814 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.816 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.056 |    1.870 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.015 |   0.072 |    1.885 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.106 |   0.177 |    1.991 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.190 |    2.003 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.052 |   0.242 |    2.056 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.245 |    2.059 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.299 |    2.113 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.011 |   0.310 |    2.124 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.058 |   0.368 |    2.182 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.001 |   0.370 |    2.183 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[31] | SDFRQHDX1 | 0.266 |   0.635 |    2.449 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[31] | SDFRQHDX1 | 0.000 |   0.635 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.814 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.811 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.737 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.713 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.592 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.576 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.499 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.320 |   -1.494 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.392 |   -1.422 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.015 |   0.407 |   -1.407 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.481 |   -1.333 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.001 |   0.482 |   -1.331 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[25]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[25]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.484
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.451
  Arrival Time                  0.639
  Slack Time                   -1.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.811 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.813 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.056 |    1.868 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.015 |   0.072 |    1.883 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.106 |   0.177 |    1.989 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.190 |    2.001 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.052 |   0.242 |    2.053 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.245 |    2.056 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.299 |    2.110 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.011 |   0.310 |    2.121 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.058 |   0.368 |    2.180 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.002 |   0.371 |    2.182 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[25] | SDFRQHDX1 | 0.269 |   0.639 |    2.451 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[25] | SDFRQHDX1 | 0.000 |   0.639 |    2.451 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.811 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.809 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.734 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.711 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.590 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.573 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.496 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.320 |   -1.491 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.392 |   -1.419 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.015 |   0.407 |   -1.404 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.481 |   -1.330 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.003 |   0.484 |   -1.327 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[10]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[10]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.498
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.465
  Arrival Time                  0.654
  Slack Time                   -1.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.811 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.813 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.867 | 
     | clk__L2_I6/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.005 |   0.062 |    1.873 | 
     | clk__L2_I6/Q                              |   v   | clk__L2_N6                          | BUHDX12   | 0.106 |   0.168 |    1.978 | 
     | clk__L3_I8/A                              |   v   | clk__L2_N6                          | INHDX12   | 0.020 |   0.187 |    1.998 | 
     | clk__L3_I8/Q                              |   ^   | clk__L3_N8                          | INHDX12   | 0.060 |   0.247 |    2.058 | 
     | clk__L4_I26/A                             |   ^   | clk__L3_N8                          | INHDX12   | 0.003 |   0.250 |    2.061 | 
     | clk__L4_I26/Q                             |   v   | clk__L4_N26                         | INHDX12   | 0.067 |   0.318 |    2.128 | 
     | clk__L5_I87/A                             |   v   | clk__L4_N26                         | INHDX12   | 0.003 |   0.321 |    2.132 | 
     | clk__L5_I87/Q                             |   ^   | clk__L5_N87                         | INHDX12   | 0.059 |   0.380 |    2.191 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/C |   ^   | clk__L5_N87                         | SDFRQHDX1 | 0.002 |   0.383 |    2.193 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[10] | SDFRQHDX1 | 0.271 |   0.654 |    2.465 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[10] | SDFRQHDX1 | 0.000 |   0.654 |    2.465 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.811 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.808 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.734 | 
     | clk__L2_I6/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.725 | 
     | clk__L2_I6/Q                              |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.605 | 
     | clk__L3_I8/A                              |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.580 | 
     | clk__L3_I8/Q                              |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.494 | 
     | clk__L4_I26/A                             |   ^   | clk__L3_N8  | INHDX12   | 0.005 |   0.321 |   -1.489 | 
     | clk__L4_I26/Q                             |   v   | clk__L4_N26 | INHDX12   | 0.094 |   0.416 |   -1.395 | 
     | clk__L5_I87/A                             |   v   | clk__L4_N26 | INHDX12   | 0.005 |   0.420 |   -1.390 | 
     | clk__L5_I87/Q                             |   ^   | clk__L5_N87 | INHDX12   | 0.075 |   0.495 |   -1.315 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/C |   ^   | clk__L5_N87 | SDFRQHDX1 | 0.003 |   0.498 |   -1.312 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[23]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[23]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.486
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.453
  Arrival Time                  0.642
  Slack Time                   -1.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.810 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.812 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.056 |    1.866 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.015 |   0.072 |    1.882 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.106 |   0.177 |    1.987 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.190 |    2.000 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.052 |   0.242 |    2.052 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.245 |    2.055 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.299 |    2.109 | 
     | clk__L5_I37/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.012 |   0.311 |    2.121 | 
     | clk__L5_I37/Q                             |   ^   | clk__L5_N37                         | INHDX12   | 0.059 |   0.370 |    2.180 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/C |   ^   | clk__L5_N37                         | SDFRQHDX1 | 0.002 |   0.372 |    2.182 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[23] | SDFRQHDX1 | 0.270 |   0.642 |    2.453 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[23] | SDFRQHDX1 | 0.000 |   0.642 |    2.453 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.810 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.807 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.733 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.709 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.589 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.572 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.495 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.320 |   -1.490 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.392 |   -1.418 | 
     | clk__L5_I37/A                             |   v   | clk__L4_N11 | INHDX12   | 0.016 |   0.408 |   -1.402 | 
     | clk__L5_I37/Q                             |   ^   | clk__L5_N37 | INHDX12   | 0.075 |   0.483 |   -1.327 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/C |   ^   | clk__L5_N37 | SDFRQHDX1 | 0.003 |   0.486 |   -1.324 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[32]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[32]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[32]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.641
  Slack Time                   -1.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.808 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.809 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.056 |    1.864 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.015 |   0.072 |    1.879 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.106 |   0.177 |    1.985 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.190 |    1.997 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.052 |   0.242 |    2.050 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.245 |    2.052 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.299 |    2.106 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.011 |   0.310 |    2.118 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.058 |   0.368 |    2.176 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.001 |   0.370 |    2.177 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[32] | SDFRQHDX1 | 0.272 |   0.641 |    2.449 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[32] | SDFRQHDX1 | 0.000 |   0.641 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.808 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.805 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.731 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.707 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.586 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.570 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.493 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.320 |   -1.488 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.392 |   -1.416 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.015 |   0.407 |   -1.400 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.481 |   -1.327 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.002 |   0.483 |   -1.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay15_out1_reg[6]/C 
Endpoint:   Third_Block_H3_z_1/Delay15_out1_reg[6]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay15_out1_reg[6]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.509
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.476
  Arrival Time                  0.670
  Slack Time                   -1.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.806 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.808 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.056 |    1.863 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.015 |   0.072 |    1.878 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2                         | BUHDX12   | 0.106 |   0.177 |    1.983 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2                         | INHDX12   | 0.013 |   0.190 |    1.996 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                         | INHDX12   | 0.052 |   0.242 |    2.048 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3                         | INHDX12   | 0.004 |   0.246 |    2.052 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9                         | INHDX12   | 0.055 |   0.301 |    2.107 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9                         | INHDX12   | 0.023 |   0.324 |    2.130 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31                        | INHDX12   | 0.068 |   0.392 |    2.198 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/C |   ^   | clk__L5_N31                        | SDFRQHDX1 | 0.002 |   0.394 |    2.200 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/Q |   ^   | Third_Block_H3_z_1/Delay15_out1[6] | SDFRQHDX1 | 0.276 |   0.670 |    2.476 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/D |   ^   | Third_Block_H3_z_1/Delay15_out1[6] | SDFRQHDX1 | 0.000 |   0.670 |    2.476 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.806 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.804 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.729 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.706 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.585 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.568 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.491 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.007 |   0.322 |   -1.485 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9  | INHDX12   | 0.071 |   0.392 |   -1.414 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9  | INHDX12   | 0.029 |   0.422 |   -1.384 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31 | INHDX12   | 0.086 |   0.507 |   -1.299 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/C |   ^   | clk__L5_N31 | SDFRQHDX1 | 0.002 |   0.509 |   -1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[8]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[8]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[8]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.498
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.464
  Arrival Time                  0.658
  Slack Time                   -1.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.806 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.808 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.056 |    1.862 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.005 |   0.062 |    1.868 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6                         | BUHDX12   | 0.106 |   0.168 |    1.974 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6                         | INHDX12   | 0.020 |   0.187 |    1.993 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8                         | INHDX12   | 0.060 |   0.247 |    2.053 | 
     | clk__L4_I26/A                            |   ^   | clk__L3_N8                         | INHDX12   | 0.003 |   0.250 |    2.056 | 
     | clk__L4_I26/Q                            |   v   | clk__L4_N26                        | INHDX12   | 0.067 |   0.318 |    2.124 | 
     | clk__L5_I87/A                            |   v   | clk__L4_N26                        | INHDX12   | 0.003 |   0.321 |    2.127 | 
     | clk__L5_I87/Q                            |   ^   | clk__L5_N87                        | INHDX12   | 0.059 |   0.380 |    2.186 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/C |   ^   | clk__L5_N87                        | SDFRQHDX1 | 0.002 |   0.383 |    2.188 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[8] | SDFRQHDX1 | 0.276 |   0.658 |    2.464 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[8] | SDFRQHDX1 | 0.000 |   0.658 |    2.464 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.806 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.803 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.729 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.720 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.601 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.575 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.490 | 
     | clk__L4_I26/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.005 |   0.321 |   -1.484 | 
     | clk__L4_I26/Q                            |   v   | clk__L4_N26 | INHDX12   | 0.094 |   0.416 |   -1.390 | 
     | clk__L5_I87/A                            |   v   | clk__L4_N26 | INHDX12   | 0.005 |   0.420 |   -1.386 | 
     | clk__L5_I87/Q                            |   ^   | clk__L5_N87 | INHDX12   | 0.075 |   0.495 |   -1.310 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/C |   ^   | clk__L5_N87 | SDFRQHDX1 | 0.003 |   0.498 |   -1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[30]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[30]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.481
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.643
  Slack Time                   -1.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.804 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.806 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.861 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.015 |   0.072 |    1.876 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.106 |   0.177 |    1.982 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.190 |    1.994 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.052 |   0.242 |    2.046 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.245 |    2.049 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.299 |    2.103 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.011 |   0.310 |    2.115 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.058 |   0.368 |    2.173 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.000 |   0.368 |    2.173 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[30] | SDFRQHDX1 | 0.274 |   0.643 |    2.447 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[30] | SDFRQHDX1 | 0.000 |   0.643 |    2.447 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.804 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.802 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.727 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.704 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.121 |   0.221 |   -1.583 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.017 |   0.238 |   -1.566 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.315 |   -1.489 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.320 |   -1.484 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.392 |   -1.412 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.015 |   0.407 |   -1.397 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.481 |   -1.323 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.000 |   0.481 |   -1.323 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay11_out1_reg[16]/C 
Endpoint:   Third_Block_H3_z_1/Delay11_out1_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay11_out1_reg[16]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.481
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.644
  Slack Time                   -1.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.803 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.805 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.859 | 
     | clk__L2_I3/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.014 |   0.071 |    1.874 | 
     | clk__L2_I3/Q                              |   v   | clk__L2_N3                          | BUHDX12   | 0.104 |   0.175 |    1.978 | 
     | clk__L3_I5/A                              |   v   | clk__L2_N3                          | INHDX12   | 0.000 |   0.176 |    1.979 | 
     | clk__L3_I5/Q                              |   ^   | clk__L3_N5                          | INHDX12   | 0.052 |   0.228 |    2.031 | 
     | clk__L4_I15/A                             |   ^   | clk__L3_N5                          | INHDX12   | 0.012 |   0.240 |    2.043 | 
     | clk__L4_I15/Q                             |   v   | clk__L4_N15                         | INHDX12   | 0.060 |   0.300 |    2.103 | 
     | clk__L5_I49/A                             |   v   | clk__L4_N15                         | INHDX12   | 0.005 |   0.305 |    2.108 | 
     | clk__L5_I49/Q                             |   ^   | clk__L5_N49                         | INHDX12   | 0.056 |   0.361 |    2.164 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/C |   ^   | clk__L5_N49                         | SDFRQHDX1 | 0.002 |   0.363 |    2.165 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/Q |   ^   | Third_Block_H3_z_1/Delay11_out1[16] | SDFRQHDX1 | 0.282 |   0.644 |    2.447 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/D |   ^   | Third_Block_H3_z_1/Delay11_out1[16] | SDFRQHDX1 | 0.000 |   0.644 |    2.447 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.803 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.800 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.726 | 
     | clk__L2_I3/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.023 |   0.100 |   -1.703 | 
     | clk__L2_I3/Q                              |   v   | clk__L2_N3  | BUHDX12   | 0.124 |   0.224 |   -1.579 | 
     | clk__L3_I5/A                              |   v   | clk__L2_N3  | INHDX12   | 0.001 |   0.225 |   -1.578 | 
     | clk__L3_I5/Q                              |   ^   | clk__L3_N5  | INHDX12   | 0.074 |   0.299 |   -1.504 | 
     | clk__L4_I15/A                             |   ^   | clk__L3_N5  | INHDX12   | 0.020 |   0.319 |   -1.484 | 
     | clk__L4_I15/Q                             |   v   | clk__L4_N15 | INHDX12   | 0.083 |   0.402 |   -1.401 | 
     | clk__L5_I49/A                             |   v   | clk__L4_N15 | INHDX12   | 0.007 |   0.409 |   -1.394 | 
     | clk__L5_I49/Q                             |   ^   | clk__L5_N49 | INHDX12   | 0.070 |   0.479 |   -1.324 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/C |   ^   | clk__L5_N49 | SDFRQHDX1 | 0.002 |   0.481 |   -1.322 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay11_out1_reg[1]/C 
Endpoint:   Third_Block_H3_z_1/Delay11_out1_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay11_out1_reg[1]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.502
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.468
  Arrival Time                  0.668
  Slack Time                   -1.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.799 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.801 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.056 |    1.856 | 
     | clk__L2_I8/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.005 |   0.062 |    1.861 | 
     | clk__L2_I8/Q                             |   v   | clk__L2_N8                         | BUHDX12   | 0.108 |   0.170 |    1.969 | 
     | clk__L3_I10/A                            |   v   | clk__L2_N8                         | INHDX12   | 0.014 |   0.184 |    1.983 | 
     | clk__L3_I10/Q                            |   ^   | clk__L3_N10                        | INHDX12   | 0.063 |   0.247 |    2.046 | 
     | clk__L4_I32/A                            |   ^   | clk__L3_N10                        | INHDX12   | 0.005 |   0.252 |    2.052 | 
     | clk__L4_I32/Q                            |   v   | clk__L4_N32                        | INHDX12   | 0.071 |   0.323 |    2.123 | 
     | clk__L5_I107/A                           |   v   | clk__L4_N32                        | INHDX12   | 0.003 |   0.327 |    2.126 | 
     | clk__L5_I107/Q                           |   ^   | clk__L5_N107                       | INHDX12   | 0.057 |   0.384 |    2.183 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/C |   ^   | clk__L5_N107                       | SDFRQHDX1 | 0.002 |   0.385 |    2.185 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/Q |   ^   | Third_Block_H3_z_1/Delay11_out1[1] | SDFRQHDX1 | 0.283 |   0.668 |    2.468 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/D |   ^   | Third_Block_H3_z_1/Delay11_out1[1] | SDFRQHDX1 | 0.000 |   0.668 |    2.468 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                          |       |              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk          |           |       |   0.000 |   -1.799 | 
     | clk__L1_I0/A                             |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.797 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.722 | 
     | clk__L2_I8/A                             |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.714 | 
     | clk__L2_I8/Q                             |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.591 | 
     | clk__L3_I10/A                            |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.227 |   -1.572 | 
     | clk__L3_I10/Q                            |   ^   | clk__L3_N10  | INHDX12   | 0.088 |   0.316 |   -1.484 | 
     | clk__L4_I32/A                            |   ^   | clk__L3_N10  | INHDX12   | 0.009 |   0.325 |   -1.475 | 
     | clk__L4_I32/Q                            |   v   | clk__L4_N32  | INHDX12   | 0.098 |   0.423 |   -1.377 | 
     | clk__L5_I107/A                           |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.428 |   -1.372 | 
     | clk__L5_I107/Q                           |   ^   | clk__L5_N107 | INHDX12   | 0.073 |   0.500 |   -1.299 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/C |   ^   | clk__L5_N107 | SDFRQHDX1 | 0.002 |   0.502 |   -1.297 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay5_out1_reg[40]/C 
Endpoint:   Third_Block_H3_z_1/Delay5_out1_reg[40]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Gain1_out1_1_reg[40]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.493
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.457
  Arrival Time                  0.675
  Slack Time                   -1.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.782 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.784 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.056 |    1.839 | 
     | clk__L2_I8/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.005 |   0.062 |    1.844 | 
     | clk__L2_I8/Q                              |   v   | clk__L2_N8                          | BUHDX12   | 0.108 |   0.170 |    1.952 | 
     | clk__L3_I11/A                             |   v   | clk__L2_N8                          | INHDX12   | 0.013 |   0.183 |    1.965 | 
     | clk__L3_I11/Q                             |   ^   | clk__L3_N11                         | INHDX12   | 0.068 |   0.251 |    2.034 | 
     | clk__L4_I34/A                             |   ^   | clk__L3_N11                         | INHDX12   | 0.007 |   0.258 |    2.041 | 
     | clk__L4_I34/Q                             |   v   | clk__L4_N34                         | INHDX12   | 0.064 |   0.322 |    2.104 | 
     | clk__L5_I113/A                            |   v   | clk__L4_N34                         | INHDX12   | 0.004 |   0.325 |    2.108 | 
     | clk__L5_I113/Q                            |   ^   | clk__L5_N113                        | INHDX12   | 0.050 |   0.375 |    2.158 | 
     | Third_Block_H3_z_1/Gain1_out1_1_reg[40]/C |   ^   | clk__L5_N113                        | SDFRQHDX1 | 0.002 |   0.377 |    2.159 | 
     | Third_Block_H3_z_1/Gain1_out1_1_reg[40]/Q |   ^   | Third_Block_H3_z_1/Gain1_out1_1[40] | SDFRQHDX1 | 0.298 |   0.675 |    2.457 | 
     | Third_Block_H3_z_1/Delay5_out1_reg[40]/SD |   ^   | Third_Block_H3_z_1/Gain1_out1_1[40] | SDFRQHDX1 | 0.000 |   0.675 |    2.457 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                          |       |              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk          |           |       |   0.000 |   -1.783 | 
     | clk__L1_I0/A                             |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.780 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.706 | 
     | clk__L2_I8/A                             |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.086 |   -1.697 | 
     | clk__L2_I8/Q                             |   v   | clk__L2_N8   | BUHDX12   | 0.123 |   0.209 |   -1.574 | 
     | clk__L3_I11/A                            |   v   | clk__L2_N8   | INHDX12   | 0.017 |   0.226 |   -1.557 | 
     | clk__L3_I11/Q                            |   ^   | clk__L3_N11  | INHDX12   | 0.097 |   0.323 |   -1.459 | 
     | clk__L4_I34/A                            |   ^   | clk__L3_N11  | INHDX12   | 0.012 |   0.335 |   -1.448 | 
     | clk__L4_I34/Q                            |   v   | clk__L4_N34  | INHDX12   | 0.088 |   0.423 |   -1.359 | 
     | clk__L5_I113/A                           |   v   | clk__L4_N34  | INHDX12   | 0.005 |   0.429 |   -1.354 | 
     | clk__L5_I113/Q                           |   ^   | clk__L5_N113 | INHDX12   | 0.063 |   0.492 |   -1.291 | 
     | Third_Block_H3_z_1/Delay5_out1_reg[40]/C |   ^   | clk__L5_N113 | SDFRQHDX1 | 0.002 |   0.493 |   -1.289 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count144_reg[1]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count144_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Non_recursive_CIC1_tc_1/count144_reg[1]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.509
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.517
  Arrival Time                  0.737
  Slack Time                   -1.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                           |       |                                     |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |          |       |   0.000 |    1.780 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12  | 0.002 |   0.002 |    1.781 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12  | 0.055 |   0.057 |    1.836 | 
     | clk__L2_I7/A                              |   v   | clk__L1_N0                          | BUHDX6   | 0.009 |   0.065 |    1.845 | 
     | clk__L2_I7/Q                              |   v   | clk__L2_N7                          | BUHDX6   | 0.118 |   0.183 |    1.963 | 
     | clk__L3_I9/A                              |   v   | clk__L2_N7                          | INHDX12  | 0.005 |   0.188 |    1.967 | 
     | clk__L3_I9/Q                              |   ^   | clk__L3_N9                          | INHDX12  | 0.059 |   0.247 |    2.027 | 
     | clk__L4_I29/A                             |   ^   | clk__L3_N9                          | INHDX12  | 0.007 |   0.254 |    2.034 | 
     | clk__L4_I29/Q                             |   v   | clk__L4_N29                         | INHDX12  | 0.070 |   0.324 |    2.103 | 
     | clk__L5_I97/A                             |   v   | clk__L4_N29                         | INHDX12  | 0.003 |   0.327 |    2.106 | 
     | clk__L5_I97/Q                             |   ^   | clk__L5_N97                         | INHDX12  | 0.062 |   0.389 |    2.168 | 
     | Non_recursive_CIC1_tc_1/count144_reg[1]/C |   ^   | clk__L5_N97                         | DFRQHDX1 | 0.001 |   0.390 |    2.169 | 
     | Non_recursive_CIC1_tc_1/count144_reg[1]/Q |   ^   | Non_recursive_CIC1_tc_1/count144[1] | DFRQHDX1 | 0.240 |   0.630 |    2.409 | 
     | Non_recursive_CIC1_tc_1/g2647/C           |   ^   | Non_recursive_CIC1_tc_1/count144[1] | AO22HDX0 | 0.000 |   0.630 |    2.409 | 
     | Non_recursive_CIC1_tc_1/g2647/Q           |   ^   | Non_recursive_CIC1_tc_1/n_40        | AO22HDX0 | 0.108 |   0.737 |    2.517 | 
     | Non_recursive_CIC1_tc_1/count144_reg[1]/D |   ^   | Non_recursive_CIC1_tc_1/n_40        | DFRQHDX1 | 0.000 |   0.737 |    2.517 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                           |       |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |          |       |   0.000 |   -1.780 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12  | 0.003 |   0.003 |   -1.777 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12  | 0.074 |   0.077 |   -1.703 | 
     | clk__L2_I7/A                              |   v   | clk__L1_N0  | BUHDX6   | 0.013 |   0.090 |   -1.689 | 
     | clk__L2_I7/Q                              |   v   | clk__L2_N7  | BUHDX6   | 0.138 |   0.228 |   -1.552 | 
     | clk__L3_I9/A                              |   v   | clk__L2_N7  | INHDX12  | 0.006 |   0.234 |   -1.545 | 
     | clk__L3_I9/Q                              |   ^   | clk__L3_N9  | INHDX12  | 0.081 |   0.316 |   -1.464 | 
     | clk__L4_I29/A                             |   ^   | clk__L3_N9  | INHDX12  | 0.012 |   0.327 |   -1.452 | 
     | clk__L4_I29/Q                             |   v   | clk__L4_N29 | INHDX12  | 0.097 |   0.425 |   -1.355 | 
     | clk__L5_I97/A                             |   v   | clk__L4_N29 | INHDX12  | 0.004 |   0.429 |   -1.351 | 
     | clk__L5_I97/Q                             |   ^   | clk__L5_N97 | INHDX12  | 0.079 |   0.507 |   -1.272 | 
     | Non_recursive_CIC1_tc_1/count144_reg[1]/C |   ^   | clk__L5_N97 | DFRQHDX1 | 0.001 |   0.509 |   -1.271 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count24_reg[2]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count24_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Non_recursive_CIC1_tc_1/count24_reg[2]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.510
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.519
  Arrival Time                  0.747
  Slack Time                   -1.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell   | Delay | Arrival | Required | 
     |                                          |       |                                    |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |          |       |   0.000 |    1.771 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12  | 0.002 |   0.002 |    1.773 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12  | 0.055 |   0.056 |    1.828 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0                         | BUHDX6   | 0.009 |   0.065 |    1.837 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7                         | BUHDX6   | 0.118 |   0.183 |    1.955 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7                         | INHDX12  | 0.005 |   0.188 |    1.959 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9                         | INHDX12  | 0.059 |   0.247 |    2.019 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9                         | INHDX12  | 0.007 |   0.254 |    2.026 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29                        | INHDX12  | 0.070 |   0.324 |    2.095 | 
     | clk__L5_I97/A                            |   v   | clk__L4_N29                        | INHDX12  | 0.003 |   0.327 |    2.098 | 
     | clk__L5_I97/Q                            |   ^   | clk__L5_N97                        | INHDX12  | 0.062 |   0.389 |    2.160 | 
     | Non_recursive_CIC1_tc_1/count24_reg[2]/C |   ^   | clk__L5_N97                        | DFRQHDX1 | 0.002 |   0.391 |    2.162 | 
     | Non_recursive_CIC1_tc_1/count24_reg[2]/Q |   ^   | Non_recursive_CIC1_tc_1/count24[2] | DFRQHDX1 | 0.243 |   0.634 |    2.406 | 
     | Non_recursive_CIC1_tc_1/g2626/C          |   ^   | Non_recursive_CIC1_tc_1/count24[2] | AO22HDX0 | 0.000 |   0.634 |    2.406 | 
     | Non_recursive_CIC1_tc_1/g2626/Q          |   ^   | Non_recursive_CIC1_tc_1/n_56       | AO22HDX0 | 0.113 |   0.747 |    2.519 | 
     | Non_recursive_CIC1_tc_1/count24_reg[2]/D |   ^   | Non_recursive_CIC1_tc_1/n_56       | DFRQHDX1 | 0.000 |   0.747 |    2.519 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                          |       |             |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |          |       |   0.000 |   -1.772 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |   -1.769 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12  | 0.074 |   0.077 |   -1.695 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0  | BUHDX6   | 0.013 |   0.090 |   -1.681 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7  | BUHDX6   | 0.138 |   0.228 |   -1.544 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7  | INHDX12  | 0.006 |   0.234 |   -1.537 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9  | INHDX12  | 0.081 |   0.316 |   -1.456 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9  | INHDX12  | 0.012 |   0.327 |   -1.444 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29 | INHDX12  | 0.097 |   0.425 |   -1.347 | 
     | clk__L5_I97/A                            |   v   | clk__L4_N29 | INHDX12  | 0.004 |   0.429 |   -1.343 | 
     | clk__L5_I97/Q                            |   ^   | clk__L5_N97 | INHDX12  | 0.079 |   0.507 |   -1.264 | 
     | Non_recursive_CIC1_tc_1/count24_reg[2]/C |   ^   | clk__L5_N97 | DFRQHDX1 | 0.003 |   0.510 |   -1.261 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay8_out1_reg[35]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay8_out1_reg[35]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay8_out1_reg[35]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.443
  Arrival Time                  0.679
  Slack Time                   -1.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.764 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.766 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.057 |    1.821 | 
     | clk__L2_I6/A                                      |   v   | clk__L1_N0                                      | BUHDX12   | 0.005 |   0.062 |    1.826 | 
     | clk__L2_I6/Q                                      |   v   | clk__L2_N6                                      | BUHDX12   | 0.106 |   0.168 |    1.932 | 
     | clk__L3_I8/A                                      |   v   | clk__L2_N6                                      | INHDX12   | 0.020 |   0.187 |    1.952 | 
     | clk__L3_I8/Q                                      |   ^   | clk__L3_N8                                      | INHDX12   | 0.060 |   0.247 |    2.012 | 
     | clk__L4_I24/A                                     |   ^   | clk__L3_N8                                      | INHDX12   | 0.004 |   0.252 |    2.016 | 
     | clk__L4_I24/Q                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.056 |   0.308 |    2.072 | 
     | clk__L5_I80/A                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.002 |   0.311 |    2.075 | 
     | clk__L5_I80/Q                                     |   ^   | clk__L5_N80                                     | INHDX12   | 0.052 |   0.363 |    2.127 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[35]/C        |   ^   | clk__L5_N80                                     | SDFRQHDX1 | 0.002 |   0.364 |    2.129 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[35]/Q        |   ^   | First_Block_H2_z_1_1/Delay8_out1[35]            | SDFRQHDX1 | 0.223 |   0.587 |    2.352 | 
     | First_Block_H2_z_1_1/FE_PHC1287_Delay8_out1_35_/A |   ^   | First_Block_H2_z_1_1/Delay8_out1[35]            | BUHDX1    | 0.000 |   0.587 |    2.352 | 
     | First_Block_H2_z_1_1/FE_PHC1287_Delay8_out1_35_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1287_Delay8_out1_35_ | BUHDX1    | 0.092 |   0.679 |    2.443 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[35]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1287_Delay8_out1_35_ | SDFRQHDX1 | 0.000 |   0.679 |    2.443 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.764 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.762 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.687 | 
     | clk__L2_I6/A                               |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.678 | 
     | clk__L2_I6/Q                               |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.559 | 
     | clk__L3_I8/A                               |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.533 | 
     | clk__L3_I8/Q                               |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.448 | 
     | clk__L4_I24/A                              |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.441 | 
     | clk__L4_I24/Q                              |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.362 | 
     | clk__L5_I80/A                              |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.359 | 
     | clk__L5_I80/Q                              |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.292 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[35]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.475 |   -1.289 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay7_out1_reg[28]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay7_out1_reg[28]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay7_out1_reg[28]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.473
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.681
  Slack Time                   -1.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.761 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.763 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.057 |    1.817 | 
     | clk__L2_I6/A                                      |   v   | clk__L1_N0                                      | BUHDX12   | 0.005 |   0.062 |    1.823 | 
     | clk__L2_I6/Q                                      |   v   | clk__L2_N6                                      | BUHDX12   | 0.106 |   0.168 |    1.928 | 
     | clk__L3_I8/A                                      |   v   | clk__L2_N6                                      | INHDX12   | 0.020 |   0.187 |    1.948 | 
     | clk__L3_I8/Q                                      |   ^   | clk__L3_N8                                      | INHDX12   | 0.060 |   0.247 |    2.008 | 
     | clk__L4_I24/A                                     |   ^   | clk__L3_N8                                      | INHDX12   | 0.004 |   0.252 |    2.012 | 
     | clk__L4_I24/Q                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.056 |   0.308 |    2.069 | 
     | clk__L5_I78/A                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.002 |   0.310 |    2.070 | 
     | clk__L5_I78/Q                                     |   ^   | clk__L5_N78                                     | INHDX12   | 0.052 |   0.362 |    2.123 | 
     | First_Block_H2_z_1_1/Delay7_out1_reg[28]/C        |   ^   | clk__L5_N78                                     | SDFRQHDX1 | 0.002 |   0.364 |    2.125 | 
     | First_Block_H2_z_1_1/Delay7_out1_reg[28]/Q        |   ^   | First_Block_H2_z_1_1/Delay7_out1[28]            | SDFRQHDX1 | 0.223 |   0.587 |    2.348 | 
     | First_Block_H2_z_1_1/FE_PHC1165_Delay7_out1_28_/A |   ^   | First_Block_H2_z_1_1/Delay7_out1[28]            | BUHDX1    | 0.000 |   0.587 |    2.348 | 
     | First_Block_H2_z_1_1/FE_PHC1165_Delay7_out1_28_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1165_Delay7_out1_28_ | BUHDX1    | 0.093 |   0.681 |    2.441 | 
     | First_Block_H2_z_1_1/Delay7_out1_reg[28]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1165_Delay7_out1_28_ | SDFRQHDX1 | 0.000 |   0.681 |    2.441 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.761 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.758 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.684 | 
     | clk__L2_I6/A                               |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.675 | 
     | clk__L2_I6/Q                               |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.555 | 
     | clk__L3_I8/A                               |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.530 | 
     | clk__L3_I8/Q                               |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.445 | 
     | clk__L4_I24/A                              |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.438 | 
     | clk__L4_I24/Q                              |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.359 | 
     | clk__L5_I78/A                              |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.404 |   -1.356 | 
     | clk__L5_I78/Q                              |   ^   | clk__L5_N78 | INHDX12   | 0.067 |   0.471 |   -1.290 | 
     | First_Block_H2_z_1_1/Delay7_out1_reg[28]/C |   ^   | clk__L5_N78 | SDFRQHDX1 | 0.002 |   0.473 |   -1.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count48_reg[3]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count48_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Non_recursive_CIC1_tc_1/count48_reg[3]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.514
  Arrival Time                  0.755
  Slack Time                   -1.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell   | Delay | Arrival | Required | 
     |                                          |       |                                    |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |          |       |   0.000 |    1.759 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12  | 0.002 |   0.002 |    1.761 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12  | 0.055 |   0.056 |    1.816 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0                         | BUHDX6   | 0.009 |   0.065 |    1.825 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7                         | BUHDX6   | 0.118 |   0.183 |    1.942 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7                         | INHDX12  | 0.005 |   0.188 |    1.947 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9                         | INHDX12  | 0.059 |   0.247 |    2.006 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9                         | INHDX12  | 0.007 |   0.254 |    2.013 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29                        | INHDX12  | 0.070 |   0.324 |    2.083 | 
     | clk__L5_I96/A                            |   v   | clk__L4_N29                        | INHDX12  | 0.003 |   0.326 |    2.086 | 
     | clk__L5_I96/Q                            |   ^   | clk__L5_N96                        | INHDX12  | 0.060 |   0.386 |    2.145 | 
     | Non_recursive_CIC1_tc_1/count48_reg[3]/C |   ^   | clk__L5_N96                        | DFRQHDX1 | 0.001 |   0.387 |    2.146 | 
     | Non_recursive_CIC1_tc_1/count48_reg[3]/Q |   ^   | Non_recursive_CIC1_tc_1/count48[3] | DFRQHDX1 | 0.247 |   0.634 |    2.393 | 
     | Non_recursive_CIC1_tc_1/g2609/C          |   ^   | Non_recursive_CIC1_tc_1/count48[3] | AO22HDX1 | 0.000 |   0.634 |    2.393 | 
     | Non_recursive_CIC1_tc_1/g2609/Q          |   ^   | Non_recursive_CIC1_tc_1/n_69       | AO22HDX1 | 0.120 |   0.755 |    2.514 | 
     | Non_recursive_CIC1_tc_1/count48_reg[3]/D |   ^   | Non_recursive_CIC1_tc_1/n_69       | DFRQHDX1 | 0.000 |   0.755 |    2.514 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                          |       |             |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |          |       |   0.000 |   -1.759 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |   -1.757 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12  | 0.074 |   0.077 |   -1.682 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0  | BUHDX6   | 0.013 |   0.090 |   -1.669 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7  | BUHDX6   | 0.138 |   0.228 |   -1.531 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7  | INHDX12  | 0.006 |   0.234 |   -1.525 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9  | INHDX12  | 0.081 |   0.316 |   -1.444 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9  | INHDX12  | 0.012 |   0.327 |   -1.432 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29 | INHDX12  | 0.097 |   0.425 |   -1.334 | 
     | clk__L5_I96/A                            |   v   | clk__L4_N29 | INHDX12  | 0.004 |   0.429 |   -1.331 | 
     | clk__L5_I96/Q                            |   ^   | clk__L5_N96 | INHDX12  | 0.076 |   0.504 |   -1.255 | 
     | Non_recursive_CIC1_tc_1/count48_reg[3]/C |   ^   | clk__L5_N96 | DFRQHDX1 | 0.001 |   0.506 |   -1.254 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count144_reg[4]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count144_reg[4]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Non_recursive_CIC1_tc_1/count144_reg[4]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.509
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.518
  Arrival Time                  0.760
  Slack Time                   -1.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                           |       |                                     |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |          |       |   0.000 |    1.758 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12  | 0.002 |   0.002 |    1.760 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12  | 0.055 |   0.056 |    1.815 | 
     | clk__L2_I7/A                              |   v   | clk__L1_N0                          | BUHDX6   | 0.009 |   0.065 |    1.823 | 
     | clk__L2_I7/Q                              |   v   | clk__L2_N7                          | BUHDX6   | 0.118 |   0.183 |    1.941 | 
     | clk__L3_I9/A                              |   v   | clk__L2_N7                          | INHDX12  | 0.005 |   0.188 |    1.946 | 
     | clk__L3_I9/Q                              |   ^   | clk__L3_N9                          | INHDX12  | 0.059 |   0.247 |    2.005 | 
     | clk__L4_I29/A                             |   ^   | clk__L3_N9                          | INHDX12  | 0.007 |   0.254 |    2.012 | 
     | clk__L4_I29/Q                             |   v   | clk__L4_N29                         | INHDX12  | 0.070 |   0.324 |    2.082 | 
     | clk__L5_I97/A                             |   v   | clk__L4_N29                         | INHDX12  | 0.003 |   0.326 |    2.085 | 
     | clk__L5_I97/Q                             |   ^   | clk__L5_N97                         | INHDX12  | 0.062 |   0.389 |    2.147 | 
     | Non_recursive_CIC1_tc_1/count144_reg[4]/C |   ^   | clk__L5_N97                         | DFRQHDX1 | 0.002 |   0.390 |    2.148 | 
     | Non_recursive_CIC1_tc_1/count144_reg[4]/Q |   ^   | Non_recursive_CIC1_tc_1/count144[4] | DFRQHDX1 | 0.247 |   0.637 |    2.395 | 
     | Non_recursive_CIC1_tc_1/g2590/C           |   ^   | Non_recursive_CIC1_tc_1/count144[4] | AO22HDX1 | 0.000 |   0.637 |    2.395 | 
     | Non_recursive_CIC1_tc_1/g2590/Q           |   ^   | Non_recursive_CIC1_tc_1/n_82        | AO22HDX1 | 0.122 |   0.760 |    2.518 | 
     | Non_recursive_CIC1_tc_1/count144_reg[4]/D |   ^   | Non_recursive_CIC1_tc_1/n_82        | DFRQHDX1 | 0.000 |   0.760 |    2.518 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                           |       |             |          |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |          |       |   0.000 |   -1.758 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12  | 0.003 |   0.003 |   -1.755 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12  | 0.074 |   0.077 |   -1.681 | 
     | clk__L2_I7/A                              |   v   | clk__L1_N0  | BUHDX6   | 0.013 |   0.090 |   -1.668 | 
     | clk__L2_I7/Q                              |   v   | clk__L2_N7  | BUHDX6   | 0.138 |   0.228 |   -1.530 | 
     | clk__L3_I9/A                              |   v   | clk__L2_N7  | INHDX12  | 0.006 |   0.234 |   -1.524 | 
     | clk__L3_I9/Q                              |   ^   | clk__L3_N9  | INHDX12  | 0.081 |   0.316 |   -1.443 | 
     | clk__L4_I29/A                             |   ^   | clk__L3_N9  | INHDX12  | 0.012 |   0.327 |   -1.431 | 
     | clk__L4_I29/Q                             |   v   | clk__L4_N29 | INHDX12  | 0.097 |   0.425 |   -1.333 | 
     | clk__L5_I97/A                             |   v   | clk__L4_N29 | INHDX12  | 0.004 |   0.429 |   -1.329 | 
     | clk__L5_I97/Q                             |   ^   | clk__L5_N97 | INHDX12  | 0.079 |   0.507 |   -1.251 | 
     | Non_recursive_CIC1_tc_1/count144_reg[4]/C |   ^   | clk__L5_N97 | DFRQHDX1 | 0.002 |   0.509 |   -1.249 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay8_out1_reg[34]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay8_out1_reg[34]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay8_out1_reg[34]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.443
  Arrival Time                  0.685
  Slack Time                   -1.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.758 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.760 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.057 |    1.814 | 
     | clk__L2_I6/A                                      |   v   | clk__L1_N0                                      | BUHDX12   | 0.005 |   0.062 |    1.820 | 
     | clk__L2_I6/Q                                      |   v   | clk__L2_N6                                      | BUHDX12   | 0.106 |   0.168 |    1.925 | 
     | clk__L3_I8/A                                      |   v   | clk__L2_N6                                      | INHDX12   | 0.020 |   0.187 |    1.945 | 
     | clk__L3_I8/Q                                      |   ^   | clk__L3_N8                                      | INHDX12   | 0.060 |   0.247 |    2.005 | 
     | clk__L4_I24/A                                     |   ^   | clk__L3_N8                                      | INHDX12   | 0.004 |   0.252 |    2.009 | 
     | clk__L4_I24/Q                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.056 |   0.308 |    2.066 | 
     | clk__L5_I80/A                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.002 |   0.311 |    2.068 | 
     | clk__L5_I80/Q                                     |   ^   | clk__L5_N80                                     | INHDX12   | 0.052 |   0.363 |    2.120 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[34]/C        |   ^   | clk__L5_N80                                     | SDFRQHDX1 | 0.002 |   0.364 |    2.122 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[34]/Q        |   ^   | First_Block_H2_z_1_1/Delay8_out1[34]            | SDFRQHDX1 | 0.229 |   0.594 |    2.352 | 
     | First_Block_H2_z_1_1/FE_PHC1233_Delay8_out1_34_/A |   ^   | First_Block_H2_z_1_1/Delay8_out1[34]            | BUHDX1    | 0.000 |   0.594 |    2.352 | 
     | First_Block_H2_z_1_1/FE_PHC1233_Delay8_out1_34_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1233_Delay8_out1_34_ | BUHDX1    | 0.092 |   0.685 |    2.443 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[34]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1233_Delay8_out1_34_ | SDFRQHDX1 | 0.000 |   0.685 |    2.443 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.758 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.755 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.681 | 
     | clk__L2_I6/A                               |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.672 | 
     | clk__L2_I6/Q                               |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.552 | 
     | clk__L3_I8/A                               |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.527 | 
     | clk__L3_I8/Q                               |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.442 | 
     | clk__L4_I24/A                              |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.435 | 
     | clk__L4_I24/Q                              |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.356 | 
     | clk__L5_I80/A                              |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.352 | 
     | clk__L5_I80/Q                              |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.285 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[34]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.475 |   -1.283 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay8_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay8_out1_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: First_Block_H2_z_2/Delay8_out1_reg[10]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.489
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.457
  Arrival Time                  0.699
  Slack Time                   -1.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk                                           |           |       |   0.000 |    1.758 | 
     | clk__L1_I0/A                                    |   ^   | clk                                           | INHDX12   | 0.002 |   0.002 |    1.760 | 
     | clk__L1_I0/Q                                    |   v   | clk__L1_N0                                    | INHDX12   | 0.055 |   0.056 |    1.814 | 
     | clk__L2_I4/A                                    |   v   | clk__L1_N0                                    | BUHDX12   | 0.005 |   0.061 |    1.819 | 
     | clk__L2_I4/Q                                    |   v   | clk__L2_N4                                    | BUHDX12   | 0.107 |   0.169 |    1.926 | 
     | clk__L3_I6/A                                    |   v   | clk__L2_N4                                    | INHDX12   | 0.029 |   0.197 |    1.955 | 
     | clk__L3_I6/Q                                    |   ^   | clk__L3_N6                                    | INHDX12   | 0.065 |   0.262 |    2.019 | 
     | clk__L4_I18/A                                   |   ^   | clk__L3_N6                                    | INHDX12   | 0.002 |   0.264 |    2.022 | 
     | clk__L4_I18/Q                                   |   v   | clk__L4_N18                                   | INHDX12   | 0.056 |   0.320 |    2.078 | 
     | clk__L5_I61/A                                   |   v   | clk__L4_N18                                   | INHDX12   | 0.003 |   0.323 |    2.081 | 
     | clk__L5_I61/Q                                   |   ^   | clk__L5_N61                                   | INHDX12   | 0.053 |   0.376 |    2.134 | 
     | First_Block_H2_z_2/Delay8_out1_reg[10]/C        |   ^   | clk__L5_N61                                   | SDFRQHDX1 | 0.002 |   0.378 |    2.136 | 
     | First_Block_H2_z_2/Delay8_out1_reg[10]/Q        |   ^   | First_Block_H2_z_2/Delay8_out1[10]            | SDFRQHDX1 | 0.224 |   0.602 |    2.360 | 
     | First_Block_H2_z_2/FE_PHC1727_Delay8_out1_10_/A |   ^   | First_Block_H2_z_2/Delay8_out1[10]            | BUHDX1    | 0.000 |   0.602 |    2.360 | 
     | First_Block_H2_z_2/FE_PHC1727_Delay8_out1_10_/Q |   ^   | First_Block_H2_z_2/FE_PHN1727_Delay8_out1_10_ | BUHDX1    | 0.097 |   0.699 |    2.457 | 
     | First_Block_H2_z_2/Delay8_out1_reg[10]/D        |   ^   | First_Block_H2_z_2/FE_PHN1727_Delay8_out1_10_ | SDFRQHDX1 | 0.000 |   0.699 |    2.457 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.758 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.755 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.681 | 
     | clk__L2_I4/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.008 |   0.085 |   -1.673 | 
     | clk__L2_I4/Q                             |   v   | clk__L2_N4  | BUHDX12   | 0.121 |   0.206 |   -1.552 | 
     | clk__L3_I6/A                             |   v   | clk__L2_N4  | INHDX12   | 0.035 |   0.241 |   -1.517 | 
     | clk__L3_I6/Q                             |   ^   | clk__L3_N6  | INHDX12   | 0.092 |   0.333 |   -1.425 | 
     | clk__L4_I18/A                            |   ^   | clk__L3_N6  | INHDX12   | 0.004 |   0.337 |   -1.420 | 
     | clk__L4_I18/Q                            |   v   | clk__L4_N18 | INHDX12   | 0.078 |   0.415 |   -1.343 | 
     | clk__L5_I61/A                            |   v   | clk__L4_N18 | INHDX12   | 0.004 |   0.419 |   -1.338 | 
     | clk__L5_I61/Q                            |   ^   | clk__L5_N61 | INHDX12   | 0.067 |   0.486 |   -1.271 | 
     | First_Block_H2_z_2/Delay8_out1_reg[10]/C |   ^   | clk__L5_N61 | SDFRQHDX1 | 0.003 |   0.489 |   -1.269 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay9_out1_reg[30]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay9_out1_reg[30]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay9_out1_reg[30]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.690
  Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.757 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.759 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.056 |    1.814 | 
     | clk__L2_I7/A                                      |   v   | clk__L1_N0                                      | BUHDX6    | 0.009 |   0.065 |    1.823 | 
     | clk__L2_I7/Q                                      |   v   | clk__L2_N7                                      | BUHDX6    | 0.118 |   0.183 |    1.941 | 
     | clk__L3_I9/A                                      |   v   | clk__L2_N7                                      | INHDX12   | 0.005 |   0.188 |    1.945 | 
     | clk__L3_I9/Q                                      |   ^   | clk__L3_N9                                      | INHDX12   | 0.059 |   0.247 |    2.004 | 
     | clk__L4_I27/A                                     |   ^   | clk__L3_N9                                      | INHDX12   | 0.008 |   0.255 |    2.012 | 
     | clk__L4_I27/Q                                     |   v   | clk__L4_N27                                     | INHDX12   | 0.057 |   0.311 |    2.069 | 
     | clk__L5_I89/A                                     |   v   | clk__L4_N27                                     | INHDX12   | 0.003 |   0.314 |    2.071 | 
     | clk__L5_I89/Q                                     |   ^   | clk__L5_N89                                     | INHDX12   | 0.051 |   0.365 |    2.122 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[30]/C        |   ^   | clk__L5_N89                                     | SDFRQHDX1 | 0.002 |   0.368 |    2.125 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[30]/Q        |   ^   | First_Block_H2_z_1_1/Delay9_out1[30]            | SDFRQHDX1 | 0.225 |   0.592 |    2.350 | 
     | First_Block_H2_z_1_1/FE_PHC1511_Delay9_out1_30_/A |   ^   | First_Block_H2_z_1_1/Delay9_out1[30]            | BUHDX1    | 0.000 |   0.592 |    2.350 | 
     | First_Block_H2_z_1_1/FE_PHC1511_Delay9_out1_30_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1511_Delay9_out1_30_ | BUHDX1    | 0.098 |   0.690 |    2.447 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[30]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1511_Delay9_out1_30_ | SDFRQHDX1 | 0.000 |   0.690 |    2.447 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.757 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.755 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.680 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.667 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.529 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.523 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.442 | 
     | clk__L4_I27/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.013 |   0.329 |   -1.429 | 
     | clk__L4_I27/Q                              |   v   | clk__L4_N27 | INHDX12   | 0.079 |   0.408 |   -1.349 | 
     | clk__L5_I89/A                              |   v   | clk__L4_N27 | INHDX12   | 0.004 |   0.412 |   -1.345 | 
     | clk__L5_I89/Q                              |   ^   | clk__L5_N89 | INHDX12   | 0.065 |   0.476 |   -1.281 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[30]/C |   ^   | clk__L5_N89 | SDFRQHDX1 | 0.003 |   0.479 |   -1.278 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay1_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_1_1/Delay1_out1_reg[6]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay1_out1_reg[6]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.472
  Arrival Time                  0.715
  Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |                      Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                                |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                              |   ^   | clk                                            |           |       |   0.000 |    1.757 | 
     | clk__L1_I0/A                                     |   ^   | clk                                            | INHDX12   | 0.002 |   0.002 |    1.759 | 
     | clk__L1_I0/Q                                     |   v   | clk__L1_N0                                     | INHDX12   | 0.055 |   0.056 |    1.814 | 
     | clk__L2_I5/A                                     |   v   | clk__L1_N0                                     | BUHDX12   | 0.005 |   0.062 |    1.819 | 
     | clk__L2_I5/Q                                     |   v   | clk__L2_N5                                     | BUHDX12   | 0.106 |   0.168 |    1.926 | 
     | clk__L3_I7/A                                     |   v   | clk__L2_N5                                     | INHDX12   | 0.023 |   0.191 |    1.949 | 
     | clk__L3_I7/Q                                     |   ^   | clk__L3_N7                                     | INHDX12   | 0.061 |   0.253 |    2.010 | 
     | clk__L4_I23/A                                    |   ^   | clk__L3_N7                                     | INHDX12   | 0.002 |   0.255 |    2.012 | 
     | clk__L4_I23/Q                                    |   v   | clk__L4_N23                                    | INHDX12   | 0.067 |   0.322 |    2.080 | 
     | clk__L5_I75/A                                    |   v   | clk__L4_N23                                    | INHDX12   | 0.004 |   0.326 |    2.083 | 
     | clk__L5_I75/Q                                    |   ^   | clk__L5_N75                                    | INHDX12   | 0.058 |   0.384 |    2.141 | 
     | First_Block_H2_z_1_1/Delay1_out1_reg[6]/C        |   ^   | clk__L5_N75                                    | SDFRQHDX1 | 0.002 |   0.387 |    2.144 | 
     | First_Block_H2_z_1_1/Delay1_out1_reg[6]/Q        |   ^   | First_Block_H2_z_1_1/Delay1_out1[6]            | SDFRQHDX1 | 0.231 |   0.618 |    2.375 | 
     | First_Block_H2_z_1_1/FE_PHC1258_Delay1_out1_6_/A |   ^   | First_Block_H2_z_1_1/Delay1_out1[6]            | BUHDX1    | 0.000 |   0.618 |    2.375 | 
     | First_Block_H2_z_1_1/FE_PHC1258_Delay1_out1_6_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1258_Delay1_out1_6_ | BUHDX1    | 0.097 |   0.715 |    2.472 | 
     | First_Block_H2_z_1_1/Delay1_out1_reg[6]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1258_Delay1_out1_6_ | SDFRQHDX1 | 0.000 |   0.715 |    2.472 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.757 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.755 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.680 | 
     | clk__L2_I5/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.671 | 
     | clk__L2_I5/Q                              |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.551 | 
     | clk__L3_I7/A                              |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.522 | 
     | clk__L3_I7/Q                              |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.434 | 
     | clk__L4_I23/A                             |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.430 | 
     | clk__L4_I23/Q                             |   v   | clk__L4_N23 | INHDX12   | 0.094 |   0.421 |   -1.336 | 
     | clk__L5_I75/A                             |   v   | clk__L4_N23 | INHDX12   | 0.005 |   0.426 |   -1.331 | 
     | clk__L5_I75/Q                             |   ^   | clk__L5_N75 | INHDX12   | 0.075 |   0.501 |   -1.256 | 
     | First_Block_H2_z_1_1/Delay1_out1_reg[6]/C |   ^   | clk__L5_N75 | SDFRQHDX1 | 0.003 |   0.504 |   -1.253 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay6_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_1_1/Delay6_out1_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay6_out1_reg[2]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.444
  Arrival Time                  0.687
  Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |                      Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                                |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                              |   ^   | clk                                            |           |       |   0.000 |    1.757 | 
     | clk__L1_I0/A                                     |   ^   | clk                                            | INHDX12   | 0.002 |   0.002 |    1.759 | 
     | clk__L1_I0/Q                                     |   v   | clk__L1_N0                                     | INHDX12   | 0.055 |   0.057 |    1.813 | 
     | clk__L2_I6/A                                     |   v   | clk__L1_N0                                     | BUHDX12   | 0.005 |   0.062 |    1.819 | 
     | clk__L2_I6/Q                                     |   v   | clk__L2_N6                                     | BUHDX12   | 0.106 |   0.168 |    1.925 | 
     | clk__L3_I8/A                                     |   v   | clk__L2_N6                                     | INHDX12   | 0.020 |   0.187 |    1.944 | 
     | clk__L3_I8/Q                                     |   ^   | clk__L3_N8                                     | INHDX12   | 0.060 |   0.247 |    2.004 | 
     | clk__L4_I25/A                                    |   ^   | clk__L3_N8                                     | INHDX12   | 0.003 |   0.250 |    2.007 | 
     | clk__L4_I25/Q                                    |   v   | clk__L4_N25                                    | INHDX12   | 0.056 |   0.307 |    2.064 | 
     | clk__L5_I83/A                                    |   v   | clk__L4_N25                                    | INHDX12   | 0.002 |   0.309 |    2.066 | 
     | clk__L5_I83/Q                                    |   ^   | clk__L5_N83                                    | INHDX12   | 0.054 |   0.363 |    2.120 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[2]/C        |   ^   | clk__L5_N83                                    | SDFRQHDX1 | 0.003 |   0.366 |    2.123 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[2]/Q        |   ^   | First_Block_H2_z_1_1/Delay6_out1[2]            | SDFRQHDX1 | 0.229 |   0.595 |    2.352 | 
     | First_Block_H2_z_1_1/FE_PHC1162_Delay6_out1_2_/A |   ^   | First_Block_H2_z_1_1/Delay6_out1[2]            | BUHDX1    | 0.000 |   0.595 |    2.352 | 
     | First_Block_H2_z_1_1/FE_PHC1162_Delay6_out1_2_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1162_Delay6_out1_2_ | BUHDX1    | 0.092 |   0.687 |    2.444 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[2]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1162_Delay6_out1_2_ | SDFRQHDX1 | 0.000 |   0.687 |    2.444 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.757 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.754 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.680 | 
     | clk__L2_I6/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.671 | 
     | clk__L2_I6/Q                              |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.552 | 
     | clk__L3_I8/A                              |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.526 | 
     | clk__L3_I8/Q                              |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.441 | 
     | clk__L4_I25/A                             |   ^   | clk__L3_N8  | INHDX12   | 0.005 |   0.321 |   -1.436 | 
     | clk__L4_I25/Q                             |   v   | clk__L4_N25 | INHDX12   | 0.079 |   0.400 |   -1.357 | 
     | clk__L5_I83/A                             |   v   | clk__L4_N25 | INHDX12   | 0.003 |   0.403 |   -1.354 | 
     | clk__L5_I83/Q                             |   ^   | clk__L5_N83 | INHDX12   | 0.069 |   0.472 |   -1.285 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[2]/C |   ^   | clk__L5_N83 | SDFRQHDX1 | 0.003 |   0.475 |   -1.281 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay6_out1_reg[32]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay6_out1_reg[32]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay6_out1_reg[32]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.471
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.440
  Arrival Time                  0.683
  Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.757 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.759 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.056 |    1.813 | 
     | clk__L2_I6/A                                      |   v   | clk__L1_N0                                      | BUHDX12   | 0.005 |   0.062 |    1.819 | 
     | clk__L2_I6/Q                                      |   v   | clk__L2_N6                                      | BUHDX12   | 0.106 |   0.168 |    1.924 | 
     | clk__L3_I8/A                                      |   v   | clk__L2_N6                                      | INHDX12   | 0.020 |   0.187 |    1.944 | 
     | clk__L3_I8/Q                                      |   ^   | clk__L3_N8                                      | INHDX12   | 0.060 |   0.247 |    2.004 | 
     | clk__L4_I24/A                                     |   ^   | clk__L3_N8                                      | INHDX12   | 0.004 |   0.251 |    2.008 | 
     | clk__L4_I24/Q                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.056 |   0.308 |    2.065 | 
     | clk__L5_I79/A                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.002 |   0.310 |    2.067 | 
     | clk__L5_I79/Q                                     |   ^   | clk__L5_N79                                     | INHDX12   | 0.051 |   0.361 |    2.118 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[32]/C        |   ^   | clk__L5_N79                                     | SDFRQHDX1 | 0.001 |   0.362 |    2.119 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[32]/Q        |   ^   | First_Block_H2_z_1_1/Delay6_out1[32]            | SDFRQHDX1 | 0.230 |   0.592 |    2.349 | 
     | First_Block_H2_z_1_1/FE_PHC1237_Delay6_out1_32_/A |   ^   | First_Block_H2_z_1_1/Delay6_out1[32]            | BUHDX1    | 0.000 |   0.592 |    2.349 | 
     | First_Block_H2_z_1_1/FE_PHC1237_Delay6_out1_32_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1237_Delay6_out1_32_ | BUHDX1    | 0.091 |   0.683 |    2.440 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[32]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1237_Delay6_out1_32_ | SDFRQHDX1 | 0.000 |   0.683 |    2.440 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.757 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.754 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.680 | 
     | clk__L2_I6/A                               |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.671 | 
     | clk__L2_I6/Q                               |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.551 | 
     | clk__L3_I8/A                               |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.526 | 
     | clk__L3_I8/Q                               |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.441 | 
     | clk__L4_I24/A                              |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.433 | 
     | clk__L4_I24/Q                              |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.355 | 
     | clk__L5_I79/A                              |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.352 | 
     | clk__L5_I79/Q                              |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.286 | 
     | First_Block_H2_z_1_1/Delay6_out1_reg[32]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.001 |   0.471 |   -1.285 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay9_out1_reg[35]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay9_out1_reg[35]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay9_out1_reg[35]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.481
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.692
  Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.757 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.759 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.056 |    1.813 | 
     | clk__L2_I7/A                                      |   v   | clk__L1_N0                                      | BUHDX6    | 0.009 |   0.065 |    1.822 | 
     | clk__L2_I7/Q                                      |   v   | clk__L2_N7                                      | BUHDX6    | 0.118 |   0.183 |    1.940 | 
     | clk__L3_I9/A                                      |   v   | clk__L2_N7                                      | INHDX12   | 0.005 |   0.188 |    1.945 | 
     | clk__L3_I9/Q                                      |   ^   | clk__L3_N9                                      | INHDX12   | 0.059 |   0.247 |    2.004 | 
     | clk__L4_I27/A                                     |   ^   | clk__L3_N9                                      | INHDX12   | 0.008 |   0.255 |    2.011 | 
     | clk__L4_I27/Q                                     |   v   | clk__L4_N27                                     | INHDX12   | 0.057 |   0.311 |    2.068 | 
     | clk__L5_I89/A                                     |   v   | clk__L4_N27                                     | INHDX12   | 0.003 |   0.314 |    2.071 | 
     | clk__L5_I89/Q                                     |   ^   | clk__L5_N89                                     | INHDX12   | 0.051 |   0.365 |    2.122 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[35]/C        |   ^   | clk__L5_N89                                     | SDFRQHDX1 | 0.003 |   0.368 |    2.125 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[35]/Q        |   ^   | First_Block_H2_z_1_1/Delay9_out1[35]            | SDFRQHDX1 | 0.224 |   0.593 |    2.350 | 
     | First_Block_H2_z_1_1/FE_PHC1629_Delay9_out1_35_/A |   ^   | First_Block_H2_z_1_1/Delay9_out1[35]            | BUHDX1    | 0.000 |   0.593 |    2.350 | 
     | First_Block_H2_z_1_1/FE_PHC1629_Delay9_out1_35_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1629_Delay9_out1_35_ | BUHDX1    | 0.099 |   0.692 |    2.449 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[35]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1629_Delay9_out1_35_ | SDFRQHDX1 | 0.000 |   0.692 |    2.449 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.757 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.754 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.680 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.666 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.529 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.522 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.441 | 
     | clk__L4_I27/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.013 |   0.329 |   -1.428 | 
     | clk__L4_I27/Q                              |   v   | clk__L4_N27 | INHDX12   | 0.079 |   0.408 |   -1.349 | 
     | clk__L5_I89/A                              |   v   | clk__L4_N27 | INHDX12   | 0.004 |   0.412 |   -1.345 | 
     | clk__L5_I89/Q                              |   ^   | clk__L5_N89 | INHDX12   | 0.065 |   0.476 |   -1.280 | 
     | First_Block_H2_z_1_1/Delay9_out1_reg[35]/C |   ^   | clk__L5_N89 | SDFRQHDX1 | 0.004 |   0.481 |   -1.276 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay8_out1_reg[30]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay8_out1_reg[30]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay8_out1_reg[30]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.473
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.685
  Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.757 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.758 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.056 |    1.813 | 
     | clk__L2_I6/A                                      |   v   | clk__L1_N0                                      | BUHDX12   | 0.005 |   0.062 |    1.818 | 
     | clk__L2_I6/Q                                      |   v   | clk__L2_N6                                      | BUHDX12   | 0.106 |   0.168 |    1.924 | 
     | clk__L3_I8/A                                      |   v   | clk__L2_N6                                      | INHDX12   | 0.020 |   0.187 |    1.944 | 
     | clk__L3_I8/Q                                      |   ^   | clk__L3_N8                                      | INHDX12   | 0.060 |   0.247 |    2.004 | 
     | clk__L4_I24/A                                     |   ^   | clk__L3_N8                                      | INHDX12   | 0.004 |   0.251 |    2.008 | 
     | clk__L4_I24/Q                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.056 |   0.308 |    2.065 | 
     | clk__L5_I78/A                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.002 |   0.310 |    2.066 | 
     | clk__L5_I78/Q                                     |   ^   | clk__L5_N78                                     | INHDX12   | 0.052 |   0.362 |    2.119 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[30]/C        |   ^   | clk__L5_N78                                     | SDFRQHDX1 | 0.002 |   0.363 |    2.120 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[30]/Q        |   ^   | First_Block_H2_z_1_1/Delay8_out1[30]            | SDFRQHDX1 | 0.229 |   0.592 |    2.349 | 
     | First_Block_H2_z_1_1/FE_PHC1143_Delay8_out1_30_/A |   ^   | First_Block_H2_z_1_1/Delay8_out1[30]            | BUHDX1    | 0.000 |   0.592 |    2.349 | 
     | First_Block_H2_z_1_1/FE_PHC1143_Delay8_out1_30_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1143_Delay8_out1_30_ | BUHDX1    | 0.092 |   0.685 |    2.441 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[30]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1143_Delay8_out1_30_ | SDFRQHDX1 | 0.000 |   0.685 |    2.441 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.757 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.754 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.680 | 
     | clk__L2_I6/A                               |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.671 | 
     | clk__L2_I6/Q                               |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.551 | 
     | clk__L3_I8/A                               |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.526 | 
     | clk__L3_I8/Q                               |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.440 | 
     | clk__L4_I24/A                              |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.433 | 
     | clk__L4_I24/Q                              |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.355 | 
     | clk__L5_I78/A                              |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.404 |   -1.352 | 
     | clk__L5_I78/Q                              |   ^   | clk__L5_N78 | INHDX12   | 0.067 |   0.471 |   -1.286 | 
     | First_Block_H2_z_1_1/Delay8_out1_reg[30]/C |   ^   | clk__L5_N78 | SDFRQHDX1 | 0.002 |   0.473 |   -1.284 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay5_out1_reg[33]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay5_out1_reg[33]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay5_out1_reg[33]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.471
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.440
  Arrival Time                  0.684
  Slack Time                   -1.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                             |           |       |   0.000 |    1.756 | 
     | clk__L1_I0/A                                      |   ^   | clk                                             | INHDX12   | 0.002 |   0.002 |    1.758 | 
     | clk__L1_I0/Q                                      |   v   | clk__L1_N0                                      | INHDX12   | 0.055 |   0.056 |    1.812 | 
     | clk__L2_I6/A                                      |   v   | clk__L1_N0                                      | BUHDX12   | 0.005 |   0.062 |    1.818 | 
     | clk__L2_I6/Q                                      |   v   | clk__L2_N6                                      | BUHDX12   | 0.106 |   0.168 |    1.923 | 
     | clk__L3_I8/A                                      |   v   | clk__L2_N6                                      | INHDX12   | 0.020 |   0.187 |    1.943 | 
     | clk__L3_I8/Q                                      |   ^   | clk__L3_N8                                      | INHDX12   | 0.060 |   0.247 |    2.003 | 
     | clk__L4_I24/A                                     |   ^   | clk__L3_N8                                      | INHDX12   | 0.004 |   0.251 |    2.007 | 
     | clk__L4_I24/Q                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.056 |   0.308 |    2.064 | 
     | clk__L5_I79/A                                     |   v   | clk__L4_N24                                     | INHDX12   | 0.002 |   0.310 |    2.066 | 
     | clk__L5_I79/Q                                     |   ^   | clk__L5_N79                                     | INHDX12   | 0.051 |   0.361 |    2.117 | 
     | First_Block_H2_z_1_1/Delay5_out1_reg[33]/C        |   ^   | clk__L5_N79                                     | SDFRQHDX1 | 0.001 |   0.362 |    2.118 | 
     | First_Block_H2_z_1_1/Delay5_out1_reg[33]/Q        |   ^   | First_Block_H2_z_1_1/Delay5_out1[33]            | SDFRQHDX1 | 0.230 |   0.592 |    2.348 | 
     | First_Block_H2_z_1_1/FE_PHC1202_Delay5_out1_33_/A |   ^   | First_Block_H2_z_1_1/Delay5_out1[33]            | BUHDX1    | 0.000 |   0.592 |    2.348 | 
     | First_Block_H2_z_1_1/FE_PHC1202_Delay5_out1_33_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1202_Delay5_out1_33_ | BUHDX1    | 0.092 |   0.684 |    2.440 | 
     | First_Block_H2_z_1_1/Delay5_out1_reg[33]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1202_Delay5_out1_33_ | SDFRQHDX1 | 0.000 |   0.684 |    2.440 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.756 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.753 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.679 | 
     | clk__L2_I6/A                               |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.670 | 
     | clk__L2_I6/Q                               |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.550 | 
     | clk__L3_I8/A                               |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.525 | 
     | clk__L3_I8/Q                               |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.440 | 
     | clk__L4_I24/A                              |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.433 | 
     | clk__L4_I24/Q                              |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.354 | 
     | clk__L5_I79/A                              |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.351 | 
     | clk__L5_I79/Q                              |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.285 | 
     | First_Block_H2_z_1_1/Delay5_out1_reg[33]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.001 |   0.471 |   -1.285 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay11_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay11_out1_reg[9]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: First_Block_H2_z_2/Delay11_out1_reg[9]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.495
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.463
  Arrival Time                  0.708
  Slack Time                   -1.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk                                           |           |       |   0.000 |    1.755 | 
     | clk__L1_I0/A                                    |   ^   | clk                                           | INHDX12   | 0.002 |   0.002 |    1.757 | 
     | clk__L1_I0/Q                                    |   v   | clk__L1_N0                                    | INHDX12   | 0.055 |   0.056 |    1.811 | 
     | clk__L2_I4/A                                    |   v   | clk__L1_N0                                    | BUHDX12   | 0.005 |   0.061 |    1.816 | 
     | clk__L2_I4/Q                                    |   v   | clk__L2_N4                                    | BUHDX12   | 0.107 |   0.169 |    1.924 | 
     | clk__L3_I6/A                                    |   v   | clk__L2_N4                                    | INHDX12   | 0.029 |   0.197 |    1.952 | 
     | clk__L3_I6/Q                                    |   ^   | clk__L3_N6                                    | INHDX12   | 0.065 |   0.262 |    2.017 | 
     | clk__L4_I19/A                                   |   ^   | clk__L3_N6                                    | INHDX12   | 0.002 |   0.263 |    2.018 | 
     | clk__L4_I19/Q                                   |   v   | clk__L4_N19                                   | INHDX12   | 0.056 |   0.319 |    2.074 | 
     | clk__L5_I62/A                                   |   v   | clk__L4_N19                                   | INHDX12   | 0.004 |   0.323 |    2.078 | 
     | clk__L5_I62/Q                                   |   ^   | clk__L5_N62                                   | INHDX12   | 0.059 |   0.382 |    2.137 | 
     | First_Block_H2_z_2/Delay11_out1_reg[9]/C        |   ^   | clk__L5_N62                                   | SDFRQHDX1 | 0.002 |   0.383 |    2.138 | 
     | First_Block_H2_z_2/Delay11_out1_reg[9]/Q        |   ^   | First_Block_H2_z_2/Delay11_out1[9]            | SDFRQHDX1 | 0.226 |   0.609 |    2.364 | 
     | First_Block_H2_z_2/FE_PHC1758_Delay11_out1_9_/A |   ^   | First_Block_H2_z_2/Delay11_out1[9]            | BUHDX1    | 0.000 |   0.609 |    2.364 | 
     | First_Block_H2_z_2/FE_PHC1758_Delay11_out1_9_/Q |   ^   | First_Block_H2_z_2/FE_PHN1758_Delay11_out1_9_ | BUHDX1    | 0.098 |   0.708 |    2.463 | 
     | First_Block_H2_z_2/Delay11_out1_reg[9]/D        |   ^   | First_Block_H2_z_2/FE_PHN1758_Delay11_out1_9_ | SDFRQHDX1 | 0.000 |   0.708 |    2.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.755 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.752 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.678 | 
     | clk__L2_I4/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.008 |   0.085 |   -1.670 | 
     | clk__L2_I4/Q                             |   v   | clk__L2_N4  | BUHDX12   | 0.121 |   0.206 |   -1.549 | 
     | clk__L3_I6/A                             |   v   | clk__L2_N4  | INHDX12   | 0.035 |   0.241 |   -1.514 | 
     | clk__L3_I6/Q                             |   ^   | clk__L3_N6  | INHDX12   | 0.092 |   0.333 |   -1.422 | 
     | clk__L4_I19/A                            |   ^   | clk__L3_N6  | INHDX12   | 0.003 |   0.336 |   -1.419 | 
     | clk__L4_I19/Q                            |   v   | clk__L4_N19 | INHDX12   | 0.078 |   0.413 |   -1.342 | 
     | clk__L5_I62/A                            |   v   | clk__L4_N19 | INHDX12   | 0.005 |   0.418 |   -1.337 | 
     | clk__L5_I62/Q                            |   ^   | clk__L5_N62 | INHDX12   | 0.074 |   0.493 |   -1.262 | 
     | First_Block_H2_z_2/Delay11_out1_reg[9]/C |   ^   | clk__L5_N62 | SDFRQHDX1 | 0.002 |   0.495 |   -1.260 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay11_out1_reg[31]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay11_out1_reg[31]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay11_out1_reg[31]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.478
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.692
  Slack Time                   -1.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                              |           |       |   0.000 |    1.754 | 
     | clk__L1_I0/A                                       |   ^   | clk                                              | INHDX12   | 0.002 |   0.002 |    1.756 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                       | INHDX12   | 0.055 |   0.056 |    1.811 | 
     | clk__L2_I7/A                                       |   v   | clk__L1_N0                                       | BUHDX6    | 0.009 |   0.065 |    1.820 | 
     | clk__L2_I7/Q                                       |   v   | clk__L2_N7                                       | BUHDX6    | 0.118 |   0.183 |    1.938 | 
     | clk__L3_I9/A                                       |   v   | clk__L2_N7                                       | INHDX12   | 0.005 |   0.188 |    1.942 | 
     | clk__L3_I9/Q                                       |   ^   | clk__L3_N9                                       | INHDX12   | 0.059 |   0.247 |    2.002 | 
     | clk__L4_I27/A                                      |   ^   | clk__L3_N9                                       | INHDX12   | 0.008 |   0.255 |    2.009 | 
     | clk__L4_I27/Q                                      |   v   | clk__L4_N27                                      | INHDX12   | 0.057 |   0.311 |    2.066 | 
     | clk__L5_I89/A                                      |   v   | clk__L4_N27                                      | INHDX12   | 0.003 |   0.314 |    2.069 | 
     | clk__L5_I89/Q                                      |   ^   | clk__L5_N89                                      | INHDX12   | 0.051 |   0.365 |    2.120 | 
     | First_Block_H2_z_1_1/Delay11_out1_reg[31]/C        |   ^   | clk__L5_N89                                      | SDFRQHDX1 | 0.001 |   0.366 |    2.121 | 
     | First_Block_H2_z_1_1/Delay11_out1_reg[31]/Q        |   ^   | First_Block_H2_z_1_1/Delay11_out1[31]            | SDFRQHDX1 | 0.233 |   0.600 |    2.354 | 
     | First_Block_H2_z_1_1/FE_PHC1070_Delay11_out1_31_/A |   ^   | First_Block_H2_z_1_1/Delay11_out1[31]            | BUHDX1    | 0.000 |   0.600 |    2.354 | 
     | First_Block_H2_z_1_1/FE_PHC1070_Delay11_out1_31_/Q |   ^   | First_Block_H2_z_1_1/FE_PHN1070_Delay11_out1_31_ | BUHDX1    | 0.092 |   0.692 |    2.447 | 
     | First_Block_H2_z_1_1/Delay11_out1_reg[31]/D        |   ^   | First_Block_H2_z_1_1/FE_PHN1070_Delay11_out1_31_ | SDFRQHDX1 | 0.000 |   0.692 |    2.447 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.754 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.752 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.677 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.664 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.526 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.520 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.439 | 
     | clk__L4_I27/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.013 |   0.329 |   -1.426 | 
     | clk__L4_I27/Q                               |   v   | clk__L4_N27 | INHDX12   | 0.079 |   0.408 |   -1.346 | 
     | clk__L5_I89/A                               |   v   | clk__L4_N27 | INHDX12   | 0.004 |   0.412 |   -1.343 | 
     | clk__L5_I89/Q                               |   ^   | clk__L5_N89 | INHDX12   | 0.065 |   0.476 |   -1.278 | 
     | First_Block_H2_z_1_1/Delay11_out1_reg[31]/C |   ^   | clk__L5_N89 | SDFRQHDX1 | 0.002 |   0.478 |   -1.276 | 
     +------------------------------------------------------------------------------------------------------------+ 

