{"Source Block": ["oh/common/hdl/oh_fifo_sync.v@39:49@HdlStmAssign", "   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n   always @ ( posedge clk or negedge nreset) \n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_sync.v@41:51", "   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n"], ["oh/common/hdl/oh_fifo_sync.v@37:47", "      \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n"], ["oh/common/hdl/oh_fifo_sync.v@42:52", "   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n          wr_addr[AW-1:0]   <= 'd0;\n"], ["oh/common/hdl/oh_fifo_sync.v@34:44", "   //#####################################################################\n   //# BODY\n   //#####################################################################\n      \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n"], ["oh/common/hdl/oh_fifo_sync.v@38:48", "   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n"]], "Diff Content": {"Delete": [[44, "   assign full        = (rd_count[AW-1:0] == DEPTH);\n"]], "Add": [[44, "   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n"]]}}