-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Mon Jan 13 19:01:03 2020
-- Host        : simon-ThinkPad-X250 running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_cdma_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_cdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_SYNC_WRITE.wready_i_reg_0\ : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_da_register_lsb_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_sa_register_lsb_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[4]\ : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ioc_irq_reg : out STD_LOGIC;
    \dmacr_i_reg[5]\ : out STD_LOGIC;
    \GEN_DMACR_SIMPLE.dmacr_i_reg[14]\ : out STD_LOGIC;
    \GEN_DMACR_SIMPLE.dmacr_i_reg[12]\ : out STD_LOGIC;
    \dmacr_i_reg[6]\ : out STD_LOGIC;
    \dmacr_i_reg[4]_0\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\ : in STD_LOGIC;
    \sig_sa_register_lsb_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 52 downto 0 );
    \sig_da_register_lsb_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_sa_register_lsb_reg[2]\ : in STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdce_reg[0]_0\ : in STD_LOGIC;
    \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\ : in STD_LOGIC;
    err_irq_reg : in STD_LOGIC;
    \GEN_DMACR_SIMPLE.dmacr_i_reg[12]_0\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \dmacr_i_reg[6]_0\ : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_keyhole_write : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_keyhole_read : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if is
  signal \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.rdy_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_in_progress_i_2_n_0\ : STD_LOGIC;
  signal \^gen_sync_write.wready_i_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \^dmacr_i_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DMACR_SIMPLE.dmacr_i[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[6]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[7]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.awvalid_d1_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wvalid_d1_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dmacr_i[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dmacr_i[5]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dmacr_i[6]_i_1\ : label is "soft_lutpair228";
begin
  \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\(10 downto 0) <= \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10 downto 0);
  \GEN_SYNC_WRITE.wready_i_reg_0\ <= \^gen_sync_write.wready_i_reg_0\;
  \dmacr_i_reg[4]\ <= \^dmacr_i_reg[4]\;
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_DMACR_SIMPLE.dmacr_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_lite_wdata(3),
      I1 => \^dmacr_i_reg[4]\,
      I2 => \GEN_DMACR_SIMPLE.dmacr_i_reg[12]_0\,
      O => \GEN_DMACR_SIMPLE.dmacr_i_reg[12]\
    );
\GEN_DMACR_SIMPLE.dmacr_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_lite_wdata(4),
      I1 => \^dmacr_i_reg[4]\,
      I2 => \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\,
      O => \GEN_DMACR_SIMPLE.dmacr_i_reg[14]\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => p_0_in(0),
      R => \out\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => p_0_in(1),
      R => \out\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => p_0_in(2),
      R => \out\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => p_0_in(3),
      R => \out\
    );
\GEN_SYNC_READ.axi2ip_rdce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(11),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(12),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(13),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(14),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^s_axi_lite_rvalid\,
      I2 => \out\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(15),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \out\,
      I1 => \^s_axi_lite_rvalid\,
      I2 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^s_axi_lite_rvalid\,
      I2 => \out\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(2),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(3),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(4),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(5),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^s_axi_lite_rvalid\,
      I2 => \out\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(7),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^s_axi_lite_rvalid\,
      I2 => \out\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(9),
      I5 => \^s_axi_lite_arready\,
      O => \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\,
      Q => axi2ip_rdce(11),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\,
      Q => axi2ip_rdce(12),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\,
      Q => axi2ip_rdce(13),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\,
      Q => axi2ip_rdce(14),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\,
      Q => axi2ip_rdce(15),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(2),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(3),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(4),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(5),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(7),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(9),
      R => '0'
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => rvalid,
      R => \out\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(23),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(0),
      I4 => D(0),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(31),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(10),
      I4 => D(10),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(32),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(11),
      I4 => D(11),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_da_register_lsb_reg[31]\(12),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => D(33),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      I1 => \GEN_DMACR_SIMPLE.dmacr_i_reg[12]_0\,
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      I3 => ioc_irq_reg_0,
      I4 => D(12),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(34),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(13),
      I4 => D(13),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_da_register_lsb_reg[31]\(14),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => D(35),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      I1 => \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\,
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      I3 => err_irq_reg,
      I4 => D(14),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(36),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(15),
      I4 => D(15),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(37),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(16),
      I4 => D(16),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(38),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(17),
      I4 => D(17),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(39),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(18),
      I4 => D(18),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(40),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(19),
      I4 => D(19),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_sa_register_lsb_reg[1]\,
      I2 => D(1),
      I3 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      I4 => \sig_da_register_lsb_reg[31]\(1),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      O => sig_ip2axi_rddata1_out(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(41),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(20),
      I4 => D(20),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(42),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(21),
      I4 => D(21),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(43),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(22),
      I4 => D(22),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(23),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(44),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(24),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(45),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(25),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(46),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(26),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(47),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(27),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(48),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(28),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(49),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(29),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(50),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_sa_register_lsb_reg[2]\,
      I2 => D(2),
      I3 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      I4 => \sig_da_register_lsb_reg[31]\(2),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      O => sig_ip2axi_rddata1_out(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(30),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(51),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^s_axi_lite_rvalid\,
      I2 => \out\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \sig_da_register_lsb_reg[31]\(31),
      I1 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I2 => D(52),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      O => sig_ip2axi_rddata1_out(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce_reg[0]_0\,
      I1 => axi2ip_rdce(12),
      I2 => axi2ip_rdce(13),
      I3 => axi2ip_rdce(14),
      I4 => axi2ip_rdce(15),
      I5 => axi2ip_rdce(11),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(24),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(3),
      I4 => D(3),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_da_register_lsb_reg[31]\(4),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => D(25),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      I1 => dma_keyhole_read,
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      I3 => dma_interr_reg,
      I4 => D(4),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_da_register_lsb_reg[31]\(5),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => D(26),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      I1 => dma_keyhole_write,
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      I3 => dma_slverr_reg,
      I4 => D(5),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \sig_da_register_lsb_reg[31]\(6),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => D(27),
      I4 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(0),
      I1 => \dmacr_i_reg[6]_0\,
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(1),
      I3 => dma_decerr_reg,
      I4 => D(6),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(28),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(7),
      I4 => D(7),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(29),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(8),
      I4 => D(8),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(6),
      I1 => D(30),
      I2 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(8),
      I3 => \sig_da_register_lsb_reg[31]\(9),
      I4 => D(9),
      I5 => \^gen_sync_read.s_axi_lite_rdata_reg[1]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => rvalid,
      I1 => \^s_axi_lite_rvalid\,
      I2 => s_axi_lite_rready,
      I3 => \out\,
      O => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => awvalid,
      I1 => \^s_axi_lite_bvalid\,
      I2 => \out\,
      O => \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\,
      Q => awvalid_d1,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(0),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(0),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(0),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(0),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\,
      Q => \^dmacr_i_reg[4]\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\,
      Q => E(0),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\,
      Q => ioc_irq_reg,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\,
      Q => \sig_sa_register_lsb_reg[0]\(0),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\,
      Q => \sig_da_register_lsb_reg[0]\(0),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => \out\,
      I1 => \^s_axi_lite_wready\,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => wr_data_cap,
      I1 => wr_addr_cap,
      I2 => \^gen_sync_write.wready_i_reg_0\,
      I3 => \out\,
      O => \GEN_SYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.rdy_i_1_n_0\,
      Q => \^gen_sync_write.wready_i_reg_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => wr_addr_cap,
      O => \GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0\,
      Q => wr_addr_cap,
      R => p_0_out
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => wr_data_cap,
      I1 => wvalid,
      I2 => wvalid_d1,
      I3 => \^gen_sync_write.wready_i_reg_0\,
      I4 => \out\,
      O => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\,
      Q => wr_data_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_in_progress_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => wr_in_progress,
      O => \GEN_SYNC_WRITE.wr_in_progress_i_2_n_0\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_in_progress_i_2_n_0\,
      Q => wr_in_progress,
      R => p_1_out
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^gen_sync_write.wready_i_reg_0\,
      Q => \^s_axi_lite_wready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => wvalid,
      I1 => \^s_axi_lite_bvalid\,
      I2 => \out\,
      O => \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0\
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0\,
      Q => wvalid_d1,
      R => '0'
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(2),
      R => \out\
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(3),
      R => \out\
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(4),
      R => \out\
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(5),
      R => \out\
    );
arready_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^s_axi_lite_rvalid\,
      I1 => arvalid,
      I2 => arvalid_d1,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => \out\
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\,
      I1 => \^s_axi_lite_rvalid\,
      I2 => arvalid,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => \out\
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => \out\
    );
\dmacr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_lite_wdata(0),
      I1 => \^dmacr_i_reg[4]\,
      I2 => dma_keyhole_read,
      O => \dmacr_i_reg[4]_0\
    );
\dmacr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_lite_wdata(1),
      I1 => \^dmacr_i_reg[4]\,
      I2 => dma_keyhole_write,
      O => \dmacr_i_reg[5]\
    );
\dmacr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_lite_wdata(2),
      I1 => \^dmacr_i_reg[4]\,
      I2 => \dmacr_i_reg[6]_0\,
      O => \dmacr_i_reg[6]\
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen is
  port (
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    sig_halt_request_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 7 );
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\ : label is "soft_lutpair245";
begin
  Q(0) <= \^q\(0);
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => sig_to_edge_detect_reg_0,
      I1 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_to_edge_detect_reg,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\,
      Q => sig_shift_reg(2),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(2),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\,
      Q => sig_shift_reg(3),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(3),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\,
      Q => sig_shift_reg(4),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(4),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\,
      Q => sig_shift_reg(5),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(5),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\,
      Q => sig_shift_reg(6),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(6),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\,
      Q => sig_shift_reg(7),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(7),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_local_hw_reset_reg
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_aresetn,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      I1 => \^q\(0),
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_18_out,
      I1 => sig_cntlr2rst_halt_cmplt,
      I2 => p_36_out,
      I3 => sig_halt_request_reg,
      I4 => sig_local_hw_reset_reg,
      I5 => \^q\(0),
      O => sig_halt_cmplt_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt,
      Q => sig_to_edge_detect_reg_0,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    dmacr_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_local_hw_reset_reg : in STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\ is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_rst2reg_soft_reset_clr : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_to_edge_detect_reg\ : STD_LOGIC;
begin
  sig_to_edge_detect_reg <= \^sig_to_edge_detect_reg\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => Q(0),
      I2 => \^sig_to_edge_detect_reg\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\,
      Q => sig_rst2reg_soft_reset_clr,
      R => sig_local_hw_reset_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\,
      I1 => sig_rst2reg_soft_reset_clr,
      I2 => sig_reg2rst_soft_reset,
      I3 => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\(0),
      I4 => s_axi_lite_wdata(0),
      O => dmacr_i(0)
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => \^sig_to_edge_detect_reg\,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_halt_request_reg : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_halt_request_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\ is
  signal sig_pulse_out : STD_LOGIC;
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_pulse_out,
      R => sig_local_hw_reset_reg
    );
sig_halt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_halt_request_reg_0,
      I1 => sig_pulse_out,
      I2 => Q(0),
      I3 => sig_local_hw_reset_reg,
      O => sig_halt_request_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2rst_soft_reset,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register is
  port (
    sig_reg2rst_soft_reset : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    dma_keyhole_write : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    error_d1_reg_0 : out STD_LOGIC;
    error_d1_reg_1 : out STD_LOGIC;
    error_d1_reg_2 : out STD_LOGIC;
    cdma_tvect_out_0_sp_1 : out STD_LOGIC;
    introut_reg_0 : out STD_LOGIC;
    introut_reg_1 : out STD_LOGIC;
    \dmacr_i_reg[6]_0\ : out STD_LOGIC;
    dma_keyhole_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_pulse_trigger : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\ : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\ : out STD_LOGIC;
    dmacr_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\ : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    \sig_s2mm_status_reg_reg[6]\ : in STD_LOGIC;
    \sig_s2mm_status_reg_reg[5]\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_1\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_2\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_3\ : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdce_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register is
  signal \^d\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal cdma_tvect_out_0_sn_1 : STD_LOGIC;
  signal \^dma_keyhole_read\ : STD_LOGIC;
  signal \^dma_keyhole_write\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_d1_i_1_n_0 : STD_LOGIC;
  signal \^error_d1_reg_0\ : STD_LOGIC;
  signal \^error_d1_reg_1\ : STD_LOGIC;
  signal \^error_d1_reg_2\ : STD_LOGIC;
  signal \^idle_reg_0\ : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal \^introut_reg_0\ : STD_LOGIC;
  signal \^introut_reg_1\ : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal sig_btt_register_del : STD_LOGIC;
  signal sig_dma_go_i_1_n_0 : STD_LOGIC;
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\ : label is "soft_lutpair238";
begin
  D(55 downto 0) <= \^d\(55 downto 0);
  cdma_tvect_out_0_sp_1 <= cdma_tvect_out_0_sn_1;
  dma_keyhole_read <= \^dma_keyhole_read\;
  dma_keyhole_write <= \^dma_keyhole_write\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  error_d1_reg_0 <= \^error_d1_reg_0\;
  error_d1_reg_1 <= \^error_d1_reg_1\;
  error_d1_reg_2 <= \^error_d1_reg_2\;
  idle_reg_0 <= \^idle_reg_0\;
  introut_reg_0 <= \^introut_reg_0\;
  introut_reg_1 <= \^introut_reg_1\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_reg2rst_soft_reset\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\GEN_DMACR_SIMPLE.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_1\,
      Q => \^introut_reg_1\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\GEN_DMACR_SIMPLE.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\,
      Q => \^introut_reg_0\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(25),
      I1 => \GEN_SYNC_READ.axi2ip_rdce_reg[6]\(2),
      I2 => \^idle_reg_0\,
      I3 => \GEN_SYNC_READ.axi2ip_rdce_reg[6]\(1),
      O => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(26),
      I1 => \GEN_SYNC_READ.axi2ip_rdce_reg[6]\(2),
      I2 => \^sig_reg2rst_soft_reset\,
      I3 => \GEN_SYNC_READ.axi2ip_rdce_reg[6]\(0),
      O => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_keyhole_read\,
      O => \^d\(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_keyhole_write\,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_s2mm_status_reg_reg[5]\,
      Q => \^error_d1_reg_2\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_interr_reg_0,
      Q => \^error_d1_reg_0\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_s2mm_status_reg_reg[6]\,
      Q => \^error_d1_reg_1\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dmacr_i(0),
      Q => \^sig_reg2rst_soft_reset\,
      R => '0'
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_3\,
      Q => \^dma_keyhole_read\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\,
      Q => \^dma_keyhole_write\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_2\,
      Q => \dmacr_i_reg[6]_0\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => error_d1_i_1_n_0,
      I2 => error_d1,
      I3 => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
error_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^error_d1_reg_1\,
      I1 => \^error_d1_reg_2\,
      I2 => \^error_d1_reg_0\,
      O => error_d1_i_1_n_0
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => error_d1_i_1_n_0,
      Q => error_d1,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_clr_idle_reg,
      Q => \^idle_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^introut_reg_1\,
      I1 => \^ioc_irq_reg_0\,
      I2 => \^introut_reg_0\,
      I3 => \^err_irq_reg_0\,
      O => introut0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => introut0,
      Q => cdma_introut,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_lite_wdata(12),
      I1 => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\,
      I2 => cdma_tvect_out(1),
      I3 => \^ioc_irq_reg_0\,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => \^ioc_irq_reg_0\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
sig_btt_register_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => E(0),
      Q => sig_btt_register_del,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(0),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(10),
      Q => \^d\(10),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(11),
      Q => \^d\(11),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^d\(12),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(13),
      Q => \^d\(13),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^d\(14),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(15),
      Q => \^d\(15),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(16),
      Q => \^d\(16),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(17),
      Q => \^d\(17),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(18),
      Q => \^d\(18),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(19),
      Q => \^d\(19),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(1),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(20),
      Q => \^d\(20),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \^d\(21),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \^d\(22),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(2),
      Q => \^d\(2),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(3),
      Q => \^d\(3),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(4),
      Q => \^d\(4),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(5),
      Q => \^d\(5),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(6),
      Q => \^d\(6),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(7),
      Q => \^d\(7),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(8),
      Q => \^d\(8),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_btt_register_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(9),
      Q => \^d\(9),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(1),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(10),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(11),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(11),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(12),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(12),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(13),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(13),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(14),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(14),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(15),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(15),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(16),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(16),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(17),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(17),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(18),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(18),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(19),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(19),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(20),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(2),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(20),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(21),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(21),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(22),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(22),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(23),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(23),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(24),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(24),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(25),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(25),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(26),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(27),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(27),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(28),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(28),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(29),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(29),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(30),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(3),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(30),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(31),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(31),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(32),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(4),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(5),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(6),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(7),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(8),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(8),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(9),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_da_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0),
      D => s_axi_lite_wdata(9),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(10),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
sig_dma_go_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101110"
    )
        port map (
      I0 => cdma_tvect_out(0),
      I1 => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\,
      I2 => cdma_tvect_out_0_sn_1,
      I3 => E(0),
      I4 => sig_btt_register_del,
      O => sig_dma_go_i_1_n_0
    );
sig_dma_go_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_dma_go_i_1_n_0,
      Q => cdma_tvect_out_0_sn_1,
      R => '0'
    );
\sig_sa_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(24),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(10),
      Q => \^d\(34),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(11),
      Q => \^d\(35),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(12),
      Q => \^d\(36),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(13),
      Q => \^d\(37),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(14),
      Q => \^d\(38),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(15),
      Q => \^d\(39),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(16),
      Q => \^d\(40),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(17),
      Q => \^d\(41),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(18),
      Q => \^d\(42),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(19),
      Q => \^d\(43),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(25),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(20),
      Q => \^d\(44),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(21),
      Q => \^d\(45),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(22),
      Q => \^d\(46),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(23),
      Q => \^d\(47),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(24),
      Q => \^d\(48),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(25),
      Q => \^d\(49),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(26),
      Q => \^d\(50),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(27),
      Q => \^d\(51),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(28),
      Q => \^d\(52),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(29),
      Q => \^d\(53),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(2),
      Q => \^d\(26),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(30),
      Q => \^d\(54),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(31),
      Q => \^d\(55),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(3),
      Q => \^d\(27),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(4),
      Q => \^d\(28),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(5),
      Q => \^d\(29),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(6),
      Q => \^d\(30),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(7),
      Q => \^d\(31),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(8),
      Q => \^d\(32),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
\sig_sa_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0),
      D => s_axi_lite_wdata(9),
      Q => \^d\(33),
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr is
  port (
    idle_reg : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s2mm_interr : out STD_LOGIC;
    sig_mm2s_interr : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    cntl2mm2s_cmd_tvalid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dma_decerr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    cntl2mm2s_sts_tready : out STD_LOGIC;
    cntl2s2mm_sts_tready : out STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    \cntlr2reg_interr_set0__2\ : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    p_34_out : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_33_out : in STD_LOGIC;
    sig_dma_go_reg : in STD_LOGIC;
    sig_sm_state_ns1 : in STD_LOGIC;
    p_32_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mm2s_status_reg0 : in STD_LOGIC;
    p_14_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dm_s2mm_halt : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr is
  signal \/FSM_sequential_sig_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_sequential_sig_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_sequential_sig_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^cntl2mm2s_cmd_tvalid\ : STD_LOGIC;
  signal \^cntl2mm2s_sts_tready\ : STD_LOGIC;
  signal \^cntl2s2mm_sts_tready\ : STD_LOGIC;
  signal \^sig_cntlr2rst_halt_cmplt\ : STD_LOGIC;
  signal sig_composite_error : STD_LOGIC;
  signal sig_halt_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_mm2s_decerr : STD_LOGIC;
  signal \^sig_mm2s_interr\ : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal \sig_mm2s_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_mm2s_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_mm2s_status_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal sig_s2mm_decerr : STD_LOGIC;
  signal \^sig_s2mm_interr\ : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal \sig_s2mm_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_s2mm_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_s2mm_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sm_clr_idle_ns__0\ : STD_LOGIC;
  signal \sig_sm_ld_cmd_ns__0\ : STD_LOGIC;
  signal \sig_sm_pop_mm2s_sts_ns__0\ : STD_LOGIC;
  signal \sig_sm_pop_s2mm_sts_ns__0\ : STD_LOGIC;
  signal sig_sm_set_err : STD_LOGIC;
  signal \sig_sm_set_err_ns__0\ : STD_LOGIC;
  signal \sig_sm_set_idle_ns__0\ : STD_LOGIC;
  signal \sig_sm_set_ioc_ns__0\ : STD_LOGIC;
  signal sig_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_sm_state : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sm_state_reg[0]\ : label is "init:000,wait_for_go:001,ld_dm_cmd:010,get_mm2s_status:011,get_s2mm_status:100,score_status:101,xfer_done:110,error_trap:111";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_sm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sm_state_reg[1]\ : label is "init:000,wait_for_go:001,ld_dm_cmd:010,get_mm2s_status:011,get_s2mm_status:100,score_status:101,xfer_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_sm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sm_state_reg[2]\ : label is "init:000,wait_for_go:001,ld_dm_cmd:010,get_mm2s_status:011,get_s2mm_status:100,score_status:101,xfer_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_sm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \cdma_tvect_out[4]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \cdma_tvect_out[5]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of dma_decerr_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of dma_slverr_i_1 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_mm2s_status_reg[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_mm2s_status_reg[6]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_s2mm_status_reg[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_s2mm_status_reg[6]_i_1\ : label is "soft_lutpair219";
begin
  cdma_tvect_out(5 downto 0) <= \^cdma_tvect_out\(5 downto 0);
  cntl2mm2s_cmd_tvalid <= \^cntl2mm2s_cmd_tvalid\;
  cntl2mm2s_sts_tready <= \^cntl2mm2s_sts_tready\;
  cntl2s2mm_sts_tready <= \^cntl2s2mm_sts_tready\;
  sig_cntlr2rst_halt_cmplt <= \^sig_cntlr2rst_halt_cmplt\;
  sig_mm2s_interr <= \^sig_mm2s_interr\;
  sig_s2mm_interr <= \^sig_s2mm_interr\;
\/FSM_sequential_sig_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3232FFFFF232F"
    )
        port map (
      I0 => p_15_out,
      I1 => sig_sm_state(0),
      I2 => sig_sm_state(2),
      I3 => sig_sm_state_ns1,
      I4 => sig_sm_state(1),
      I5 => p_33_out,
      O => \/FSM_sequential_sig_sm_state[0]_i_1_n_0\
    );
\/FSM_sequential_sig_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF03FA0F0F03FA0"
    )
        port map (
      I0 => sig_sm_state_ns1,
      I1 => p_33_out,
      I2 => sig_sm_state(0),
      I3 => sig_sm_state(1),
      I4 => sig_sm_state(2),
      I5 => sig_composite_error,
      O => \/FSM_sequential_sig_sm_state[1]_i_1_n_0\
    );
\/FSM_sequential_sig_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFC000"
    )
        port map (
      I0 => sig_composite_error,
      I1 => sig_sm_state(0),
      I2 => p_33_out,
      I3 => sig_sm_state(1),
      I4 => sig_sm_state(2),
      O => \/FSM_sequential_sig_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_sm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_mm2s_slverr,
      I1 => sig_s2mm_slverr,
      I2 => \cntlr2reg_interr_set0__2\,
      I3 => sig_s2mm_decerr,
      I4 => sig_mm2s_decerr,
      O => sig_composite_error
    );
\FSM_sequential_sig_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \/FSM_sequential_sig_sm_state[0]_i_1_n_0\,
      Q => sig_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \/FSM_sequential_sig_sm_state[1]_i_1_n_0\,
      Q => sig_sm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \/FSM_sequential_sig_sm_state[2]_i_1_n_0\,
      Q => sig_sm_state(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cntl2mm2s_cmd_tvalid\,
      I1 => p_34_out,
      O => E(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cntl2mm2s_cmd_tvalid\,
      I1 => p_16_out,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0)
    );
\cdma_tvect_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_mm2s_decerr,
      I2 => sig_s2mm_decerr,
      O => \^cdma_tvect_out\(3)
    );
\cdma_tvect_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_mm2s_slverr,
      I2 => sig_s2mm_slverr,
      O => \^cdma_tvect_out\(4)
    );
\cdma_tvect_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => p_35_out,
      I2 => \^sig_s2mm_interr\,
      I3 => sig_data2all_tlast_error,
      I4 => p_0_out,
      I5 => \^sig_mm2s_interr\,
      O => \^cdma_tvect_out\(5)
    );
dma_decerr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => sig_s2mm_decerr,
      I1 => sig_mm2s_decerr,
      I2 => sig_sm_set_err,
      I3 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cdma_tvect_out\(5),
      I1 => dma_interr_reg_0,
      O => dma_interr_reg
    );
dma_slverr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => sig_s2mm_slverr,
      I1 => sig_mm2s_slverr,
      I2 => sig_sm_set_err,
      I3 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^cdma_tvect_out\(1),
      I1 => \out\,
      I2 => idle_reg_0,
      I3 => \^cdma_tvect_out\(0),
      O => idle_reg
    );
sig_halt_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_dm_s2mm_halt,
      I1 => \^cdma_tvect_out\(0),
      I2 => \^sig_cntlr2rst_halt_cmplt\,
      O => sig_halt_cmplt_reg_i_1_n_0
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_i_1_n_0,
      Q => \^sig_cntlr2rst_halt_cmplt\,
      R => \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\
    );
\sig_mm2s_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_32_out(0),
      I1 => \^cntl2mm2s_sts_tready\,
      I2 => \^sig_mm2s_interr\,
      O => \sig_mm2s_status_reg[4]_i_1_n_0\
    );
\sig_mm2s_status_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_32_out(1),
      I1 => \^cntl2mm2s_sts_tready\,
      I2 => sig_mm2s_decerr,
      O => \sig_mm2s_status_reg[5]_i_1_n_0\
    );
\sig_mm2s_status_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_32_out(2),
      I1 => \^cntl2mm2s_sts_tready\,
      I2 => sig_mm2s_slverr,
      O => \sig_mm2s_status_reg[6]_i_2_n_0\
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_mm2s_status_reg[4]_i_1_n_0\,
      Q => \^sig_mm2s_interr\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_mm2s_status_reg[5]_i_1_n_0\,
      Q => sig_mm2s_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_mm2s_status_reg[6]_i_2_n_0\,
      Q => sig_mm2s_slverr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_14_out(0),
      I1 => \^cntl2s2mm_sts_tready\,
      I2 => \^sig_s2mm_interr\,
      O => \sig_s2mm_status_reg[4]_i_1_n_0\
    );
\sig_s2mm_status_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_14_out(1),
      I1 => \^cntl2s2mm_sts_tready\,
      I2 => sig_s2mm_decerr,
      O => \sig_s2mm_status_reg[5]_i_1_n_0\
    );
\sig_s2mm_status_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_14_out(2),
      I1 => \^cntl2s2mm_sts_tready\,
      I2 => sig_s2mm_slverr,
      O => \sig_s2mm_status_reg[6]_i_1_n_0\
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_s2mm_status_reg[4]_i_1_n_0\,
      Q => \^sig_s2mm_interr\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_s2mm_status_reg[5]_i_1_n_0\,
      Q => sig_s2mm_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_s2mm_status_reg[6]_i_1_n_0\,
      Q => sig_s2mm_slverr,
      R => sig_mm2s_status_reg0
    );
sig_sm_clr_idle_ns: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => sig_sm_state(1),
      I1 => sig_sm_state(2),
      I2 => sig_sm_state(0),
      I3 => p_34_out,
      I4 => sig_dma_go_reg,
      I5 => p_16_out,
      O => \sig_sm_clr_idle_ns__0\
    );
sig_sm_clr_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_clr_idle_ns__0\,
      Q => \^cdma_tvect_out\(1),
      R => SR(0)
    );
sig_sm_ld_cmd_ns: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_sm_state(1),
      I1 => sig_sm_state(2),
      I2 => sig_sm_state(0),
      O => \sig_sm_ld_cmd_ns__0\
    );
sig_sm_ld_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_ld_cmd_ns__0\,
      Q => \^cntl2mm2s_cmd_tvalid\,
      R => SR(0)
    );
sig_sm_pop_mm2s_sts_ns: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_33_out,
      I1 => sig_sm_state(2),
      I2 => sig_sm_state(0),
      I3 => sig_sm_state(1),
      O => \sig_sm_pop_mm2s_sts_ns__0\
    );
sig_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_pop_mm2s_sts_ns__0\,
      Q => \^cntl2mm2s_sts_tready\,
      R => SR(0)
    );
sig_sm_pop_s2mm_sts_ns: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_sm_state(0),
      I1 => sig_sm_state(1),
      I2 => p_15_out,
      I3 => sig_sm_state(2),
      O => \sig_sm_pop_s2mm_sts_ns__0\
    );
sig_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_pop_s2mm_sts_ns__0\,
      Q => \^cntl2s2mm_sts_tready\,
      R => SR(0)
    );
sig_sm_set_err_ns: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_sm_state(1),
      I1 => sig_sm_state(0),
      I2 => sig_sm_state(2),
      O => \sig_sm_set_err_ns__0\
    );
sig_sm_set_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_set_err_ns__0\,
      Q => sig_sm_set_err,
      R => SR(0)
    );
sig_sm_set_idle_ns: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_sm_state(0),
      I1 => sig_sm_state(2),
      I2 => sig_sm_state(1),
      O => \sig_sm_set_idle_ns__0\
    );
sig_sm_set_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_set_idle_ns__0\,
      Q => \^cdma_tvect_out\(0),
      S => SR(0)
    );
sig_sm_set_ioc_ns: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_sm_state(0),
      I1 => sig_sm_state(2),
      I2 => sig_sm_state(1),
      O => \sig_sm_set_ioc_ns__0\
    );
sig_sm_set_ioc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_sm_set_ioc_ns__0\,
      Q => \^cdma_tvect_out\(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_init_reg2 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_sm_ld_cmd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal \sig_calc_error_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_7__0_n_0\ : STD_LOGIC;
begin
  Q(56 downto 0) <= \^q\(56 downto 0);
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(10),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(11),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(12),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(13),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(14),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(15),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(16),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(17),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(18),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(19),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(20),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(21),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(22),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(23),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => '1',
      Q => \^q\(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(24),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(25),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(26),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(27),
      Q => \^q\(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(28),
      Q => \^q\(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(29),
      Q => \^q\(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(30),
      Q => \^q\(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(31),
      Q => \^q\(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(32),
      Q => \^q\(33),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(33),
      Q => \^q\(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(34),
      Q => \^q\(35),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(35),
      Q => \^q\(36),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(36),
      Q => \^q\(37),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(37),
      Q => \^q\(38),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(38),
      Q => \^q\(39),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(39),
      Q => \^q\(40),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(40),
      Q => \^q\(41),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(41),
      Q => \^q\(42),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(42),
      Q => \^q\(43),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(43),
      Q => \^q\(44),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(44),
      Q => \^q\(45),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(45),
      Q => \^q\(46),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(46),
      Q => \^q\(47),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(47),
      Q => \^q\(48),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(48),
      Q => \^q\(49),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(49),
      Q => \^q\(50),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(50),
      Q => \^q\(51),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(51),
      Q => \^q\(52),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(5),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(52),
      Q => \^q\(53),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(53),
      Q => \^q\(54),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(54),
      Q => \^q\(55),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(55),
      Q => \^q\(56),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(6),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(7),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(8),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_cmd_reg(0),
      D => D(9),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      Q => p_16_out,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_calc_error_reg_i_3__0_n_0\,
      I1 => \^q\(21),
      I2 => \^q\(20),
      I3 => \^q\(22),
      I4 => \sig_calc_error_reg_i_4__0_n_0\,
      I5 => \sig_calc_error_reg_i_5__0_n_0\,
      O => sig_btt_is_zero
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      I2 => \^q\(16),
      I3 => \^q\(17),
      O => \sig_calc_error_reg_i_3__0_n_0\
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \sig_calc_error_reg_i_6__0_n_0\,
      O => \sig_calc_error_reg_i_4__0_n_0\
    );
\sig_calc_error_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => \sig_calc_error_reg_i_7__0_n_0\,
      O => \sig_calc_error_reg_i_5__0_n_0\
    );
\sig_calc_error_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \sig_calc_error_reg_i_6__0_n_0\
    );
\sig_calc_error_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(9),
      O => \sig_calc_error_reg_i_7__0_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg,
      Q => sig_init_reg2,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_7 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_dma_go_reg : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_7 : entity is "axi_datamover_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal \^p_34_out\ : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_7_n_0 : STD_LOGIC;
begin
  Q(56 downto 0) <= \^q\(56 downto 0);
  p_34_out <= \^p_34_out\;
\FSM_sequential_sig_sm_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_34_out\,
      I1 => sig_dma_go_reg,
      I2 => p_16_out,
      O => sig_sm_state_ns1
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => '1',
      Q => \^q\(24),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(25),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(26),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(27),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(28),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(29),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(29),
      Q => \^q\(30),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(30),
      Q => \^q\(31),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(31),
      Q => \^q\(32),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(32),
      Q => \^q\(33),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(33),
      Q => \^q\(34),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(34),
      Q => \^q\(35),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(35),
      Q => \^q\(36),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(36),
      Q => \^q\(37),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(37),
      Q => \^q\(38),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(38),
      Q => \^q\(39),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(39),
      Q => \^q\(40),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(40),
      Q => \^q\(41),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(41),
      Q => \^q\(42),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(42),
      Q => \^q\(43),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(43),
      Q => \^q\(44),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(44),
      Q => \^q\(45),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(45),
      Q => \^q\(46),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(46),
      Q => \^q\(47),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(47),
      Q => \^q\(48),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(48),
      Q => \^q\(49),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(49),
      Q => \^q\(50),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(50),
      Q => \^q\(51),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(51),
      Q => \^q\(52),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(52),
      Q => \^q\(53),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(53),
      Q => \^q\(54),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(54),
      Q => \^q\(55),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(55),
      Q => \^q\(56),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      Q => \^p_34_out\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \^q\(21),
      I2 => \^q\(20),
      I3 => \^q\(22),
      I4 => sig_calc_error_reg_i_4_n_0,
      I5 => sig_calc_error_reg_i_5_n_0,
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      I2 => \^q\(16),
      I3 => \^q\(17),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => sig_calc_error_reg_i_6_n_0,
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => sig_calc_error_reg_i_7_n_0,
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(9),
      O => sig_calc_error_reg_i_7_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_15_out\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\ : label is "soft_lutpair198";
begin
  \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ <= \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\;
  p_14_out(2 downto 0) <= \^p_14_out\(2 downto 0);
  p_15_out <= \^p_15_out\;
  sig_init_done_0 <= \^sig_init_done_0\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      I1 => sig_wsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_wsc2stat_status(0),
      I1 => sig_wsc2stat_status_valid,
      I2 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      I3 => \^p_14_out\(0),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_wsc2stat_status(1),
      I1 => sig_wsc2stat_status_valid,
      I2 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      I3 => \^p_14_out\(1),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_wsc2stat_status(2),
      I1 => sig_wsc2stat_status_valid,
      I2 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      I3 => \^p_14_out\(2),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0\,
      Q => \^p_14_out\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\,
      Q => \^p_14_out\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\,
      Q => \^p_14_out\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^p_15_out\,
      I2 => cntl2s2mm_sts_tready,
      I3 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      I4 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \^p_15_out\,
      I4 => cntl2s2mm_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => \^p_15_out\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_6\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    p_33_out : out STD_LOGIC;
    sig_rd_sts_reg_empty_reg : out STD_LOGIC;
    sig_rd_sts_reg_empty_reg_0 : out STD_LOGIC;
    p_32_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_6\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_6\ is
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_33_out\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  signal \^sig_rd_sts_reg_empty_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair0";
begin
  p_32_out(2 downto 0) <= \^p_32_out\(2 downto 0);
  p_33_out <= \^p_33_out\;
  sig_init_done_0 <= \^sig_init_done_0\;
  sig_rd_sts_reg_empty_reg <= \^sig_rd_sts_reg_empty_reg\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(0),
      I1 => sig_rsc2stat_status_valid,
      I2 => \^sig_rd_sts_reg_empty_reg\,
      I3 => \^p_32_out\(0),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(1),
      I1 => sig_rsc2stat_status_valid,
      I2 => \^sig_rd_sts_reg_empty_reg\,
      I3 => \^p_32_out\(1),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(2),
      I1 => sig_rsc2stat_status_valid,
      I2 => \^sig_rd_sts_reg_empty_reg\,
      I3 => \^p_32_out\(2),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0\,
      Q => \^p_32_out\(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\,
      Q => \^p_32_out\(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\,
      Q => \^p_32_out\(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^p_33_out\,
      I2 => cntl2mm2s_sts_tready,
      I3 => \^sig_rd_sts_reg_empty_reg\,
      I4 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^sig_rd_sts_reg_empty_reg\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^sig_rd_sts_reg_empty_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => \^p_33_out\,
      I4 => cntl2mm2s_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \^p_33_out\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_rd_sts_reg_empty_reg\,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_rd_sts_reg_empty_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_data2rsc_calc_err : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  sig_rsc2stat_status(2 downto 0) <= \^sig_rsc2stat_status\(2 downto 0);
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status\(1),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rsc2stat_status\(0),
      I1 => sig_data2rsc_calc_err,
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rsc2stat_status\(0),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rsc2stat_status\(2),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(2),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    p_18_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
begin
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_addr_reg_empty_reg,
      Q => p_18_out,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_3 is
  port (
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    sig_s_h_halt_reg_reg_1 : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_halt_request_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_3 : entity is "axi_datamover_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_3 is
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal \^sig_s_h_halt_reg_reg_0\ : STD_LOGIC;
  signal \^sig_s_h_halt_reg_reg_1\ : STD_LOGIC;
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
  sig_s_h_halt_reg_reg_0 <= \^sig_s_h_halt_reg_reg_0\;
  sig_s_h_halt_reg_reg_1 <= \^sig_s_h_halt_reg_reg_1\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_s_h_halt_reg_reg_0\,
      R => '0'
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_reg_0,
      Q => p_36_out,
      R => \^sig_s_h_halt_reg_reg_1\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => sig_data2addr_stop_req,
      O => sig_halt_reg_reg
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_request_reg,
      Q => \^sig_rst2all_stop_request\,
      R => \^sig_s_h_halt_reg_reg_1\
    );
\sig_strb_reg_out[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_s_h_halt_reg_reg_0\,
      O => \^sig_s_h_halt_reg_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_data2skid_wvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_skid_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  signal \sig_data_reg_out[255]_i_1_n_0\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  \sig_dbeat_cntr_reg[0]\ <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => m_axi_rdata(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(100),
      I1 => m_axi_rdata(100),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(101),
      I1 => m_axi_rdata(101),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(102),
      I1 => m_axi_rdata(102),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(103),
      I1 => m_axi_rdata(103),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(104),
      I1 => m_axi_rdata(104),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(105),
      I1 => m_axi_rdata(105),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(106),
      I1 => m_axi_rdata(106),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(107),
      I1 => m_axi_rdata(107),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(108),
      I1 => m_axi_rdata(108),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(109),
      I1 => m_axi_rdata(109),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => m_axi_rdata(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(110),
      I1 => m_axi_rdata(110),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(111),
      I1 => m_axi_rdata(111),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(112),
      I1 => m_axi_rdata(112),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(113),
      I1 => m_axi_rdata(113),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(114),
      I1 => m_axi_rdata(114),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(115),
      I1 => m_axi_rdata(115),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(116),
      I1 => m_axi_rdata(116),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(117),
      I1 => m_axi_rdata(117),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(118),
      I1 => m_axi_rdata(118),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(119),
      I1 => m_axi_rdata(119),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => m_axi_rdata(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(120),
      I1 => m_axi_rdata(120),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(121),
      I1 => m_axi_rdata(121),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(122),
      I1 => m_axi_rdata(122),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(123),
      I1 => m_axi_rdata(123),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(124),
      I1 => m_axi_rdata(124),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(125),
      I1 => m_axi_rdata(125),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(126),
      I1 => m_axi_rdata(126),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(127),
      I1 => m_axi_rdata(127),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(128),
      I1 => m_axi_rdata(128),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(128)
    );
\sig_data_reg_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(129),
      I1 => m_axi_rdata(129),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(129)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => m_axi_rdata(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(130),
      I1 => m_axi_rdata(130),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(130)
    );
\sig_data_reg_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(131),
      I1 => m_axi_rdata(131),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(131)
    );
\sig_data_reg_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(132),
      I1 => m_axi_rdata(132),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(132)
    );
\sig_data_reg_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(133),
      I1 => m_axi_rdata(133),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(133)
    );
\sig_data_reg_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(134),
      I1 => m_axi_rdata(134),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(134)
    );
\sig_data_reg_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(135),
      I1 => m_axi_rdata(135),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(135)
    );
\sig_data_reg_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(136),
      I1 => m_axi_rdata(136),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(136)
    );
\sig_data_reg_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(137),
      I1 => m_axi_rdata(137),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(137)
    );
\sig_data_reg_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(138),
      I1 => m_axi_rdata(138),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(138)
    );
\sig_data_reg_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(139),
      I1 => m_axi_rdata(139),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(139)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => m_axi_rdata(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(140),
      I1 => m_axi_rdata(140),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(140)
    );
\sig_data_reg_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(141),
      I1 => m_axi_rdata(141),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(141)
    );
\sig_data_reg_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(142),
      I1 => m_axi_rdata(142),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(142)
    );
\sig_data_reg_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(143),
      I1 => m_axi_rdata(143),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(143)
    );
\sig_data_reg_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(144),
      I1 => m_axi_rdata(144),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(144)
    );
\sig_data_reg_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(145),
      I1 => m_axi_rdata(145),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(145)
    );
\sig_data_reg_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(146),
      I1 => m_axi_rdata(146),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(146)
    );
\sig_data_reg_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(147),
      I1 => m_axi_rdata(147),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(147)
    );
\sig_data_reg_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(148),
      I1 => m_axi_rdata(148),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(148)
    );
\sig_data_reg_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(149),
      I1 => m_axi_rdata(149),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(149)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => m_axi_rdata(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(150),
      I1 => m_axi_rdata(150),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(150)
    );
\sig_data_reg_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(151),
      I1 => m_axi_rdata(151),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(151)
    );
\sig_data_reg_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(152),
      I1 => m_axi_rdata(152),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(152)
    );
\sig_data_reg_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(153),
      I1 => m_axi_rdata(153),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(153)
    );
\sig_data_reg_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(154),
      I1 => m_axi_rdata(154),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(154)
    );
\sig_data_reg_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(155),
      I1 => m_axi_rdata(155),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(155)
    );
\sig_data_reg_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(156),
      I1 => m_axi_rdata(156),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(156)
    );
\sig_data_reg_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(157),
      I1 => m_axi_rdata(157),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(157)
    );
\sig_data_reg_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(158),
      I1 => m_axi_rdata(158),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(158)
    );
\sig_data_reg_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(159),
      I1 => m_axi_rdata(159),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(159)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => m_axi_rdata(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(160),
      I1 => m_axi_rdata(160),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(160)
    );
\sig_data_reg_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(161),
      I1 => m_axi_rdata(161),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(161)
    );
\sig_data_reg_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(162),
      I1 => m_axi_rdata(162),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(162)
    );
\sig_data_reg_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(163),
      I1 => m_axi_rdata(163),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(163)
    );
\sig_data_reg_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(164),
      I1 => m_axi_rdata(164),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(164)
    );
\sig_data_reg_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(165),
      I1 => m_axi_rdata(165),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(165)
    );
\sig_data_reg_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(166),
      I1 => m_axi_rdata(166),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(166)
    );
\sig_data_reg_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(167),
      I1 => m_axi_rdata(167),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(167)
    );
\sig_data_reg_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(168),
      I1 => m_axi_rdata(168),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(168)
    );
\sig_data_reg_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(169),
      I1 => m_axi_rdata(169),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(169)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => m_axi_rdata(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(170),
      I1 => m_axi_rdata(170),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(170)
    );
\sig_data_reg_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(171),
      I1 => m_axi_rdata(171),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(171)
    );
\sig_data_reg_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(172),
      I1 => m_axi_rdata(172),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(172)
    );
\sig_data_reg_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(173),
      I1 => m_axi_rdata(173),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(173)
    );
\sig_data_reg_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(174),
      I1 => m_axi_rdata(174),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(174)
    );
\sig_data_reg_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(175),
      I1 => m_axi_rdata(175),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(175)
    );
\sig_data_reg_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(176),
      I1 => m_axi_rdata(176),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(176)
    );
\sig_data_reg_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(177),
      I1 => m_axi_rdata(177),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(177)
    );
\sig_data_reg_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(178),
      I1 => m_axi_rdata(178),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(178)
    );
\sig_data_reg_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(179),
      I1 => m_axi_rdata(179),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(179)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => m_axi_rdata(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(180),
      I1 => m_axi_rdata(180),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(180)
    );
\sig_data_reg_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(181),
      I1 => m_axi_rdata(181),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(181)
    );
\sig_data_reg_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(182),
      I1 => m_axi_rdata(182),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(182)
    );
\sig_data_reg_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(183),
      I1 => m_axi_rdata(183),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(183)
    );
\sig_data_reg_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(184),
      I1 => m_axi_rdata(184),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(184)
    );
\sig_data_reg_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(185),
      I1 => m_axi_rdata(185),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(185)
    );
\sig_data_reg_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(186),
      I1 => m_axi_rdata(186),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(186)
    );
\sig_data_reg_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(187),
      I1 => m_axi_rdata(187),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(187)
    );
\sig_data_reg_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(188),
      I1 => m_axi_rdata(188),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(188)
    );
\sig_data_reg_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(189),
      I1 => m_axi_rdata(189),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(189)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => m_axi_rdata(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(190),
      I1 => m_axi_rdata(190),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(190)
    );
\sig_data_reg_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(191),
      I1 => m_axi_rdata(191),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(191)
    );
\sig_data_reg_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(192),
      I1 => m_axi_rdata(192),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(192)
    );
\sig_data_reg_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(193),
      I1 => m_axi_rdata(193),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(193)
    );
\sig_data_reg_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(194),
      I1 => m_axi_rdata(194),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(194)
    );
\sig_data_reg_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(195),
      I1 => m_axi_rdata(195),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(195)
    );
\sig_data_reg_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(196),
      I1 => m_axi_rdata(196),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(196)
    );
\sig_data_reg_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(197),
      I1 => m_axi_rdata(197),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(197)
    );
\sig_data_reg_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(198),
      I1 => m_axi_rdata(198),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(198)
    );
\sig_data_reg_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(199),
      I1 => m_axi_rdata(199),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(199)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => m_axi_rdata(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => m_axi_rdata(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(200),
      I1 => m_axi_rdata(200),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(200)
    );
\sig_data_reg_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(201),
      I1 => m_axi_rdata(201),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(201)
    );
\sig_data_reg_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(202),
      I1 => m_axi_rdata(202),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(202)
    );
\sig_data_reg_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(203),
      I1 => m_axi_rdata(203),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(203)
    );
\sig_data_reg_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(204),
      I1 => m_axi_rdata(204),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(204)
    );
\sig_data_reg_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(205),
      I1 => m_axi_rdata(205),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(205)
    );
\sig_data_reg_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(206),
      I1 => m_axi_rdata(206),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(206)
    );
\sig_data_reg_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(207),
      I1 => m_axi_rdata(207),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(207)
    );
\sig_data_reg_out[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(208),
      I1 => m_axi_rdata(208),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(208)
    );
\sig_data_reg_out[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(209),
      I1 => m_axi_rdata(209),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(209)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => m_axi_rdata(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(210),
      I1 => m_axi_rdata(210),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(210)
    );
\sig_data_reg_out[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(211),
      I1 => m_axi_rdata(211),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(211)
    );
\sig_data_reg_out[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(212),
      I1 => m_axi_rdata(212),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(212)
    );
\sig_data_reg_out[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(213),
      I1 => m_axi_rdata(213),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(213)
    );
\sig_data_reg_out[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(214),
      I1 => m_axi_rdata(214),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(214)
    );
\sig_data_reg_out[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(215),
      I1 => m_axi_rdata(215),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(215)
    );
\sig_data_reg_out[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(216),
      I1 => m_axi_rdata(216),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(216)
    );
\sig_data_reg_out[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(217),
      I1 => m_axi_rdata(217),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(217)
    );
\sig_data_reg_out[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(218),
      I1 => m_axi_rdata(218),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(218)
    );
\sig_data_reg_out[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(219),
      I1 => m_axi_rdata(219),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(219)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => m_axi_rdata(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(220),
      I1 => m_axi_rdata(220),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(220)
    );
\sig_data_reg_out[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(221),
      I1 => m_axi_rdata(221),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(221)
    );
\sig_data_reg_out[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(222),
      I1 => m_axi_rdata(222),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(222)
    );
\sig_data_reg_out[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(223),
      I1 => m_axi_rdata(223),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(223)
    );
\sig_data_reg_out[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(224),
      I1 => m_axi_rdata(224),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(224)
    );
\sig_data_reg_out[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(225),
      I1 => m_axi_rdata(225),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(225)
    );
\sig_data_reg_out[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(226),
      I1 => m_axi_rdata(226),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(226)
    );
\sig_data_reg_out[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(227),
      I1 => m_axi_rdata(227),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(227)
    );
\sig_data_reg_out[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(228),
      I1 => m_axi_rdata(228),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(228)
    );
\sig_data_reg_out[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(229),
      I1 => m_axi_rdata(229),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(229)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => m_axi_rdata(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(230),
      I1 => m_axi_rdata(230),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(230)
    );
\sig_data_reg_out[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(231),
      I1 => m_axi_rdata(231),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(231)
    );
\sig_data_reg_out[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(232),
      I1 => m_axi_rdata(232),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(232)
    );
\sig_data_reg_out[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(233),
      I1 => m_axi_rdata(233),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(233)
    );
\sig_data_reg_out[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(234),
      I1 => m_axi_rdata(234),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(234)
    );
\sig_data_reg_out[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(235),
      I1 => m_axi_rdata(235),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(235)
    );
\sig_data_reg_out[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(236),
      I1 => m_axi_rdata(236),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(236)
    );
\sig_data_reg_out[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(237),
      I1 => m_axi_rdata(237),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(237)
    );
\sig_data_reg_out[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(238),
      I1 => m_axi_rdata(238),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(238)
    );
\sig_data_reg_out[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(239),
      I1 => m_axi_rdata(239),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(239)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => m_axi_rdata(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(240),
      I1 => m_axi_rdata(240),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(240)
    );
\sig_data_reg_out[241]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(241),
      I1 => m_axi_rdata(241),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(241)
    );
\sig_data_reg_out[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(242),
      I1 => m_axi_rdata(242),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(242)
    );
\sig_data_reg_out[243]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(243),
      I1 => m_axi_rdata(243),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(243)
    );
\sig_data_reg_out[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(244),
      I1 => m_axi_rdata(244),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(244)
    );
\sig_data_reg_out[245]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(245),
      I1 => m_axi_rdata(245),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(245)
    );
\sig_data_reg_out[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(246),
      I1 => m_axi_rdata(246),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(246)
    );
\sig_data_reg_out[247]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(247),
      I1 => m_axi_rdata(247),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(247)
    );
\sig_data_reg_out[248]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(248),
      I1 => m_axi_rdata(248),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(248)
    );
\sig_data_reg_out[249]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(249),
      I1 => m_axi_rdata(249),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(249)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => m_axi_rdata(24),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[250]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(250),
      I1 => m_axi_rdata(250),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(250)
    );
\sig_data_reg_out[251]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(251),
      I1 => m_axi_rdata(251),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(251)
    );
\sig_data_reg_out[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(252),
      I1 => m_axi_rdata(252),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(252)
    );
\sig_data_reg_out[253]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(253),
      I1 => m_axi_rdata(253),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(253)
    );
\sig_data_reg_out[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(254),
      I1 => m_axi_rdata(254),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(254)
    );
\sig_data_reg_out[255]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => \sig_data_reg_out[255]_i_1_n_0\
    );
\sig_data_reg_out[255]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(255),
      I1 => m_axi_rdata(255),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(255)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => m_axi_rdata(25),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => m_axi_rdata(26),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => m_axi_rdata(27),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => m_axi_rdata(28),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => m_axi_rdata(29),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => m_axi_rdata(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => m_axi_rdata(30),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => m_axi_rdata(31),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(32),
      I1 => m_axi_rdata(32),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(33),
      I1 => m_axi_rdata(33),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(34),
      I1 => m_axi_rdata(34),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(35),
      I1 => m_axi_rdata(35),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(36),
      I1 => m_axi_rdata(36),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(37),
      I1 => m_axi_rdata(37),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(38),
      I1 => m_axi_rdata(38),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(39),
      I1 => m_axi_rdata(39),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => m_axi_rdata(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(40),
      I1 => m_axi_rdata(40),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(41),
      I1 => m_axi_rdata(41),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(42),
      I1 => m_axi_rdata(42),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(43),
      I1 => m_axi_rdata(43),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(44),
      I1 => m_axi_rdata(44),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(45),
      I1 => m_axi_rdata(45),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(46),
      I1 => m_axi_rdata(46),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(47),
      I1 => m_axi_rdata(47),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(48),
      I1 => m_axi_rdata(48),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(49),
      I1 => m_axi_rdata(49),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => m_axi_rdata(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(50),
      I1 => m_axi_rdata(50),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(51),
      I1 => m_axi_rdata(51),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(52),
      I1 => m_axi_rdata(52),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(53),
      I1 => m_axi_rdata(53),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(54),
      I1 => m_axi_rdata(54),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(55),
      I1 => m_axi_rdata(55),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(56),
      I1 => m_axi_rdata(56),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(57),
      I1 => m_axi_rdata(57),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(58),
      I1 => m_axi_rdata(58),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(59),
      I1 => m_axi_rdata(59),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => m_axi_rdata(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(60),
      I1 => m_axi_rdata(60),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(61),
      I1 => m_axi_rdata(61),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(62),
      I1 => m_axi_rdata(62),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(63),
      I1 => m_axi_rdata(63),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(64),
      I1 => m_axi_rdata(64),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(65),
      I1 => m_axi_rdata(65),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(66),
      I1 => m_axi_rdata(66),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(67),
      I1 => m_axi_rdata(67),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(68),
      I1 => m_axi_rdata(68),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(69),
      I1 => m_axi_rdata(69),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => m_axi_rdata(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(70),
      I1 => m_axi_rdata(70),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(71),
      I1 => m_axi_rdata(71),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(72),
      I1 => m_axi_rdata(72),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(73),
      I1 => m_axi_rdata(73),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(74),
      I1 => m_axi_rdata(74),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(75),
      I1 => m_axi_rdata(75),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(76),
      I1 => m_axi_rdata(76),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(77),
      I1 => m_axi_rdata(77),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(78),
      I1 => m_axi_rdata(78),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(79),
      I1 => m_axi_rdata(79),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => m_axi_rdata(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(80),
      I1 => m_axi_rdata(80),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(81),
      I1 => m_axi_rdata(81),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(82),
      I1 => m_axi_rdata(82),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(83),
      I1 => m_axi_rdata(83),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(84),
      I1 => m_axi_rdata(84),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(85),
      I1 => m_axi_rdata(85),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(86),
      I1 => m_axi_rdata(86),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(87),
      I1 => m_axi_rdata(87),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(88),
      I1 => m_axi_rdata(88),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(89),
      I1 => m_axi_rdata(89),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => m_axi_rdata(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(90),
      I1 => m_axi_rdata(90),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(91),
      I1 => m_axi_rdata(91),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(92),
      I1 => m_axi_rdata(92),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(93),
      I1 => m_axi_rdata(93),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(94),
      I1 => m_axi_rdata(94),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(95),
      I1 => m_axi_rdata(95),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(96),
      I1 => m_axi_rdata(96),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(97),
      I1 => m_axi_rdata(97),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(98),
      I1 => m_axi_rdata(98),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(99),
      I1 => m_axi_rdata(99),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => m_axi_rdata(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(100),
      Q => m_axi_wdata(100),
      R => '0'
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(101),
      Q => m_axi_wdata(101),
      R => '0'
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(102),
      Q => m_axi_wdata(102),
      R => '0'
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(103),
      Q => m_axi_wdata(103),
      R => '0'
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(104),
      Q => m_axi_wdata(104),
      R => '0'
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(105),
      Q => m_axi_wdata(105),
      R => '0'
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(106),
      Q => m_axi_wdata(106),
      R => '0'
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(107),
      Q => m_axi_wdata(107),
      R => '0'
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(108),
      Q => m_axi_wdata(108),
      R => '0'
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(109),
      Q => m_axi_wdata(109),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(110),
      Q => m_axi_wdata(110),
      R => '0'
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(111),
      Q => m_axi_wdata(111),
      R => '0'
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(112),
      Q => m_axi_wdata(112),
      R => '0'
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(113),
      Q => m_axi_wdata(113),
      R => '0'
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(114),
      Q => m_axi_wdata(114),
      R => '0'
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(115),
      Q => m_axi_wdata(115),
      R => '0'
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(116),
      Q => m_axi_wdata(116),
      R => '0'
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(117),
      Q => m_axi_wdata(117),
      R => '0'
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(118),
      Q => m_axi_wdata(118),
      R => '0'
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(119),
      Q => m_axi_wdata(119),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(120),
      Q => m_axi_wdata(120),
      R => '0'
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(121),
      Q => m_axi_wdata(121),
      R => '0'
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(122),
      Q => m_axi_wdata(122),
      R => '0'
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(123),
      Q => m_axi_wdata(123),
      R => '0'
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(124),
      Q => m_axi_wdata(124),
      R => '0'
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(125),
      Q => m_axi_wdata(125),
      R => '0'
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(126),
      Q => m_axi_wdata(126),
      R => '0'
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(127),
      Q => m_axi_wdata(127),
      R => '0'
    );
\sig_data_reg_out_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(128),
      Q => m_axi_wdata(128),
      R => '0'
    );
\sig_data_reg_out_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(129),
      Q => m_axi_wdata(129),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(130),
      Q => m_axi_wdata(130),
      R => '0'
    );
\sig_data_reg_out_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(131),
      Q => m_axi_wdata(131),
      R => '0'
    );
\sig_data_reg_out_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(132),
      Q => m_axi_wdata(132),
      R => '0'
    );
\sig_data_reg_out_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(133),
      Q => m_axi_wdata(133),
      R => '0'
    );
\sig_data_reg_out_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(134),
      Q => m_axi_wdata(134),
      R => '0'
    );
\sig_data_reg_out_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(135),
      Q => m_axi_wdata(135),
      R => '0'
    );
\sig_data_reg_out_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(136),
      Q => m_axi_wdata(136),
      R => '0'
    );
\sig_data_reg_out_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(137),
      Q => m_axi_wdata(137),
      R => '0'
    );
\sig_data_reg_out_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(138),
      Q => m_axi_wdata(138),
      R => '0'
    );
\sig_data_reg_out_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(139),
      Q => m_axi_wdata(139),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(140),
      Q => m_axi_wdata(140),
      R => '0'
    );
\sig_data_reg_out_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(141),
      Q => m_axi_wdata(141),
      R => '0'
    );
\sig_data_reg_out_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(142),
      Q => m_axi_wdata(142),
      R => '0'
    );
\sig_data_reg_out_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(143),
      Q => m_axi_wdata(143),
      R => '0'
    );
\sig_data_reg_out_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(144),
      Q => m_axi_wdata(144),
      R => '0'
    );
\sig_data_reg_out_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(145),
      Q => m_axi_wdata(145),
      R => '0'
    );
\sig_data_reg_out_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(146),
      Q => m_axi_wdata(146),
      R => '0'
    );
\sig_data_reg_out_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(147),
      Q => m_axi_wdata(147),
      R => '0'
    );
\sig_data_reg_out_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(148),
      Q => m_axi_wdata(148),
      R => '0'
    );
\sig_data_reg_out_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(149),
      Q => m_axi_wdata(149),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(150),
      Q => m_axi_wdata(150),
      R => '0'
    );
\sig_data_reg_out_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(151),
      Q => m_axi_wdata(151),
      R => '0'
    );
\sig_data_reg_out_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(152),
      Q => m_axi_wdata(152),
      R => '0'
    );
\sig_data_reg_out_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(153),
      Q => m_axi_wdata(153),
      R => '0'
    );
\sig_data_reg_out_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(154),
      Q => m_axi_wdata(154),
      R => '0'
    );
\sig_data_reg_out_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(155),
      Q => m_axi_wdata(155),
      R => '0'
    );
\sig_data_reg_out_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(156),
      Q => m_axi_wdata(156),
      R => '0'
    );
\sig_data_reg_out_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(157),
      Q => m_axi_wdata(157),
      R => '0'
    );
\sig_data_reg_out_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(158),
      Q => m_axi_wdata(158),
      R => '0'
    );
\sig_data_reg_out_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(159),
      Q => m_axi_wdata(159),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(160),
      Q => m_axi_wdata(160),
      R => '0'
    );
\sig_data_reg_out_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(161),
      Q => m_axi_wdata(161),
      R => '0'
    );
\sig_data_reg_out_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(162),
      Q => m_axi_wdata(162),
      R => '0'
    );
\sig_data_reg_out_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(163),
      Q => m_axi_wdata(163),
      R => '0'
    );
\sig_data_reg_out_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(164),
      Q => m_axi_wdata(164),
      R => '0'
    );
\sig_data_reg_out_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(165),
      Q => m_axi_wdata(165),
      R => '0'
    );
\sig_data_reg_out_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(166),
      Q => m_axi_wdata(166),
      R => '0'
    );
\sig_data_reg_out_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(167),
      Q => m_axi_wdata(167),
      R => '0'
    );
\sig_data_reg_out_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(168),
      Q => m_axi_wdata(168),
      R => '0'
    );
\sig_data_reg_out_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(169),
      Q => m_axi_wdata(169),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(170),
      Q => m_axi_wdata(170),
      R => '0'
    );
\sig_data_reg_out_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(171),
      Q => m_axi_wdata(171),
      R => '0'
    );
\sig_data_reg_out_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(172),
      Q => m_axi_wdata(172),
      R => '0'
    );
\sig_data_reg_out_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(173),
      Q => m_axi_wdata(173),
      R => '0'
    );
\sig_data_reg_out_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(174),
      Q => m_axi_wdata(174),
      R => '0'
    );
\sig_data_reg_out_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(175),
      Q => m_axi_wdata(175),
      R => '0'
    );
\sig_data_reg_out_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(176),
      Q => m_axi_wdata(176),
      R => '0'
    );
\sig_data_reg_out_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(177),
      Q => m_axi_wdata(177),
      R => '0'
    );
\sig_data_reg_out_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(178),
      Q => m_axi_wdata(178),
      R => '0'
    );
\sig_data_reg_out_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(179),
      Q => m_axi_wdata(179),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(180),
      Q => m_axi_wdata(180),
      R => '0'
    );
\sig_data_reg_out_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(181),
      Q => m_axi_wdata(181),
      R => '0'
    );
\sig_data_reg_out_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(182),
      Q => m_axi_wdata(182),
      R => '0'
    );
\sig_data_reg_out_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(183),
      Q => m_axi_wdata(183),
      R => '0'
    );
\sig_data_reg_out_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(184),
      Q => m_axi_wdata(184),
      R => '0'
    );
\sig_data_reg_out_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(185),
      Q => m_axi_wdata(185),
      R => '0'
    );
\sig_data_reg_out_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(186),
      Q => m_axi_wdata(186),
      R => '0'
    );
\sig_data_reg_out_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(187),
      Q => m_axi_wdata(187),
      R => '0'
    );
\sig_data_reg_out_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(188),
      Q => m_axi_wdata(188),
      R => '0'
    );
\sig_data_reg_out_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(189),
      Q => m_axi_wdata(189),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(190),
      Q => m_axi_wdata(190),
      R => '0'
    );
\sig_data_reg_out_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(191),
      Q => m_axi_wdata(191),
      R => '0'
    );
\sig_data_reg_out_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(192),
      Q => m_axi_wdata(192),
      R => '0'
    );
\sig_data_reg_out_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(193),
      Q => m_axi_wdata(193),
      R => '0'
    );
\sig_data_reg_out_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(194),
      Q => m_axi_wdata(194),
      R => '0'
    );
\sig_data_reg_out_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(195),
      Q => m_axi_wdata(195),
      R => '0'
    );
\sig_data_reg_out_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(196),
      Q => m_axi_wdata(196),
      R => '0'
    );
\sig_data_reg_out_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(197),
      Q => m_axi_wdata(197),
      R => '0'
    );
\sig_data_reg_out_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(198),
      Q => m_axi_wdata(198),
      R => '0'
    );
\sig_data_reg_out_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(199),
      Q => m_axi_wdata(199),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(200),
      Q => m_axi_wdata(200),
      R => '0'
    );
\sig_data_reg_out_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(201),
      Q => m_axi_wdata(201),
      R => '0'
    );
\sig_data_reg_out_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(202),
      Q => m_axi_wdata(202),
      R => '0'
    );
\sig_data_reg_out_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(203),
      Q => m_axi_wdata(203),
      R => '0'
    );
\sig_data_reg_out_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(204),
      Q => m_axi_wdata(204),
      R => '0'
    );
\sig_data_reg_out_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(205),
      Q => m_axi_wdata(205),
      R => '0'
    );
\sig_data_reg_out_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(206),
      Q => m_axi_wdata(206),
      R => '0'
    );
\sig_data_reg_out_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(207),
      Q => m_axi_wdata(207),
      R => '0'
    );
\sig_data_reg_out_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(208),
      Q => m_axi_wdata(208),
      R => '0'
    );
\sig_data_reg_out_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(209),
      Q => m_axi_wdata(209),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(210),
      Q => m_axi_wdata(210),
      R => '0'
    );
\sig_data_reg_out_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(211),
      Q => m_axi_wdata(211),
      R => '0'
    );
\sig_data_reg_out_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(212),
      Q => m_axi_wdata(212),
      R => '0'
    );
\sig_data_reg_out_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(213),
      Q => m_axi_wdata(213),
      R => '0'
    );
\sig_data_reg_out_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(214),
      Q => m_axi_wdata(214),
      R => '0'
    );
\sig_data_reg_out_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(215),
      Q => m_axi_wdata(215),
      R => '0'
    );
\sig_data_reg_out_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(216),
      Q => m_axi_wdata(216),
      R => '0'
    );
\sig_data_reg_out_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(217),
      Q => m_axi_wdata(217),
      R => '0'
    );
\sig_data_reg_out_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(218),
      Q => m_axi_wdata(218),
      R => '0'
    );
\sig_data_reg_out_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(219),
      Q => m_axi_wdata(219),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(220),
      Q => m_axi_wdata(220),
      R => '0'
    );
\sig_data_reg_out_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(221),
      Q => m_axi_wdata(221),
      R => '0'
    );
\sig_data_reg_out_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(222),
      Q => m_axi_wdata(222),
      R => '0'
    );
\sig_data_reg_out_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(223),
      Q => m_axi_wdata(223),
      R => '0'
    );
\sig_data_reg_out_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(224),
      Q => m_axi_wdata(224),
      R => '0'
    );
\sig_data_reg_out_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(225),
      Q => m_axi_wdata(225),
      R => '0'
    );
\sig_data_reg_out_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(226),
      Q => m_axi_wdata(226),
      R => '0'
    );
\sig_data_reg_out_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(227),
      Q => m_axi_wdata(227),
      R => '0'
    );
\sig_data_reg_out_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(228),
      Q => m_axi_wdata(228),
      R => '0'
    );
\sig_data_reg_out_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(229),
      Q => m_axi_wdata(229),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(230),
      Q => m_axi_wdata(230),
      R => '0'
    );
\sig_data_reg_out_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(231),
      Q => m_axi_wdata(231),
      R => '0'
    );
\sig_data_reg_out_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(232),
      Q => m_axi_wdata(232),
      R => '0'
    );
\sig_data_reg_out_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(233),
      Q => m_axi_wdata(233),
      R => '0'
    );
\sig_data_reg_out_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(234),
      Q => m_axi_wdata(234),
      R => '0'
    );
\sig_data_reg_out_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(235),
      Q => m_axi_wdata(235),
      R => '0'
    );
\sig_data_reg_out_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(236),
      Q => m_axi_wdata(236),
      R => '0'
    );
\sig_data_reg_out_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(237),
      Q => m_axi_wdata(237),
      R => '0'
    );
\sig_data_reg_out_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(238),
      Q => m_axi_wdata(238),
      R => '0'
    );
\sig_data_reg_out_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(239),
      Q => m_axi_wdata(239),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(240),
      Q => m_axi_wdata(240),
      R => '0'
    );
\sig_data_reg_out_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(241),
      Q => m_axi_wdata(241),
      R => '0'
    );
\sig_data_reg_out_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(242),
      Q => m_axi_wdata(242),
      R => '0'
    );
\sig_data_reg_out_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(243),
      Q => m_axi_wdata(243),
      R => '0'
    );
\sig_data_reg_out_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(244),
      Q => m_axi_wdata(244),
      R => '0'
    );
\sig_data_reg_out_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(245),
      Q => m_axi_wdata(245),
      R => '0'
    );
\sig_data_reg_out_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(246),
      Q => m_axi_wdata(246),
      R => '0'
    );
\sig_data_reg_out_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(247),
      Q => m_axi_wdata(247),
      R => '0'
    );
\sig_data_reg_out_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(248),
      Q => m_axi_wdata(248),
      R => '0'
    );
\sig_data_reg_out_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(249),
      Q => m_axi_wdata(249),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(250),
      Q => m_axi_wdata(250),
      R => '0'
    );
\sig_data_reg_out_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(251),
      Q => m_axi_wdata(251),
      R => '0'
    );
\sig_data_reg_out_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(252),
      Q => m_axi_wdata(252),
      R => '0'
    );
\sig_data_reg_out_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(253),
      Q => m_axi_wdata(253),
      R => '0'
    );
\sig_data_reg_out_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(254),
      Q => m_axi_wdata(254),
      R => '0'
    );
\sig_data_reg_out_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(255),
      Q => m_axi_wdata(255),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(64),
      Q => m_axi_wdata(64),
      R => '0'
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(65),
      Q => m_axi_wdata(65),
      R => '0'
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(66),
      Q => m_axi_wdata(66),
      R => '0'
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(67),
      Q => m_axi_wdata(67),
      R => '0'
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(68),
      Q => m_axi_wdata(68),
      R => '0'
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(69),
      Q => m_axi_wdata(69),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(70),
      Q => m_axi_wdata(70),
      R => '0'
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(71),
      Q => m_axi_wdata(71),
      R => '0'
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(72),
      Q => m_axi_wdata(72),
      R => '0'
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(73),
      Q => m_axi_wdata(73),
      R => '0'
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(74),
      Q => m_axi_wdata(74),
      R => '0'
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(75),
      Q => m_axi_wdata(75),
      R => '0'
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(76),
      Q => m_axi_wdata(76),
      R => '0'
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(77),
      Q => m_axi_wdata(77),
      R => '0'
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(78),
      Q => m_axi_wdata(78),
      R => '0'
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(79),
      Q => m_axi_wdata(79),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(80),
      Q => m_axi_wdata(80),
      R => '0'
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(81),
      Q => m_axi_wdata(81),
      R => '0'
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(82),
      Q => m_axi_wdata(82),
      R => '0'
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(83),
      Q => m_axi_wdata(83),
      R => '0'
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(84),
      Q => m_axi_wdata(84),
      R => '0'
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(85),
      Q => m_axi_wdata(85),
      R => '0'
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(86),
      Q => m_axi_wdata(86),
      R => '0'
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(87),
      Q => m_axi_wdata(87),
      R => '0'
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(88),
      Q => m_axi_wdata(88),
      R => '0'
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(89),
      Q => m_axi_wdata(89),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(90),
      Q => m_axi_wdata(90),
      R => '0'
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(91),
      Q => m_axi_wdata(91),
      R => '0'
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(92),
      Q => m_axi_wdata(92),
      R => '0'
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(93),
      Q => m_axi_wdata(93),
      R => '0'
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(94),
      Q => m_axi_wdata(94),
      R => '0'
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(95),
      Q => m_axi_wdata(95),
      R => '0'
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(96),
      Q => m_axi_wdata(96),
      R => '0'
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(97),
      Q => m_axi_wdata(97),
      R => '0'
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(98),
      Q => m_axi_wdata(98),
      R => '0'
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(99),
      Q => m_axi_wdata(99),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(100),
      Q => sig_data_skid_reg(100),
      R => '0'
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(101),
      Q => sig_data_skid_reg(101),
      R => '0'
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(102),
      Q => sig_data_skid_reg(102),
      R => '0'
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(103),
      Q => sig_data_skid_reg(103),
      R => '0'
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(104),
      Q => sig_data_skid_reg(104),
      R => '0'
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(105),
      Q => sig_data_skid_reg(105),
      R => '0'
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(106),
      Q => sig_data_skid_reg(106),
      R => '0'
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(107),
      Q => sig_data_skid_reg(107),
      R => '0'
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(108),
      Q => sig_data_skid_reg(108),
      R => '0'
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(109),
      Q => sig_data_skid_reg(109),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(110),
      Q => sig_data_skid_reg(110),
      R => '0'
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(111),
      Q => sig_data_skid_reg(111),
      R => '0'
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(112),
      Q => sig_data_skid_reg(112),
      R => '0'
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(113),
      Q => sig_data_skid_reg(113),
      R => '0'
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(114),
      Q => sig_data_skid_reg(114),
      R => '0'
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(115),
      Q => sig_data_skid_reg(115),
      R => '0'
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(116),
      Q => sig_data_skid_reg(116),
      R => '0'
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(117),
      Q => sig_data_skid_reg(117),
      R => '0'
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(118),
      Q => sig_data_skid_reg(118),
      R => '0'
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(119),
      Q => sig_data_skid_reg(119),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(120),
      Q => sig_data_skid_reg(120),
      R => '0'
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(121),
      Q => sig_data_skid_reg(121),
      R => '0'
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(122),
      Q => sig_data_skid_reg(122),
      R => '0'
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(123),
      Q => sig_data_skid_reg(123),
      R => '0'
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(124),
      Q => sig_data_skid_reg(124),
      R => '0'
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(125),
      Q => sig_data_skid_reg(125),
      R => '0'
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(126),
      Q => sig_data_skid_reg(126),
      R => '0'
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(127),
      Q => sig_data_skid_reg(127),
      R => '0'
    );
\sig_data_skid_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(128),
      Q => sig_data_skid_reg(128),
      R => '0'
    );
\sig_data_skid_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(129),
      Q => sig_data_skid_reg(129),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(130),
      Q => sig_data_skid_reg(130),
      R => '0'
    );
\sig_data_skid_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(131),
      Q => sig_data_skid_reg(131),
      R => '0'
    );
\sig_data_skid_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(132),
      Q => sig_data_skid_reg(132),
      R => '0'
    );
\sig_data_skid_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(133),
      Q => sig_data_skid_reg(133),
      R => '0'
    );
\sig_data_skid_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(134),
      Q => sig_data_skid_reg(134),
      R => '0'
    );
\sig_data_skid_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(135),
      Q => sig_data_skid_reg(135),
      R => '0'
    );
\sig_data_skid_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(136),
      Q => sig_data_skid_reg(136),
      R => '0'
    );
\sig_data_skid_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(137),
      Q => sig_data_skid_reg(137),
      R => '0'
    );
\sig_data_skid_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(138),
      Q => sig_data_skid_reg(138),
      R => '0'
    );
\sig_data_skid_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(139),
      Q => sig_data_skid_reg(139),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(140),
      Q => sig_data_skid_reg(140),
      R => '0'
    );
\sig_data_skid_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(141),
      Q => sig_data_skid_reg(141),
      R => '0'
    );
\sig_data_skid_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(142),
      Q => sig_data_skid_reg(142),
      R => '0'
    );
\sig_data_skid_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(143),
      Q => sig_data_skid_reg(143),
      R => '0'
    );
\sig_data_skid_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(144),
      Q => sig_data_skid_reg(144),
      R => '0'
    );
\sig_data_skid_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(145),
      Q => sig_data_skid_reg(145),
      R => '0'
    );
\sig_data_skid_reg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(146),
      Q => sig_data_skid_reg(146),
      R => '0'
    );
\sig_data_skid_reg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(147),
      Q => sig_data_skid_reg(147),
      R => '0'
    );
\sig_data_skid_reg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(148),
      Q => sig_data_skid_reg(148),
      R => '0'
    );
\sig_data_skid_reg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(149),
      Q => sig_data_skid_reg(149),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(150),
      Q => sig_data_skid_reg(150),
      R => '0'
    );
\sig_data_skid_reg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(151),
      Q => sig_data_skid_reg(151),
      R => '0'
    );
\sig_data_skid_reg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(152),
      Q => sig_data_skid_reg(152),
      R => '0'
    );
\sig_data_skid_reg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(153),
      Q => sig_data_skid_reg(153),
      R => '0'
    );
\sig_data_skid_reg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(154),
      Q => sig_data_skid_reg(154),
      R => '0'
    );
\sig_data_skid_reg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(155),
      Q => sig_data_skid_reg(155),
      R => '0'
    );
\sig_data_skid_reg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(156),
      Q => sig_data_skid_reg(156),
      R => '0'
    );
\sig_data_skid_reg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(157),
      Q => sig_data_skid_reg(157),
      R => '0'
    );
\sig_data_skid_reg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(158),
      Q => sig_data_skid_reg(158),
      R => '0'
    );
\sig_data_skid_reg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(159),
      Q => sig_data_skid_reg(159),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(160),
      Q => sig_data_skid_reg(160),
      R => '0'
    );
\sig_data_skid_reg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(161),
      Q => sig_data_skid_reg(161),
      R => '0'
    );
\sig_data_skid_reg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(162),
      Q => sig_data_skid_reg(162),
      R => '0'
    );
\sig_data_skid_reg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(163),
      Q => sig_data_skid_reg(163),
      R => '0'
    );
\sig_data_skid_reg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(164),
      Q => sig_data_skid_reg(164),
      R => '0'
    );
\sig_data_skid_reg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(165),
      Q => sig_data_skid_reg(165),
      R => '0'
    );
\sig_data_skid_reg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(166),
      Q => sig_data_skid_reg(166),
      R => '0'
    );
\sig_data_skid_reg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(167),
      Q => sig_data_skid_reg(167),
      R => '0'
    );
\sig_data_skid_reg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(168),
      Q => sig_data_skid_reg(168),
      R => '0'
    );
\sig_data_skid_reg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(169),
      Q => sig_data_skid_reg(169),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(170),
      Q => sig_data_skid_reg(170),
      R => '0'
    );
\sig_data_skid_reg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(171),
      Q => sig_data_skid_reg(171),
      R => '0'
    );
\sig_data_skid_reg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(172),
      Q => sig_data_skid_reg(172),
      R => '0'
    );
\sig_data_skid_reg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(173),
      Q => sig_data_skid_reg(173),
      R => '0'
    );
\sig_data_skid_reg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(174),
      Q => sig_data_skid_reg(174),
      R => '0'
    );
\sig_data_skid_reg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(175),
      Q => sig_data_skid_reg(175),
      R => '0'
    );
\sig_data_skid_reg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(176),
      Q => sig_data_skid_reg(176),
      R => '0'
    );
\sig_data_skid_reg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(177),
      Q => sig_data_skid_reg(177),
      R => '0'
    );
\sig_data_skid_reg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(178),
      Q => sig_data_skid_reg(178),
      R => '0'
    );
\sig_data_skid_reg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(179),
      Q => sig_data_skid_reg(179),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(180),
      Q => sig_data_skid_reg(180),
      R => '0'
    );
\sig_data_skid_reg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(181),
      Q => sig_data_skid_reg(181),
      R => '0'
    );
\sig_data_skid_reg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(182),
      Q => sig_data_skid_reg(182),
      R => '0'
    );
\sig_data_skid_reg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(183),
      Q => sig_data_skid_reg(183),
      R => '0'
    );
\sig_data_skid_reg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(184),
      Q => sig_data_skid_reg(184),
      R => '0'
    );
\sig_data_skid_reg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(185),
      Q => sig_data_skid_reg(185),
      R => '0'
    );
\sig_data_skid_reg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(186),
      Q => sig_data_skid_reg(186),
      R => '0'
    );
\sig_data_skid_reg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(187),
      Q => sig_data_skid_reg(187),
      R => '0'
    );
\sig_data_skid_reg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(188),
      Q => sig_data_skid_reg(188),
      R => '0'
    );
\sig_data_skid_reg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(189),
      Q => sig_data_skid_reg(189),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(190),
      Q => sig_data_skid_reg(190),
      R => '0'
    );
\sig_data_skid_reg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(191),
      Q => sig_data_skid_reg(191),
      R => '0'
    );
\sig_data_skid_reg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(192),
      Q => sig_data_skid_reg(192),
      R => '0'
    );
\sig_data_skid_reg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(193),
      Q => sig_data_skid_reg(193),
      R => '0'
    );
\sig_data_skid_reg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(194),
      Q => sig_data_skid_reg(194),
      R => '0'
    );
\sig_data_skid_reg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(195),
      Q => sig_data_skid_reg(195),
      R => '0'
    );
\sig_data_skid_reg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(196),
      Q => sig_data_skid_reg(196),
      R => '0'
    );
\sig_data_skid_reg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(197),
      Q => sig_data_skid_reg(197),
      R => '0'
    );
\sig_data_skid_reg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(198),
      Q => sig_data_skid_reg(198),
      R => '0'
    );
\sig_data_skid_reg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(199),
      Q => sig_data_skid_reg(199),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(200),
      Q => sig_data_skid_reg(200),
      R => '0'
    );
\sig_data_skid_reg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(201),
      Q => sig_data_skid_reg(201),
      R => '0'
    );
\sig_data_skid_reg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(202),
      Q => sig_data_skid_reg(202),
      R => '0'
    );
\sig_data_skid_reg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(203),
      Q => sig_data_skid_reg(203),
      R => '0'
    );
\sig_data_skid_reg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(204),
      Q => sig_data_skid_reg(204),
      R => '0'
    );
\sig_data_skid_reg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(205),
      Q => sig_data_skid_reg(205),
      R => '0'
    );
\sig_data_skid_reg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(206),
      Q => sig_data_skid_reg(206),
      R => '0'
    );
\sig_data_skid_reg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(207),
      Q => sig_data_skid_reg(207),
      R => '0'
    );
\sig_data_skid_reg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(208),
      Q => sig_data_skid_reg(208),
      R => '0'
    );
\sig_data_skid_reg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(209),
      Q => sig_data_skid_reg(209),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(210),
      Q => sig_data_skid_reg(210),
      R => '0'
    );
\sig_data_skid_reg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(211),
      Q => sig_data_skid_reg(211),
      R => '0'
    );
\sig_data_skid_reg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(212),
      Q => sig_data_skid_reg(212),
      R => '0'
    );
\sig_data_skid_reg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(213),
      Q => sig_data_skid_reg(213),
      R => '0'
    );
\sig_data_skid_reg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(214),
      Q => sig_data_skid_reg(214),
      R => '0'
    );
\sig_data_skid_reg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(215),
      Q => sig_data_skid_reg(215),
      R => '0'
    );
\sig_data_skid_reg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(216),
      Q => sig_data_skid_reg(216),
      R => '0'
    );
\sig_data_skid_reg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(217),
      Q => sig_data_skid_reg(217),
      R => '0'
    );
\sig_data_skid_reg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(218),
      Q => sig_data_skid_reg(218),
      R => '0'
    );
\sig_data_skid_reg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(219),
      Q => sig_data_skid_reg(219),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(220),
      Q => sig_data_skid_reg(220),
      R => '0'
    );
\sig_data_skid_reg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(221),
      Q => sig_data_skid_reg(221),
      R => '0'
    );
\sig_data_skid_reg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(222),
      Q => sig_data_skid_reg(222),
      R => '0'
    );
\sig_data_skid_reg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(223),
      Q => sig_data_skid_reg(223),
      R => '0'
    );
\sig_data_skid_reg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(224),
      Q => sig_data_skid_reg(224),
      R => '0'
    );
\sig_data_skid_reg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(225),
      Q => sig_data_skid_reg(225),
      R => '0'
    );
\sig_data_skid_reg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(226),
      Q => sig_data_skid_reg(226),
      R => '0'
    );
\sig_data_skid_reg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(227),
      Q => sig_data_skid_reg(227),
      R => '0'
    );
\sig_data_skid_reg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(228),
      Q => sig_data_skid_reg(228),
      R => '0'
    );
\sig_data_skid_reg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(229),
      Q => sig_data_skid_reg(229),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(230),
      Q => sig_data_skid_reg(230),
      R => '0'
    );
\sig_data_skid_reg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(231),
      Q => sig_data_skid_reg(231),
      R => '0'
    );
\sig_data_skid_reg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(232),
      Q => sig_data_skid_reg(232),
      R => '0'
    );
\sig_data_skid_reg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(233),
      Q => sig_data_skid_reg(233),
      R => '0'
    );
\sig_data_skid_reg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(234),
      Q => sig_data_skid_reg(234),
      R => '0'
    );
\sig_data_skid_reg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(235),
      Q => sig_data_skid_reg(235),
      R => '0'
    );
\sig_data_skid_reg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(236),
      Q => sig_data_skid_reg(236),
      R => '0'
    );
\sig_data_skid_reg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(237),
      Q => sig_data_skid_reg(237),
      R => '0'
    );
\sig_data_skid_reg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(238),
      Q => sig_data_skid_reg(238),
      R => '0'
    );
\sig_data_skid_reg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(239),
      Q => sig_data_skid_reg(239),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(240),
      Q => sig_data_skid_reg(240),
      R => '0'
    );
\sig_data_skid_reg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(241),
      Q => sig_data_skid_reg(241),
      R => '0'
    );
\sig_data_skid_reg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(242),
      Q => sig_data_skid_reg(242),
      R => '0'
    );
\sig_data_skid_reg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(243),
      Q => sig_data_skid_reg(243),
      R => '0'
    );
\sig_data_skid_reg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(244),
      Q => sig_data_skid_reg(244),
      R => '0'
    );
\sig_data_skid_reg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(245),
      Q => sig_data_skid_reg(245),
      R => '0'
    );
\sig_data_skid_reg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(246),
      Q => sig_data_skid_reg(246),
      R => '0'
    );
\sig_data_skid_reg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(247),
      Q => sig_data_skid_reg(247),
      R => '0'
    );
\sig_data_skid_reg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(248),
      Q => sig_data_skid_reg(248),
      R => '0'
    );
\sig_data_skid_reg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(249),
      Q => sig_data_skid_reg(249),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(250),
      Q => sig_data_skid_reg(250),
      R => '0'
    );
\sig_data_skid_reg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(251),
      Q => sig_data_skid_reg(251),
      R => '0'
    );
\sig_data_skid_reg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(252),
      Q => sig_data_skid_reg(252),
      R => '0'
    );
\sig_data_skid_reg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(253),
      Q => sig_data_skid_reg(253),
      R => '0'
    );
\sig_data_skid_reg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(254),
      Q => sig_data_skid_reg(254),
      R => '0'
    );
\sig_data_skid_reg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(255),
      Q => sig_data_skid_reg(255),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(64),
      Q => sig_data_skid_reg(64),
      R => '0'
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(65),
      Q => sig_data_skid_reg(65),
      R => '0'
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(66),
      Q => sig_data_skid_reg(66),
      R => '0'
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(67),
      Q => sig_data_skid_reg(67),
      R => '0'
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(68),
      Q => sig_data_skid_reg(68),
      R => '0'
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(69),
      Q => sig_data_skid_reg(69),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(70),
      Q => sig_data_skid_reg(70),
      R => '0'
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(71),
      Q => sig_data_skid_reg(71),
      R => '0'
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(72),
      Q => sig_data_skid_reg(72),
      R => '0'
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(73),
      Q => sig_data_skid_reg(73),
      R => '0'
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(74),
      Q => sig_data_skid_reg(74),
      R => '0'
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(75),
      Q => sig_data_skid_reg(75),
      R => '0'
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(76),
      Q => sig_data_skid_reg(76),
      R => '0'
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(77),
      Q => sig_data_skid_reg(77),
      R => '0'
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(78),
      Q => sig_data_skid_reg(78),
      R => '0'
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(79),
      Q => sig_data_skid_reg(79),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(80),
      Q => sig_data_skid_reg(80),
      R => '0'
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(81),
      Q => sig_data_skid_reg(81),
      R => '0'
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(82),
      Q => sig_data_skid_reg(82),
      R => '0'
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(83),
      Q => sig_data_skid_reg(83),
      R => '0'
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(84),
      Q => sig_data_skid_reg(84),
      R => '0'
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(85),
      Q => sig_data_skid_reg(85),
      R => '0'
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(86),
      Q => sig_data_skid_reg(86),
      R => '0'
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(87),
      Q => sig_data_skid_reg(87),
      R => '0'
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(88),
      Q => sig_data_skid_reg(88),
      R => '0'
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(89),
      Q => sig_data_skid_reg(89),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(90),
      Q => sig_data_skid_reg(90),
      R => '0'
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(91),
      Q => sig_data_skid_reg(91),
      R => '0'
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(92),
      Q => sig_data_skid_reg(92),
      R => '0'
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(93),
      Q => sig_data_skid_reg(93),
      R => '0'
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(94),
      Q => sig_data_skid_reg(94),
      R => '0'
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(95),
      Q => sig_data_skid_reg(95),
      R => '0'
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(96),
      Q => sig_data_skid_reg(96),
      R => '0'
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(97),
      Q => sig_data_skid_reg(97),
      R => '0'
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(98),
      Q => sig_data_skid_reg(98),
      R => '0'
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(99),
      Q => sig_data_skid_reg(99),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400404040"
    )
        port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => m_axi_wready,
      I5 => sig_data2skid_wvalid,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
        port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_data2skid_wvalid,
      I4 => m_axi_wready,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(0),
      Q => m_axi_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(10),
      Q => m_axi_wstrb(10),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(11),
      Q => m_axi_wstrb(11),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(12),
      Q => m_axi_wstrb(12),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(13),
      Q => m_axi_wstrb(13),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(14),
      Q => m_axi_wstrb(14),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(15),
      Q => m_axi_wstrb(15),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(16),
      Q => m_axi_wstrb(16),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(17),
      Q => m_axi_wstrb(17),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(18),
      Q => m_axi_wstrb(18),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(19),
      Q => m_axi_wstrb(19),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(1),
      Q => m_axi_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(20),
      Q => m_axi_wstrb(20),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(21),
      Q => m_axi_wstrb(21),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(22),
      Q => m_axi_wstrb(22),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(23),
      Q => m_axi_wstrb(23),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(24),
      Q => m_axi_wstrb(24),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(25),
      Q => m_axi_wstrb(25),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(26),
      Q => m_axi_wstrb(26),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(27),
      Q => m_axi_wstrb(27),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(28),
      Q => m_axi_wstrb(28),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(29),
      Q => m_axi_wstrb(29),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(2),
      Q => m_axi_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(30),
      Q => m_axi_wstrb(30),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(31),
      Q => m_axi_wstrb(31),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(3),
      Q => m_axi_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(4),
      Q => m_axi_wstrb(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(5),
      Q => m_axi_wstrb(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(6),
      Q => m_axi_wstrb(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(7),
      Q => m_axi_wstrb(7),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(8),
      Q => m_axi_wstrb(8),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_data_reg_out[255]_i_1_n_0\,
      D => \sig_strb_skid_reg_reg[31]_0\(9),
      Q => m_axi_wstrb(9),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => Q(10),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => Q(11),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => Q(12),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => Q(13),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => Q(14),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => Q(15),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => Q(16),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => Q(17),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => Q(18),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => Q(19),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => Q(20),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => Q(21),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => Q(22),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => Q(23),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => Q(24),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => Q(25),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => Q(26),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => Q(27),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => Q(28),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => Q(29),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => Q(30),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => Q(31),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => Q(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => Q(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => Q(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => Q(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => Q(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => Q(8),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => Q(9),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sig_strbgen_addr_ireg2_reg[1]\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_0\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[3]\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_1\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]_0\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_2\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_3\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]_1\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_4\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[3]_0\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_5\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]_2\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_6\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[19]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[23]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1\ : label is "soft_lutpair108";
begin
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_1\,
      O => D(10)
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(5),
      O => D(11)
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_strbgen_addr_ireg2_reg[2]_0\,
      O => D(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(6),
      O => D(13)
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_2\,
      O => D(14)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(7),
      O => D(15)
    );
\sig_xfer_strt_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_3\,
      O => D(16)
    );
\sig_xfer_strt_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(8),
      O => D(17)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(0),
      O => D(1)
    );
\sig_xfer_strt_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F7F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[2]_1\,
      O => D(18)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(9),
      O => D(19)
    );
\sig_xfer_strt_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_4\,
      O => D(20)
    );
\sig_xfer_strt_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(10),
      O => D(21)
    );
\sig_xfer_strt_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[3]_0\,
      O => D(22)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(11),
      O => D(23)
    );
\sig_xfer_strt_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_5\,
      O => D(24)
    );
\sig_xfer_strt_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(12),
      O => D(25)
    );
\sig_xfer_strt_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_strbgen_addr_ireg2_reg[2]_2\,
      O => D(26)
    );
\sig_xfer_strt_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(13),
      O => D(27)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]\,
      O => D(2)
    );
\sig_xfer_strt_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_6\,
      O => D(28)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(1),
      O => D(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000051500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[2]\,
      O => D(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00150000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(2),
      O => D(5)
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_0\,
      O => D(6)
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(3),
      O => D(7)
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[3]\,
      O => D(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(4),
      O => D(9)
    );
\var_start_vector/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sig_strbgen_addr_ireg2_reg[1]\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_0\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[3]\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_1\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]_0\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_2\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_3\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]_1\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_4\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[3]_0\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_5\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[2]_2\ : in STD_LOGIC;
    \sig_strbgen_addr_ireg2_reg[1]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_5 : entity is "axi_datamover_strb_gen2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_5 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[19]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[23]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[27]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1\ : label is "soft_lutpair3";
begin
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_1\,
      O => D(10)
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(5),
      O => D(11)
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_strbgen_addr_ireg2_reg[2]_0\,
      O => D(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(6),
      O => D(13)
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_2\,
      O => D(14)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(7),
      O => D(15)
    );
\sig_xfer_strt_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_3\,
      O => D(16)
    );
\sig_xfer_strt_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(8),
      O => D(17)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(0),
      O => D(1)
    );
\sig_xfer_strt_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F7F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[2]_1\,
      O => D(18)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(9),
      O => D(19)
    );
\sig_xfer_strt_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_4\,
      O => D(20)
    );
\sig_xfer_strt_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(10),
      O => D(21)
    );
\sig_xfer_strt_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[3]_0\,
      O => D(22)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(11),
      O => D(23)
    );
\sig_xfer_strt_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_5\,
      O => D(24)
    );
\sig_xfer_strt_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(12),
      O => D(25)
    );
\sig_xfer_strt_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_strbgen_addr_ireg2_reg[2]_2\,
      O => D(26)
    );
\sig_xfer_strt_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(13),
      O => D(27)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]\,
      O => D(2)
    );
\sig_xfer_strt_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_6\,
      O => D(28)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(1),
      O => D(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000051500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[2]\,
      O => D(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00150000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(2),
      O => D(5)
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[1]_0\,
      O => D(6)
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(3),
      O => D(7)
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_strbgen_addr_ireg2_reg[3]\,
      O => D(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(4),
      O => D(9)
    );
\var_start_vector/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_full_p1 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd2data_valid_reg : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_data2rst_stop_cmplt : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^fifo_full_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr_max__1\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[0]\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair203";
begin
  FIFO_Full_reg(1 downto 0) <= \^fifo_full_reg\(1 downto 0);
  \sig_dbeat_cntr_reg[0]\ <= \^sig_dbeat_cntr_reg[0]\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => sig_cmd2data_valid_reg,
      I3 => \^fifo_full_reg\(0),
      I4 => \^fifo_full_reg\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => p_1_out,
      I3 => FIFO_Full_reg_0,
      I4 => sig_inhibit_rdy_n,
      I5 => \^fifo_full_reg\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^fifo_full_reg\(0),
      I1 => sig_cmd2data_valid_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => sig_rd_empty,
      I4 => \^fifo_full_reg\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F0180"
    )
        port map (
      I0 => sig_cmd2data_valid_reg,
      I1 => \^fifo_full_reg\(0),
      I2 => \^fifo_full_reg\(1),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^fifo_full_reg\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^fifo_full_reg\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(1),
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(5),
      I2 => \sig_dbeat_cntr_reg[3]\,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(6),
      I2 => \sig_dbeat_cntr_reg[4]\,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[0]\,
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(7),
      I2 => \sig_dbeat_cntr_reg[4]\,
      I3 => Q(6),
      O => D(6)
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFFF"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[0]\,
      I1 => sig_dqual_reg_full,
      I2 => \sig_dbeat_cntr_reg[1]\,
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => sig_next_calc_error_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_calc_error_reg_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_4_n_0,
      I1 => sig_next_sequential_reg,
      I2 => sig_last_dbeat_reg,
      I3 => \^sig_dbeat_cntr_reg[0]\,
      I4 => sig_dqual_reg_empty,
      O => \^sig_dqual_reg_empty_reg\
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044400000000"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_data2addr_stop_req,
      I4 => sig_data2rst_stop_cmplt,
      I5 => sig_s_ready_out_reg,
      O => \^sig_dbeat_cntr_reg[0]\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000045"
    )
        port map (
      I0 => sig_wdc_status_going_full,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_wsc2stat_status_valid,
      I3 => \sig_addr_posted_cntr_max__1\,
      I4 => sig_rd_empty,
      I5 => sig_next_calc_error_reg,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr_max__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd2addr_valid_reg : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair197";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100008"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_calc_error_reg_reg\,
      I2 => sig_cmd2addr_valid_reg,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg\,
      I1 => p_12_out,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_12_out,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^sig_calc_error_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => sig_cmd2addr_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^sig_calc_error_reg_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
sig_addr_valid_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      O => \^sig_calc_error_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_cmd2addr_valid_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0451510000000000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_halt_reg_reg,
      I3 => sig_cmd2addr_valid_reg,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2addr_cmd_valid,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^sig_calc_error_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => sig_cmd2addr_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_halt_reg_reg,
      I4 => sig_addr_reg_empty_reg,
      I5 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_addr_valid_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_rd_empty,
      O => \^sig_calc_error_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    \sig_advance_pipe13_out__1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd2data_valid_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4 is
  signal \^fifo_full_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr_max__1\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair101";
begin
  FIFO_Full_reg(1 downto 0) <= \^fifo_full_reg\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => sig_cmd2data_valid_reg,
      I3 => \^fifo_full_reg\(0),
      I4 => \^fifo_full_reg\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => FIFO_Full_reg_0,
      I4 => sig_inhibit_rdy_n,
      I5 => \^fifo_full_reg\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^fifo_full_reg\(0),
      I1 => sig_cmd2data_valid_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => sig_rd_empty,
      I4 => \^fifo_full_reg\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F0180"
    )
        port map (
      I0 => sig_cmd2data_valid_reg,
      I1 => \^fifo_full_reg\(0),
      I2 => \^fifo_full_reg\(1),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^fifo_full_reg\(0),
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^fifo_full_reg\(1),
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      I5 => sig_data2rsc_valid,
      O => \sig_advance_pipe13_out__1\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(1),
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(5),
      I2 => \sig_dbeat_cntr_reg[3]\,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(6),
      I2 => \sig_dbeat_cntr_reg[4]\,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[2]\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => Q(7),
      I2 => \sig_dbeat_cntr_reg[4]\,
      I3 => Q(6),
      O => D(6)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => \sig_good_mmap_dbeat10_out__0\,
      I4 => m_axi_rlast,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_cmd_cmplt_reg_reg
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_4_n_0,
      I1 => sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => \sig_good_mmap_dbeat10_out__0\,
      I4 => sig_dqual_reg_empty,
      O => \^sig_dqual_reg_empty_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => sig_stat2rsc_status_ready,
      I2 => \sig_addr_posted_cntr_max__1\,
      I3 => sig_rd_empty,
      I4 => sig_next_calc_error_reg,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr_max__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][1]_srl6_i_1\ : label is "soft_lutpair213";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004411000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I1 => m_axi_bvalid,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axi_bvalid,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_0\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair211";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004411000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    p_12_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(36 downto 0) <= \^out\(36 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_12_out,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(36)
    );
\sig_addr_valid_reg_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(36),
      O => sig_addr_valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_12 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_12 : entity is "dynshreg_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_12 is
  signal \^out\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(36 downto 0) <= \^out\(36 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(36)
    );
sig_addr_valid_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(36),
      O => sig_addr_valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(61),
      Q => \out\(60)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(60),
      Q => \out\(59)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(59),
      Q => \out\(58)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(58),
      Q => \out\(57)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(57),
      Q => \out\(56)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(56),
      Q => \out\(55)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(55),
      Q => \out\(54)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(54),
      Q => \out\(53)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(53),
      Q => \out\(52)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(52),
      Q => \out\(51)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(51),
      Q => \out\(50)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(50),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(49),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(48),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(68),
      Q => \out\(67)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(67),
      Q => \out\(66)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(66),
      Q => \out\(65)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(65),
      Q => \out\(64)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(64),
      Q => \out\(63)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(63),
      Q => \out\(62)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => \in\(62),
      Q => \out\(61)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => Q(0),
      I2 => sig_last_dbeat_reg_0,
      O => D(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => sig_first_dbeat,
      I1 => sig_cmd_fifo_data_out(9),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \sig_last_dbeat__1\,
      I4 => sig_last_dbeat_reg_0,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AF000033A00000"
    )
        port map (
      I0 => \sig_first_dbeat1__0\,
      I1 => sig_cmd_fifo_data_out(9),
      I2 => \sig_last_dbeat__1\,
      I3 => sig_last_dbeat_reg_0,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_last_dbeat_reg_1,
      O => sig_last_dbeat_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair214";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => sig_wsc2stat_status(0),
      I1 => sig_wresp_sfifo_out(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => \out\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => sig_wsc2stat_status(1),
      I1 => sig_wresp_sfifo_out(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => \out\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sel,
      CLK => m_axi_aclk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sel,
      CLK => m_axi_aclk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2\ : label is "soft_lutpair212";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \INFERRED_GEN.cnt_i_reg[3]_0\(3),
      I2 => \^out\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      I4 => sig_dcntl_sfifo_out(1),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^out\(1),
      I1 => sig_wsc2stat_status(0),
      I2 => sig_dcntl_sfifo_out(1),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55655555AA9AAAAA"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[0]\,
      I1 => sig_tlast_err_stop,
      I2 => sig_push_to_wsc,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      O => \INFERRED_GEN.cnt_i_reg[0]_0\(0)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      I2 => \^out\(1),
      I3 => sig_coelsc_reg_empty,
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\(3),
      O => \^inferred_gen.cnt_i_reg[0]\
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]_0\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]_0\(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]_0\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]_0\(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => sig_dcntl_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]_0\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]_0\(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2022DDDD2222DD"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20F20D"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFDF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => sig_wr_fifo,
      I5 => \^inferred_gen.cnt_i_reg[0]\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFBA0045"
    )
        port map (
      I0 => Q(0),
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => sig_wr_fifo,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 68 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(68),
      Q => \out\(67)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(59),
      Q => \out\(58)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(58),
      Q => \out\(57)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(57),
      Q => \out\(56)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(56),
      Q => \out\(55)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(55),
      Q => \out\(54)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(54),
      Q => \out\(53)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(53),
      Q => \out\(52)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(52),
      Q => \out\(51)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(51),
      Q => \out\(50)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(50),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(67),
      Q => \out\(66)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(49),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(48),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(47),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(46),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(45),
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(44),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(43),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(42),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(41),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(40),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(66),
      Q => \out\(65)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(39),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(38),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(37),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(36),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(35),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(34),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(33),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(32),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(31),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(30),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(65),
      Q => \out\(64)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(29),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(28),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(27),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(26),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(25),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(24),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(23),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(22),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(21),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(20),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(19),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(18),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(17),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(16),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(15),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(14),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(13),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(12),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(11),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(10),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(64),
      Q => \out\(63)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(9),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(8),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(7),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(6),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(5),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(4),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(3),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(2),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(1),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(63),
      Q => \out\(62)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(0),
      Q => p_0_out(9)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_1_out,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(62),
      Q => \out\(61)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(61),
      Q => \out\(60)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_aclk,
      D => sig_calc_error_reg_reg(60),
      Q => \out\(59)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => p_0_out(9),
      I1 => Q(0),
      I2 => sig_next_sequential_reg_reg,
      O => D(0)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => p_0_out(9),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \sig_last_dbeat__1\,
      I4 => sig_next_sequential_reg_reg,
      O => sig_first_dbeat_reg
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AF000033A00000"
    )
        port map (
      I0 => \sig_first_dbeat1__0\,
      I1 => p_0_out(9),
      I2 => \sig_last_dbeat__1\,
      I3 => sig_next_sequential_reg_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_last_dbeat_reg_0,
      O => sig_last_dbeat_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module is
  port (
    sig_reg2rst_soft_reset : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    rdy : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    \dmacr_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    error_d1_reg : out STD_LOGIC;
    error_d1_reg_0 : out STD_LOGIC;
    error_d1_reg_1 : out STD_LOGIC;
    cdma_tvect_out_0_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_pulse_trigger : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmacr_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \sig_s2mm_status_reg_reg[6]\ : in STD_LOGIC;
    \sig_s2mm_status_reg_reg[5]\ : in STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\ : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module is
  signal \^d\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal I_AXI_LITE_n_20 : STD_LOGIC;
  signal I_AXI_LITE_n_21 : STD_LOGIC;
  signal I_AXI_LITE_n_22 : STD_LOGIC;
  signal I_AXI_LITE_n_23 : STD_LOGIC;
  signal I_AXI_LITE_n_24 : STD_LOGIC;
  signal I_AXI_LITE_n_25 : STD_LOGIC;
  signal I_AXI_LITE_n_4 : STD_LOGIC;
  signal I_AXI_LITE_n_5 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_10 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_102 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_103 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_104 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_105 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_8 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_9 : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_dout_reg_reg[63]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cdma_tvect_out_0_sn_1 : STD_LOGIC;
  signal dma_keyhole_read : STD_LOGIC;
  signal dma_keyhole_write : STD_LOGIC;
  signal \^error_d1_reg\ : STD_LOGIC;
  signal \^error_d1_reg_0\ : STD_LOGIC;
  signal \^error_d1_reg_1\ : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sig_ip2axi_rddata__0_n_0\ : STD_LOGIC;
  signal \sig_ip2axi_rddata__1_n_0\ : STD_LOGIC;
  signal \sig_ip2axi_rddata__2_n_0\ : STD_LOGIC;
  signal \sig_ip2axi_rddata__3_n_0\ : STD_LOGIC;
  signal sig_ip2axi_rddata_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ip2axi_rddata : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sig_ip2axi_rddata__0\ : label is "soft_lutpair239";
begin
  D(55 downto 0) <= \^d\(55 downto 0);
  \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(32 downto 0) <= \^use_single_reg.sig_regfifo_dout_reg_reg[63]\(32 downto 0);
  cdma_tvect_out_0_sp_1 <= cdma_tvect_out_0_sn_1;
  error_d1_reg <= \^error_d1_reg\;
  error_d1_reg_0 <= \^error_d1_reg_0\;
  error_d1_reg_1 <= \^error_d1_reg_1\;
I_AXI_LITE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if
     port map (
      D(52 downto 24) => \^d\(55 downto 27),
      D(23) => \^d\(24),
      D(22 downto 0) => \^d\(22 downto 0),
      E(0) => sig_axi2ip_wrce(10),
      \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\,
      \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\ => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\,
      \GEN_DMACR_SIMPLE.dmacr_i_reg[12]\ => I_AXI_LITE_n_23,
      \GEN_DMACR_SIMPLE.dmacr_i_reg[12]_0\ => I_REGISTER_BLOCK_n_9,
      \GEN_DMACR_SIMPLE.dmacr_i_reg[14]\ => I_AXI_LITE_n_22,
      \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\ => I_REGISTER_BLOCK_n_8,
      \GEN_SYNC_READ.axi2ip_rdce_reg[0]_0\ => \sig_ip2axi_rddata__3_n_0\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\(10 downto 0) => axi2ip_rdce(10 downto 0),
      \GEN_SYNC_WRITE.wready_i_reg_0\ => rdy,
      dma_decerr_reg => \^error_d1_reg_1\,
      dma_interr_reg => \^error_d1_reg\,
      dma_keyhole_read => dma_keyhole_read,
      dma_keyhole_write => dma_keyhole_write,
      dma_slverr_reg => \^error_d1_reg_0\,
      \dmacr_i_reg[4]\ => \dmacr_i_reg[4]\(0),
      \dmacr_i_reg[4]_0\ => I_AXI_LITE_n_25,
      \dmacr_i_reg[5]\ => I_AXI_LITE_n_21,
      \dmacr_i_reg[6]\ => I_AXI_LITE_n_24,
      \dmacr_i_reg[6]_0\ => I_REGISTER_BLOCK_n_10,
      err_irq_reg => I_REGISTER_BLOCK_n_103,
      ioc_irq_reg => I_AXI_LITE_n_20,
      ioc_irq_reg_0 => I_REGISTER_BLOCK_n_102,
      \out\ => \out\,
      p_0_out => p_0_out,
      p_1_out => p_1_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(2 downto 0) => s_axi_lite_awaddr(2 downto 0),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(4) => s_axi_lite_wdata(14),
      s_axi_lite_wdata(3) => s_axi_lite_wdata(12),
      s_axi_lite_wdata(2 downto 0) => s_axi_lite_wdata(6 downto 4),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      \sig_da_register_lsb_reg[0]\(0) => I_AXI_LITE_n_4,
      \sig_da_register_lsb_reg[31]\(31 downto 0) => \^use_single_reg.sig_regfifo_dout_reg_reg[63]\(32 downto 1),
      \sig_sa_register_lsb_reg[0]\(0) => I_AXI_LITE_n_5,
      \sig_sa_register_lsb_reg[1]\ => I_REGISTER_BLOCK_n_105,
      \sig_sa_register_lsb_reg[2]\ => I_REGISTER_BLOCK_n_104
    );
I_REGISTER_BLOCK: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register
     port map (
      D(55 downto 0) => \^d\(55 downto 0),
      E(0) => sig_axi2ip_wrce(10),
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\,
      \GEN_SYNC_READ.axi2ip_rdce_reg[6]\(2) => axi2ip_rdce(6),
      \GEN_SYNC_READ.axi2ip_rdce_reg[6]\(1 downto 0) => axi2ip_rdce(1 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\ => I_REGISTER_BLOCK_n_105,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\ => I_REGISTER_BLOCK_n_104,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\ => I_AXI_LITE_n_21,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\ => I_AXI_LITE_n_22,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_1\ => I_AXI_LITE_n_23,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_2\ => I_AXI_LITE_n_24,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_3\ => I_AXI_LITE_n_25,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\ => I_AXI_LITE_n_20,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\(0) => I_AXI_LITE_n_5,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\(0) => I_AXI_LITE_n_4,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(32 downto 0) => \^use_single_reg.sig_regfifo_dout_reg_reg[63]\(32 downto 0),
      cdma_introut => cdma_introut,
      cdma_tvect_out(1 downto 0) => cdma_tvect_out(1 downto 0),
      cdma_tvect_out_0_sp_1 => cdma_tvect_out_0_sn_1,
      dma_interr_reg_0 => dma_interr_reg,
      dma_keyhole_read => dma_keyhole_read,
      dma_keyhole_write => dma_keyhole_write,
      dmacr_i(0) => dmacr_i(0),
      \dmacr_i_reg[6]_0\ => I_REGISTER_BLOCK_n_10,
      err_irq_reg_0 => I_REGISTER_BLOCK_n_103,
      error_d1_reg_0 => \^error_d1_reg\,
      error_d1_reg_1 => \^error_d1_reg_0\,
      error_d1_reg_2 => \^error_d1_reg_1\,
      idle_reg_0 => idle_reg,
      introut_reg_0 => I_REGISTER_BLOCK_n_8,
      introut_reg_1 => I_REGISTER_BLOCK_n_9,
      ioc_irq_reg_0 => I_REGISTER_BLOCK_n_102,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      \sig_s2mm_status_reg_reg[5]\ => \sig_s2mm_status_reg_reg[5]\,
      \sig_s2mm_status_reg_reg[6]\ => \sig_s2mm_status_reg_reg[6]\,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
sig_ip2axi_rddata: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => axi2ip_rdce(0),
      I1 => axi2ip_rdce(1),
      I2 => axi2ip_rdce(2),
      I3 => axi2ip_rdce(3),
      I4 => axi2ip_rdce(4),
      O => sig_ip2axi_rddata_n_0
    );
\sig_ip2axi_rddata__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => axi2ip_rdce(0),
      I1 => axi2ip_rdce(1),
      I2 => axi2ip_rdce(2),
      I3 => axi2ip_rdce(3),
      I4 => axi2ip_rdce(4),
      O => \sig_ip2axi_rddata__0_n_0\
    );
\sig_ip2axi_rddata__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => axi2ip_rdce(5),
      I1 => axi2ip_rdce(6),
      I2 => axi2ip_rdce(7),
      I3 => axi2ip_rdce(8),
      I4 => axi2ip_rdce(9),
      I5 => axi2ip_rdce(10),
      O => \sig_ip2axi_rddata__1_n_0\
    );
\sig_ip2axi_rddata__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => axi2ip_rdce(5),
      I1 => axi2ip_rdce(6),
      I2 => axi2ip_rdce(7),
      I3 => axi2ip_rdce(8),
      I4 => axi2ip_rdce(9),
      I5 => axi2ip_rdce(10),
      O => \sig_ip2axi_rddata__2_n_0\
    );
\sig_ip2axi_rddata__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => sig_ip2axi_rddata_n_0,
      I1 => \sig_ip2axi_rddata__0_n_0\,
      I2 => \sig_ip2axi_rddata__1_n_0\,
      I3 => \sig_ip2axi_rddata__2_n_0\,
      O => \sig_ip2axi_rddata__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GEN_DMACR_SIMPLE.dmacr_i_reg[14]\ : out STD_LOGIC;
    sig_halt_cmplt_reg_reg : out STD_LOGIC;
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_dm_s2mm_halt : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\ : out STD_LOGIC;
    dmacr_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\ : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    sig_rst2dm_resetn : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s_status_reg0 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rdy : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.bvalid_i_reg\ : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset is
  signal \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\ : STD_LOGIC;
  signal I_SOFT_RST_POS_EDGE_DTCT_n_1 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_0 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_2 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_3 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_axi_por2rst__0\ : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por2rst_out_i_2_n_0 : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_axilite_por_reg1 : STD_LOGIC;
  signal sig_axilite_por_reg2 : STD_LOGIC;
  signal sig_axilite_por_reg3 : STD_LOGIC;
  signal sig_axilite_por_reg4 : STD_LOGIC;
  signal sig_axilite_por_reg5 : STD_LOGIC;
  signal sig_axilite_por_reg6 : STD_LOGIC;
  signal sig_axilite_por_reg7 : STD_LOGIC;
  signal sig_axilite_por_reg8 : STD_LOGIC;
  signal sig_composite_cntlr_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_composite_cntlr_reset : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_composite_cntlr_reset : signal is "no";
  signal sig_composite_reg_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_reg_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_reg_reset : signal is "no";
  signal sig_composite_sg_reset_n : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sg_reset_n : signal is "true";
  attribute equivalent_register_removal of sig_composite_sg_reset_n : signal is "no";
  signal sig_composite_sgcntlr_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sgcntlr_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_sgcntlr_reset : signal is "no";
  signal \^sig_dm_s2mm_halt\ : STD_LOGIC;
  signal sig_dm_soft_reset_n : STD_LOGIC;
  signal sig_halt_cmplt : STD_LOGIC;
  signal sig_lite_bside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_bside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_bside_hw_reset_reg : signal is "no";
  signal sig_lite_cside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_cside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_cside_hw_reset_reg : signal is "no";
  signal sig_local_hw_reset_reg : STD_LOGIC;
  signal sig_soft_reset : STD_LOGIC;
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair246";
begin
  \GEN_DMACR_SIMPLE.dmacr_i_reg[14]\ <= sig_composite_reg_reset;
  \out\ <= sig_lite_bside_hw_reset_reg;
  sig_dm_s2mm_halt <= \^sig_dm_s2mm_halt\;
  sig_halt_cmplt_reg_reg <= sig_composite_cntlr_reset;
\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_cntlr_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_reg_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_0,
      Q => sig_composite_sg_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_sgcntlr_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => sig_dm_soft_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\,
      I1 => sig_axilite_por_reg2,
      I2 => sig_axilite_por_reg3,
      I3 => sig_axilite_por_reg5,
      I4 => sig_axilite_por_reg4,
      I5 => s_axi_lite_aresetn,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axilite_por_reg7,
      I1 => sig_axilite_por_reg6,
      I2 => sig_axilite_por_reg1,
      I3 => sig_axilite_por_reg8,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\,
      Q => sig_lite_bside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\,
      Q => sig_lite_cside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      O => p_4_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_4_out,
      Q => sig_local_hw_reset_reg,
      S => sig_axi_por2rst_out
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => sig_lite_bside_hw_reset_reg,
      I2 => rdy,
      O => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(1),
      I4 => sig_lite_bside_hw_reset_reg,
      I5 => rdy,
      O => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => rdy,
      O => p_0_out
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => \GEN_SYNC_WRITE.bvalid_i_reg\,
      O => p_1_out
    );
I_SOFT_RST_CLR_PULSE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\ => I_SOFT_RST_PULSEGEN_n_3,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ => sig_composite_reg_reset,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\(0) => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\(0),
      Q(0) => sig_soft_reset,
      dmacr_i(0) => dmacr_i(0),
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
I_SOFT_RST_POS_EDGE_DTCT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\
     port map (
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_halt_request_reg => I_SOFT_RST_POS_EDGE_DTCT_n_1,
      sig_halt_request_reg_0 => \^sig_dm_s2mm_halt\,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
I_SOFT_RST_PULSEGEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ => I_SOFT_RST_PULSEGEN_n_3,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ => I_SOFT_RST_PULSEGEN_n_2,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ => I_SOFT_RST_PULSEGEN_n_0,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      p_0_in => p_0_in,
      p_18_out => p_18_out,
      p_36_out => p_36_out,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_halt_cmplt => sig_halt_cmplt,
      sig_halt_cmplt_reg => I_SOFT_RST_PULSEGEN_n_4,
      sig_halt_request_reg => \^sig_dm_s2mm_halt\,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
sig_axi_por2rst_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_axi_por_reg4,
      I1 => sig_axi_por_reg5,
      I2 => sig_axi_por_reg3,
      I3 => sig_axi_por_reg2,
      I4 => sig_axi_por2rst_out_i_2_n_0,
      O => \sig_axi_por2rst__0\
    );
sig_axi_por2rst_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axi_por_reg7,
      I1 => sig_axi_por_reg6,
      I2 => sig_axi_por_reg1,
      I3 => sig_axi_por_reg8,
      O => sig_axi_por2rst_out_i_2_n_0
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_axi_por2rst__0\,
      Q => sig_axi_por2rst_out,
      R => '0'
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => sig_axi_por_reg1,
      R => '0'
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => '0'
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => '0'
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => '0'
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => '0'
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => '0'
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => '0'
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => '0'
    );
sig_axilite_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => sig_axilite_por_reg1,
      R => '0'
    );
sig_axilite_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg1,
      Q => sig_axilite_por_reg2,
      R => '0'
    );
sig_axilite_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg2,
      Q => sig_axilite_por_reg3,
      R => '0'
    );
sig_axilite_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg3,
      Q => sig_axilite_por_reg4,
      R => '0'
    );
sig_axilite_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg4,
      Q => sig_axilite_por_reg5,
      R => '0'
    );
sig_axilite_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg5,
      Q => sig_axilite_por_reg6,
      R => '0'
    );
sig_axilite_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg6,
      Q => sig_axilite_por_reg7,
      R => '0'
    );
sig_axilite_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg7,
      Q => sig_axilite_por_reg8,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      I1 => sig_dm_soft_reset_n,
      O => sig_rst2dm_resetn
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_4,
      Q => sig_halt_cmplt,
      R => '0'
    );
sig_halt_request_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_POS_EDGE_DTCT_n_1,
      Q => \^sig_dm_s2mm_halt\,
      R => '0'
    );
\sig_mm2s_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_composite_cntlr_reset,
      I1 => cdma_tvect_out(0),
      O => sig_mm2s_status_reg0
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dm_s2mm_halt\,
      I1 => sig_rst2all_stop_request,
      O => sig_s_h_halt_reg_reg
    );
sig_sm_set_ioc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dm_s2mm_halt\,
      I1 => sig_composite_cntlr_reset,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    sig_init_reg2 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    p_14_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_mmap_reset_reg_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_sm_ld_cmd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ => sig_stat2wsc_status_ready,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      cntl2s2mm_sts_tready => cntl2s2mm_sts_tready,
      m_axi_aclk => m_axi_aclk,
      p_14_out(2 downto 0) => p_14_out(2 downto 0),
      p_15_out => p_15_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status(2 downto 0) => sig_wsc2stat_status(2 downto 0),
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      D(55 downto 0) => D(55 downto 0),
      Q(56 downto 0) => Q(56 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_init_done => sig_init_done,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_sm_ld_cmd_reg(0) => sig_sm_ld_cmd_reg(0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_2 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    p_33_out : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    sig_rd_sts_reg_empty_reg : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    p_32_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_mmap_reset_reg_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : in STD_LOGIC;
    cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_dma_go_reg : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_2 : entity is "axi_datamover_cmd_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_2 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_6\
     port map (
      cntl2mm2s_sts_tready => cntl2mm2s_sts_tready,
      m_axi_aclk => m_axi_aclk,
      p_32_out(2 downto 0) => p_32_out(2 downto 0),
      p_33_out => p_33_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_init_done_0 => sig_init_done_0,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg_0,
      sig_rd_sts_reg_empty_reg => sig_stat2rsc_status_ready,
      sig_rd_sts_reg_empty_reg_0 => sig_rd_sts_reg_empty_reg,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_7
     port map (
      D(55 downto 0) => D(55 downto 0),
      E(0) => E(0),
      Q(56 downto 0) => Q(56 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      p_34_out => p_34_out,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_dma_go_reg => sig_dma_go_reg,
      sig_init_done => sig_init_done,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    \sig_addr_cntr_im0_msh_reg[0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 66 downto 0 );
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    sig_init_done_reg_4 : out STD_LOGIC;
    sig_init_done_reg_5 : out STD_LOGIC;
    sig_init_done_reg_6 : out STD_LOGIC;
    sig_init_done_reg_7 : out STD_LOGIC;
    sig_init_done_reg_8 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 56 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_init_done_5 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_6 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_7 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_8 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    p_34_out : in STD_LOGIC;
    cntl2mm2s_cmd_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/p_0_out\ : STD_LOGIC;
  signal I_STRT_STRB_GEN_n_28 : STD_LOGIC;
  signal g0_b10_n_0 : STD_LOGIC;
  signal g0_b11_n_0 : STD_LOGIC;
  signal g0_b12_n_0 : STD_LOGIC;
  signal g0_b13_n_0 : STD_LOGIC;
  signal g0_b14_n_0 : STD_LOGIC;
  signal g0_b15_n_0 : STD_LOGIC;
  signal g0_b17_n_0 : STD_LOGIC;
  signal g0_b18_n_0 : STD_LOGIC;
  signal g0_b19_n_0 : STD_LOGIC;
  signal g0_b1_i_10_n_0 : STD_LOGIC;
  signal g0_b1_i_11_n_0 : STD_LOGIC;
  signal g0_b1_i_12_n_0 : STD_LOGIC;
  signal g0_b1_i_6_n_0 : STD_LOGIC;
  signal g0_b1_i_7_n_0 : STD_LOGIC;
  signal g0_b1_i_8_n_0 : STD_LOGIC;
  signal g0_b1_i_9_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b20_n_0 : STD_LOGIC;
  signal g0_b21_n_0 : STD_LOGIC;
  signal g0_b22_n_0 : STD_LOGIC;
  signal g0_b23_n_0 : STD_LOGIC;
  signal g0_b24_n_0 : STD_LOGIC;
  signal g0_b25_n_0 : STD_LOGIC;
  signal g0_b26_n_0 : STD_LOGIC;
  signal g0_b27_n_0 : STD_LOGIC;
  signal g0_b28_n_0 : STD_LOGIC;
  signal g0_b29_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b30_n_0 : STD_LOGIC;
  signal g0_b31_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g0_b8_n_0 : STD_LOGIC;
  signal g0_b9_n_0 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_addr_cntr_im0_msh_reg[0]_0\ : STD_LOGIC;
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \sig_btt_cntr_im00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_im0[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[16]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[17]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[18]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[21]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_end_offset_un : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_finish_addr_offset_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[4]_i_2_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_burst_type_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_eof_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_pcc_sm_state : signal is "yes";
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_strbgen_bytes_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[17]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[18]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[21]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[24]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[25]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[26]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[27]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_i_/i_/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of g0_b10 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of g0_b11 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of g0_b12 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of g0_b13 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of g0_b14 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of g0_b17 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of g0_b18 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of g0_b19 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of g0_b1_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of g0_b1_i_8 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of g0_b20 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of g0_b21 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of g0_b22 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of g0_b23 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of g0_b25 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of g0_b26 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of g0_b27 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of g0_b28 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of g0_b29 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of g0_b30 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of g0_b31 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_3 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_4 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_5 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_3 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_4 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_5 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[18]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[19]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[22]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[23]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[25]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[27]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[28]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[29]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[31]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1\ : label is "soft_lutpair51";
begin
  \in\(34 downto 0) <= \^in\(34 downto 0);
  \sig_addr_cntr_im0_msh_reg[0]_0\ <= \^sig_addr_cntr_im0_msh_reg[0]_0\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\FSM_sequential_sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD3F00FFDD3F33FF"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_pcc_sm_state(1),
      I2 => \FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0\,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_push_input_reg11_out,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_parent_done,
      I1 => sig_calc_error_pushed,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0A8A00AA000A0"
    )
        port map (
      I0 => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => sig_push_input_reg11_out,
      I5 => sig_pcc_sm_state(2),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(0),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F333F3300002E22"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_n_0,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_mstr2data_cmd_valid\,
      I5 => sig_wr_fifo,
      O => sig_pop_xfer_reg0_out
    );
\FSM_sequential_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAA"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(1),
      O => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\,
      Q => sig_pcc_sm_state(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => sig_pcc_sm_state(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_pcc_sm_state(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(60)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(59)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(58)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(57)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(56)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(55)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(54)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(53)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(52)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(51)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(50)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(49)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(48)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(47)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(46)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(45)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(44)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(43)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(42)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(41)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(40)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(39)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(38)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(37)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(36)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(35)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(34)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(33)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(32)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F808F808080"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_brst_cnt_eq_one_ireg1,
      I2 => sig_no_btt_residue_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(31)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => \^in\(34),
      O => sig_next_cmd_cmplt_reg_reg(66)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(30)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(29)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(28)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(27)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(26)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(25)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(24)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(23)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(22)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(21)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF1FFF1FFF1F"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_no_btt_residue_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_addr_aligned_ireg1,
      O => sig_next_cmd_cmplt_reg_reg(65)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(20)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(19)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(18)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(17)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(16)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(15)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(14)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(13)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(12)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(11)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(64)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(10)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(9)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(8)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(7)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(6)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(5)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(4)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(3)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(2)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(1)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(0)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(63)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(62)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => sig_last_xfer_valid_im1,
      O => sig_next_cmd_cmplt_reg_reg(61)
    );
I_STRT_STRB_GEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_5
     port map (
      D(28 downto 15) => sig_xfer_strt_strb_im2(30 downto 17),
      D(14 downto 1) => sig_xfer_strt_strb_im2(14 downto 1),
      D(0) => I_STRT_STRB_GEN_n_28,
      Q(4 downto 0) => sig_strbgen_addr_ireg2(4 downto 0),
      \out\(13) => g0_b29_n_0,
      \out\(12) => g0_b27_n_0,
      \out\(11) => g0_b25_n_0,
      \out\(10) => g0_b23_n_0,
      \out\(9) => g0_b21_n_0,
      \out\(8) => g0_b19_n_0,
      \out\(7) => g0_b17_n_0,
      \out\(6) => g0_b13_n_0,
      \out\(5) => g0_b11_n_0,
      \out\(4) => g0_b9_n_0,
      \out\(3) => g0_b7_n_0,
      \out\(2) => g0_b5_n_0,
      \out\(1) => g0_b3_n_0,
      \out\(0) => g0_b1_n_0,
      \sig_strbgen_addr_ireg2_reg[1]\ => g0_b2_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_0\ => g0_b6_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_1\ => g0_b10_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_2\ => g0_b14_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_3\ => g0_b18_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_4\ => g0_b22_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_5\ => g0_b26_n_0,
      \sig_strbgen_addr_ireg2_reg[1]_6\ => g0_b30_n_0,
      \sig_strbgen_addr_ireg2_reg[2]\ => g0_b4_n_0,
      \sig_strbgen_addr_ireg2_reg[2]_0\ => g0_b12_n_0,
      \sig_strbgen_addr_ireg2_reg[2]_1\ => g0_b20_n_0,
      \sig_strbgen_addr_ireg2_reg[2]_2\ => g0_b28_n_0,
      \sig_strbgen_addr_ireg2_reg[3]\ => g0_b8_n_0,
      \sig_strbgen_addr_ireg2_reg[3]_0\ => g0_b24_n_0
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \I_CMD_STATUS/I_CMD_FIFO/p_0_out\,
      I1 => p_34_out,
      I2 => cntl2mm2s_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => sig_calc_error_pushed,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_init_done_5,
      O => \I_CMD_STATUS/I_CMD_FIFO/p_0_out\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C808C8C8"
    )
        port map (
      I0 => E(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_calc_error_pushed,
      I4 => sig_input_reg_empty,
      I5 => sig_sm_halt_reg,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b1_n_0
    );
g0_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b10_n_0
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b11_n_0
    );
g0_b12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b12_n_0
    );
g0_b13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b13_n_0
    );
g0_b14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b14_n_0
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      I5 => sig_strbgen_addr_ireg2(4),
      O => g0_b15_n_0
    );
g0_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => sig_end_offset_un(4),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => sig_strbgen_addr_ireg2(3),
      I5 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(16)
    );
g0_b17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b17_n_0
    );
g0_b18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b18_n_0
    );
g0_b19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b19_n_0
    );
g0_b1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => g0_b1_i_7_n_0,
      I2 => sig_strbgen_addr_ireg2(0),
      O => sig_end_offset_un(0)
    );
g0_b1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11045546776EFFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => g0_b1_i_7_n_0,
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => g0_b1_i_10_n_0
    );
g0_b1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => g0_b1_i_11_n_0
    );
g0_b1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFF0000AAA9"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => g0_b1_i_7_n_0,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I4 => g0_b1_i_10_n_0,
      I5 => sig_strbgen_addr_ireg2(3),
      O => g0_b1_i_12_n_0
    );
g0_b1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBEEEEB"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => g0_b1_i_7_n_0,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => sig_end_offset_un(1)
    );
g0_b1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEEEEBEEEBBBBE"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => g0_b1_i_7_n_0,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => g0_b1_i_8_n_0,
      O => sig_end_offset_un(2)
    );
g0_b1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => g0_b1_i_9_n_0,
      I3 => g0_b1_i_10_n_0,
      O => sig_end_offset_un(3)
    );
g0_b1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DF7E7FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => g0_b1_i_11_n_0,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => g0_b1_i_12_n_0,
      O => sig_end_offset_un(4)
    );
g0_b1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFC566A"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => g0_b1_i_12_n_0,
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => g0_b1_i_11_n_0,
      O => g0_b1_i_6_n_0
    );
g0_b1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => g0_b1_i_7_n_0
    );
g0_b1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"52FB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => g0_b1_i_7_n_0,
      I3 => sig_strbgen_addr_ireg2(1),
      O => g0_b1_i_8_n_0
    );
g0_b1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00AA54"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => g0_b1_i_9_n_0
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b2_n_0
    );
g0_b20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b20_n_0
    );
g0_b21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b21_n_0
    );
g0_b22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b22_n_0
    );
g0_b23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b23_n_0
    );
g0_b24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => g0_b24_n_0
    );
g0_b25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b25_n_0
    );
g0_b26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b26_n_0
    );
g0_b27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b27_n_0
    );
g0_b28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b28_n_0
    );
g0_b29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b29_n_0
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b3_n_0
    );
g0_b30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b30_n_0
    );
g0_b31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b31_n_0
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b7_n_0
    );
g0_b8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => g0_b8_n_0
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b9_n_0
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1_n_0\,
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3) => \i__carry_i_2_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => \i__carry_i_5_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \NLW_i_/i_/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(48),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(47),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(46),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(45),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(52),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(51),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(50),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(49),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(56),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(55),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(54),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(53),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(41),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(44),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(43),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(42),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555C55555"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => Q(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \^in\(34),
      O => \i__carry_i_5_n_0\
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(4),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => p_1_in,
      I2 => sig_pop_xfer_reg0_out,
      I3 => sig_predict_addr_lsh_ireg3(15),
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__0_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__0_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__0_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__0_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \i_/i_/i__carry__1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(25),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => \p_1_in__0\(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(35),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => \p_1_in__0\(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(36),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => \p_1_in__0\(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(37),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => \p_1_in__0\(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(38),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => \p_1_in__0\(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(39),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => \p_1_in__0\(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(40),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \p_1_in__0\(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(26),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => \p_1_in__0\(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(27),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => \p_1_in__0\(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(28),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => \p_1_in__0\(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(29),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => \p_1_in__0\(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(30),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => \p_1_in__0\(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(31),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => \p_1_in__0\(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(32),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => \p_1_in__0\(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(33),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => \p_1_in__0\(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(34),
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => \p_1_in__0\(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => p_1_in,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^in\(34),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_push_input_reg11_out
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sig_mbaa_addr_cntr_slice_im0(4),
      O(3 downto 2) => \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_adjusted_addr_incr_im1(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_brst_cnt_eq_one_ireg1_i_2_n_0,
      I2 => sig_brst_cnt_eq_one_ireg1_i_3_n_0,
      I3 => sig_brst_cnt_eq_one_ireg1_i_4_n_0,
      I4 => sig_brst_cnt_eq_one_ireg1_i_5_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => sig_brst_cnt_eq_one_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_one_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_brst_cnt_eq_one_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_one_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => sig_brst_cnt_eq_one_ireg1_i_4_n_0
    );
sig_brst_cnt_eq_one_ireg1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => sig_brst_cnt_eq_one_ireg1_i_5_n_0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I3 => sig_brst_cnt_eq_zero_ireg1_i_4_n_0,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_5_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_4_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_5_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_btt_cntr_im00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_im00_carry_n_0,
      CO(2) => sig_btt_cntr_im00_carry_n_1,
      CO(1) => sig_btt_cntr_im00_carry_n_2,
      CO(0) => sig_btt_cntr_im00_carry_n_3,
      CYINIT => '1',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[3]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[2]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[1]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => sig_btt_cntr_im00_carry_i_1_n_0,
      S(2) => sig_btt_cntr_im00_carry_i_2_n_0,
      S(1) => sig_btt_cntr_im00_carry_i_3_n_0,
      S(0) => sig_btt_cntr_im00_carry_i_4_n_0
    );
\sig_btt_cntr_im00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_im00_carry_n_0,
      CO(3) => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[7]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[6]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[5]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \sig_btt_cntr_im00_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => \sig_btt_cntr_im00_carry__0_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_btt_cntr_im00_carry__0_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_btt_cntr_im00_carry__0_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[11]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[10]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[9]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \sig_btt_cntr_im00_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__1_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_btt_cntr_im00_carry__1_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_cntr_im00_carry__1_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => \sig_btt_cntr_im00_carry__1_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_cntr_im00_carry__1_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__2_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[15]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[14]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[13]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \sig_btt_cntr_im00_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__2_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      O => \sig_btt_cntr_im00_carry__2_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      O => \sig_btt_cntr_im00_carry__2_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => \sig_btt_cntr_im00_carry__2_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => \sig_btt_cntr_im00_carry__2_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__2_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__3_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__3_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__3_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[19]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[18]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[17]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \sig_btt_cntr_im00_carry__3_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__3_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__3_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__3_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_btt_cntr_im00_carry__3_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      O => \sig_btt_cntr_im00_carry__3_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      O => \sig_btt_cntr_im00_carry__3_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_btt_cntr_im00_carry__3_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__3_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_im00_carry__4_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[21]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O(3) => \NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => '0',
      S(2) => \sig_btt_cntr_im00_carry__4_i_1_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__4_i_2_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__4_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      O => \sig_btt_cntr_im00_carry__4_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => \sig_btt_cntr_im00_carry__4_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_btt_cntr_im00_carry__4_i_3_n_0\
    );
sig_btt_cntr_im00_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => sig_btt_cntr_im00_carry_i_1_n_0
    );
sig_btt_cntr_im00_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => sig_btt_cntr_im00_carry_i_2_n_0
    );
sig_btt_cntr_im00_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => sig_btt_cntr_im00_carry_i_3_n_0
    );
sig_btt_cntr_im00_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => sig_btt_cntr_im00_carry_i_4_n_0
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => sig_btt_cntr_im00(0),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[0]_i_1_n_0\
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(10),
      I1 => sig_btt_cntr_im00(10),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[10]_i_1_n_0\
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(11),
      I1 => sig_btt_cntr_im00(11),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[11]_i_1_n_0\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(12),
      I1 => sig_btt_cntr_im00(12),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[12]_i_1_n_0\
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(13),
      I1 => sig_btt_cntr_im00(13),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[13]_i_1_n_0\
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(14),
      I1 => sig_btt_cntr_im00(14),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[14]_i_1_n_0\
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(15),
      I1 => sig_btt_cntr_im00(15),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[15]_i_1_n_0\
    );
\sig_btt_cntr_im0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(16),
      I1 => sig_btt_cntr_im00(16),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[16]_i_1_n_0\
    );
\sig_btt_cntr_im0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(17),
      I1 => sig_btt_cntr_im00(17),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[17]_i_1_n_0\
    );
\sig_btt_cntr_im0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(18),
      I1 => sig_btt_cntr_im00(18),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[18]_i_1_n_0\
    );
\sig_btt_cntr_im0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(19),
      I1 => sig_btt_cntr_im00(19),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[19]_i_1_n_0\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(1),
      I1 => sig_btt_cntr_im00(1),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[1]_i_1_n_0\
    );
\sig_btt_cntr_im0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(20),
      I1 => sig_btt_cntr_im00(20),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[20]_i_1_n_0\
    );
\sig_btt_cntr_im0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(21),
      I1 => sig_btt_cntr_im00(21),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[21]_i_1_n_0\
    );
\sig_btt_cntr_im0[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFEFEFEE"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_wr_fifo,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_wr_fifo_0,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => \^sig_mstr2addr_cmd_valid\,
      O => \sig_btt_cntr_im0[22]_i_1_n_0\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(22),
      I1 => sig_btt_cntr_im00(22),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[22]_i_2_n_0\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => sig_btt_cntr_im00(2),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[2]_i_1_n_0\
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(3),
      I1 => sig_btt_cntr_im00(3),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[3]_i_1_n_0\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(4),
      I1 => sig_btt_cntr_im00(4),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[4]_i_1_n_0\
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(5),
      I1 => sig_btt_cntr_im00(5),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[5]_i_1_n_0\
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(6),
      I1 => sig_btt_cntr_im00(6),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[6]_i_1_n_0\
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(7),
      I1 => sig_btt_cntr_im00(7),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[7]_i_1_n_0\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(8),
      I1 => sig_btt_cntr_im00(8),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[8]_i_1_n_0\
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(9),
      I1 => sig_btt_cntr_im00(9),
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[9]_i_1_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[0]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[10]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[11]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[12]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[13]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[14]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[15]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[16]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[17]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[18]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[19]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[1]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[20]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[21]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[22]_i_2_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[2]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[3]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[4]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[5]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[6]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[7]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[8]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1_n_0\,
      D => \sig_btt_cntr_im0[9]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I2 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I3 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0210084020048001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\,
      I2 => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I3 => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001666866680001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(34),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => \^in\(34),
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(34),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_0,
      I5 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo,
      I5 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[2]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF808F8080000"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\,
      O => \sig_finish_addr_offset_ireg2[2]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[4]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[4]_i_2_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF808F8080000"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \sig_finish_addr_offset_ireg2[2]_i_2_n_0\,
      O => \sig_finish_addr_offset_ireg2[4]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg11_out,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done,
      O => sig_init_done_reg
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_0,
      O => sig_init_done_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_6,
      O => sig_init_done_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_1,
      O => sig_init_done_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_7,
      O => sig_init_done_reg_3
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_5,
      O => sig_init_done_reg_4
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_2,
      O => sig_init_done_reg_5
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_8,
      O => sig_init_done_reg_6
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_3,
      O => sig_init_done_reg_7
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_init_done_4,
      O => sig_init_done_reg_8
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^in\(33),
      I1 => sig_push_input_reg11_out,
      I2 => Q(23),
      I3 => sig_sm_pop_input_reg,
      I4 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I5 => sig_calc_error_pushed,
      O => sig_input_burst_type_reg_i_1_n_0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_input_burst_type_reg_i_1_n_0,
      Q => \^in\(33),
      R => '0'
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => sig_push_input_reg11_out,
      I2 => Q(24),
      I3 => sig_sm_pop_input_reg,
      I4 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I5 => sig_calc_error_pushed,
      O => sig_input_eof_reg_i_1_n_0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_input_eof_reg_i_1_n_0,
      Q => sig_input_eof_reg_reg_n_0,
      R => '0'
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_push_input_reg11_out,
      I2 => sig_sm_pop_input_reg,
      I3 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I4 => sig_calc_error_pushed,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => sig_input_reg_empty,
      R => '0'
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_last_addr_offset_im2__0\(4)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002FF02"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pop_xfer_reg0_out,
      I5 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg11_out,
      I4 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A181"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => sig_calc_error_pushed,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_parent_done,
      I3 => sig_calc_error_pushed,
      I4 => sig_pcc_sm_state(1),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(3),
      Q => sig_strbgen_addr_ireg2(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(4),
      Q => sig_strbgen_addr_ireg2(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABBAAAAAAAA"
    )
        port map (
      I0 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(6),
      I3 => sig_first_xfer_im0,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I5 => sig_sm_ld_calc2_reg,
      O => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7577AAAA2022"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(6),
      I3 => sig_first_xfer_im0,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      O => \sig_strbgen_bytes_ireg2[5]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[5]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[17]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[18]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[19]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[20]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[21]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[22]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[23]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[24]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[25]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[26]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[27]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[28]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[29]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[30]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[31]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[8]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(4),
      Q => sig_xfer_end_strb_ireg3(16),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[17]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(17),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[18]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(18),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[19]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(19),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[20]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(20),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[21]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(21),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[22]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(22),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[23]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(23),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[24]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(24),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[25]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(25),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[26]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(26),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[27]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(27),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[28]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(28),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[29]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(29),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[30]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(30),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[31]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(31),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[8]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_addr_cntr_im0_msh_reg[0]_0\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => I_STRT_STRB_GEN_n_28,
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => g0_b15_n_0,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => g0_b31_n_0,
      Q => sig_xfer_strt_strb_ireg3(31),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^sig_addr_cntr_im0_msh_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\ is
  port (
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \cntlr2reg_interr_set0__2\ : out STD_LOGIC;
    \sig_next_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 56 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    sig_sm_ld_cmd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    cntl2mm2s_cmd_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\ is
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/p_0_out\ : STD_LOGIC;
  signal I_STRT_STRB_GEN_n_28 : STD_LOGIC;
  signal \g0_b10__0_n_0\ : STD_LOGIC;
  signal \g0_b11__0_n_0\ : STD_LOGIC;
  signal \g0_b12__0_n_0\ : STD_LOGIC;
  signal \g0_b13__0_n_0\ : STD_LOGIC;
  signal \g0_b14__0_n_0\ : STD_LOGIC;
  signal \g0_b15__0_n_0\ : STD_LOGIC;
  signal \g0_b17__0_n_0\ : STD_LOGIC;
  signal \g0_b18__0_n_0\ : STD_LOGIC;
  signal \g0_b19__0_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_10_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_11_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_12_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_6_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_7_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_8_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_9_n_0\ : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal \g0_b20__0_n_0\ : STD_LOGIC;
  signal \g0_b21__0_n_0\ : STD_LOGIC;
  signal \g0_b22__0_n_0\ : STD_LOGIC;
  signal \g0_b23__0_n_0\ : STD_LOGIC;
  signal \g0_b24__0_n_0\ : STD_LOGIC;
  signal \g0_b25__0_n_0\ : STD_LOGIC;
  signal \g0_b26__0_n_0\ : STD_LOGIC;
  signal \g0_b27__0_n_0\ : STD_LOGIC;
  signal \g0_b28__0_n_0\ : STD_LOGIC;
  signal \g0_b29__0_n_0\ : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal \g0_b30__0_n_0\ : STD_LOGIC;
  signal \g0_b31__0_n_0\ : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal \g0_b8__0_n_0\ : STD_LOGIC;
  signal \g0_b9__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_1_out\ : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal \sig_brst_cnt_eq_one_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_one_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_one_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_one_ireg1_i_5__0_n_0\ : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\ : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \sig_btt_cntr_im00_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__3_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__4_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_im0[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal \sig_calc_error_pushed_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2dre_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_end_offset_un : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \sig_first_xfer_im0_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_input_burst_type_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_input_eof_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal \sig_input_reg_empty_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal \sig_ld_xfer_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal \sig_ld_xfer_reg_tmp_i_1__0_n_0\ : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal \sig_parent_done_i_1__0_n_0\ : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_pcc_sm_state : signal is "yes";
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal \sig_xfer_reg_empty_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_i_/i_/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][1]_srl4_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \g0_b10__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \g0_b11__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g0_b12__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \g0_b13__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g0_b14__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \g0_b17__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g0_b18__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \g0_b19__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \g0_b1__0_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g0_b1__0_i_8\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g0_b20__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b21__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g0_b22__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \g0_b23__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \g0_b25__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g0_b26__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \g0_b27__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g0_b28__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \g0_b29__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g0_b30__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \g0_b31__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g0_b8__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b9__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_one_ireg1_i_2__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_one_ireg1_i_3__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_one_ireg1_i_4__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_one_ireg1_i_5__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_zero_ireg1_i_2__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_zero_ireg1_i_3__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_zero_ireg1_i_4__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_zero_ireg1_i_5__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_ireg1_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_calc_error_pushed_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[17]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[18]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[19]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[21]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[22]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[23]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[25]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[27]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[28]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[29]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[31]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[8]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1__0\ : label is "soft_lutpair156";
begin
  p_12_out <= \^p_12_out\;
  p_17_out(0) <= \^p_17_out\(0);
  p_1_out <= \^p_1_out\;
  sig_calc_error_reg_reg_0 <= \^sig_calc_error_reg_reg_0\;
\FSM_sequential_sig_pcc_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD3F00FFDD3F33FF"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_pcc_sm_state(1),
      I2 => \FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0\,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_push_input_reg11_out,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_parent_done,
      I1 => sig_calc_error_pushed,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0A8A00AA000A0"
    )
        port map (
      I0 => \FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => sig_push_input_reg11_out,
      I5 => sig_pcc_sm_state(2),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(0),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F333F3300002E22"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_n_0,
      I1 => \^p_12_out\,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      I4 => \^p_1_out\,
      I5 => sig_wr_fifo_0,
      O => sig_pop_xfer_reg0_out
    );
\FSM_sequential_sig_pcc_sm_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAA"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(1),
      O => \FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0\,
      Q => sig_pcc_sm_state(0),
      R => sig_mmap_reset_reg
    );
\FSM_sequential_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0\,
      Q => sig_pcc_sm_state(1),
      R => sig_mmap_reset_reg
    );
\FSM_sequential_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0\,
      Q => sig_pcc_sm_state(2),
      R => sig_mmap_reset_reg
    );
\FSM_sequential_sig_sm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_mm2s_interr,
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      I3 => sig_s2mm_interr,
      I4 => p_35_out,
      O => \cntlr2reg_interr_set0__2\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(59)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(58)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(57)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(56)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(55)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(54)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(53)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(52)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(51)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(50)
    );
\INFERRED_GEN.data_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => \^sig_calc_error_reg_reg_0\,
      O => \in\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(49)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(48)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \in\(0)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(47)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(46)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \sig_next_addr_reg_reg[31]\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(45)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \sig_next_addr_reg_reg[31]\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(44)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \sig_next_addr_reg_reg[31]\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(43)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \sig_next_addr_reg_reg[31]\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(42)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \sig_next_addr_reg_reg[31]\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(41)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \sig_next_addr_reg_reg[31]\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(40)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \sig_next_addr_reg_reg[31]\(25)
    );
\INFERRED_GEN.data_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF1FFF1FFF1F"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_no_btt_residue_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_addr_aligned_ireg1,
      O => \in\(66)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(39)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \sig_next_addr_reg_reg[31]\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(38)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \sig_next_addr_reg_reg[31]\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(37)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \sig_next_addr_reg_reg[31]\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(36)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \sig_next_addr_reg_reg[31]\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(35)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \sig_next_addr_reg_reg[31]\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(34)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \sig_next_addr_reg_reg[31]\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(33)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \sig_next_addr_reg_reg[31]\(18)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F808F808080"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_brst_cnt_eq_one_ireg1,
      I2 => sig_no_btt_residue_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \sig_next_addr_reg_reg[31]\(17)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => \in\(32)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \sig_next_addr_reg_reg[31]\(16)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => \in\(31)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \sig_next_addr_reg_reg[31]\(15)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => \in\(30)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => sig_last_xfer_valid_im1,
      O => \in\(65)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \sig_next_addr_reg_reg[31]\(14)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => \in\(29)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \sig_next_addr_reg_reg[31]\(13)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => \in\(28)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \sig_next_addr_reg_reg[31]\(12)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => \in\(27)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \sig_next_addr_reg_reg[31]\(11)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => \in\(26)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \sig_next_addr_reg_reg[31]\(10)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => \in\(25)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \sig_next_addr_reg_reg[31]\(9)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => \in\(24)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \sig_next_addr_reg_reg[31]\(8)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => \in\(23)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \sig_next_addr_reg_reg[31]\(7)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => \in\(22)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \sig_next_addr_reg_reg[31]\(6)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => \in\(21)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \sig_next_addr_reg_reg[31]\(5)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => \in\(20)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \sig_next_addr_reg_reg[31]\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => \in\(19)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \sig_next_addr_reg_reg[31]\(3)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => \in\(18)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \sig_next_addr_reg_reg[31]\(2)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => \in\(17)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \sig_next_addr_reg_reg[31]\(1)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => \in\(16)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => \in\(15)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \sig_next_addr_reg_reg[31]\(0)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => \in\(14)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => \in\(13)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => \in\(12)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => \in\(11)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => \in\(10)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(64)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => \in\(9)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => \in\(8)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => \in\(7)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => \in\(6)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => \in\(5)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \in\(4)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \in\(3)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \in\(2)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \in\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(63)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(62)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(61)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_xfer_len_eq_0_ireg3,
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => sig_last_xfer_valid_im1,
      O => \in\(60)
    );
I_STRT_STRB_GEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2
     port map (
      D(28 downto 15) => sig_xfer_strt_strb_im2(30 downto 17),
      D(14 downto 1) => sig_xfer_strt_strb_im2(14 downto 1),
      D(0) => I_STRT_STRB_GEN_n_28,
      Q(4 downto 0) => sig_strbgen_addr_ireg2(4 downto 0),
      \out\(13) => \g0_b29__0_n_0\,
      \out\(12) => \g0_b27__0_n_0\,
      \out\(11) => \g0_b25__0_n_0\,
      \out\(10) => \g0_b23__0_n_0\,
      \out\(9) => \g0_b21__0_n_0\,
      \out\(8) => \g0_b19__0_n_0\,
      \out\(7) => \g0_b17__0_n_0\,
      \out\(6) => \g0_b13__0_n_0\,
      \out\(5) => \g0_b11__0_n_0\,
      \out\(4) => \g0_b9__0_n_0\,
      \out\(3) => \g0_b7__0_n_0\,
      \out\(2) => \g0_b5__0_n_0\,
      \out\(1) => \g0_b3__0_n_0\,
      \out\(0) => \g0_b1__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]\ => \g0_b2__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_0\ => \g0_b6__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_1\ => \g0_b10__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_2\ => \g0_b14__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_3\ => \g0_b18__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_4\ => \g0_b22__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_5\ => \g0_b26__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[1]_6\ => \g0_b30__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[2]\ => \g0_b4__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[2]_0\ => \g0_b12__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[2]_1\ => \g0_b20__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[2]_2\ => \g0_b28__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[3]\ => \g0_b8__0_n_0\,
      \sig_strbgen_addr_ireg2_reg[3]_0\ => \g0_b24__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \I_CMD_STATUS/I_CMD_FIFO/p_0_out\,
      I1 => p_16_out,
      I2 => cntl2mm2s_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => sig_calc_error_pushed,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_init_done,
      O => \I_CMD_STATUS/I_CMD_FIFO/p_0_out\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C808C8C8"
    )
        port map (
      I0 => sig_sm_ld_cmd_reg(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_calc_error_pushed,
      I4 => sig_input_reg_empty,
      I5 => sig_sm_halt_reg,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\
    );
\g0_b10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b10__0_n_0\
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b11__0_n_0\
    );
\g0_b12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b12__0_n_0\
    );
\g0_b13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b13__0_n_0\
    );
\g0_b14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b14__0_n_0\
    );
\g0_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      I5 => sig_strbgen_addr_ireg2(4),
      O => \g0_b15__0_n_0\
    );
\g0_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => sig_end_offset_un(4),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => sig_strbgen_addr_ireg2(3),
      I5 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(16)
    );
\g0_b17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b17__0_n_0\
    );
\g0_b18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b18__0_n_0\
    );
\g0_b19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b19__0_n_0\
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b1__0_n_0\
    );
\g0_b1__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => \g0_b1__0_i_7_n_0\,
      I2 => sig_strbgen_addr_ireg2(0),
      O => sig_end_offset_un(0)
    );
\g0_b1__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11045546776EFFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \g0_b1__0_i_7_n_0\,
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => \g0_b1__0_i_10_n_0\
    );
\g0_b1__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \g0_b1__0_i_11_n_0\
    );
\g0_b1__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFF0000AAA9"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \g0_b1__0_i_7_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I4 => \g0_b1__0_i_10_n_0\,
      I5 => sig_strbgen_addr_ireg2(3),
      O => \g0_b1__0_i_12_n_0\
    );
\g0_b1__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBEEEEB"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \g0_b1__0_i_7_n_0\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => sig_end_offset_un(1)
    );
\g0_b1__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEEEEBEEEBBBBE"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \g0_b1__0_i_7_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \g0_b1__0_i_8_n_0\,
      O => sig_end_offset_un(2)
    );
\g0_b1__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \g0_b1__0_i_9_n_0\,
      I3 => \g0_b1__0_i_10_n_0\,
      O => sig_end_offset_un(3)
    );
\g0_b1__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DF7E7FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => \g0_b1__0_i_11_n_0\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \g0_b1__0_i_12_n_0\,
      O => sig_end_offset_un(4)
    );
\g0_b1__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFC566A"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => \g0_b1__0_i_12_n_0\,
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \g0_b1__0_i_11_n_0\,
      O => \g0_b1__0_i_6_n_0\
    );
\g0_b1__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \g0_b1__0_i_7_n_0\
    );
\g0_b1__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"52FB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \g0_b1__0_i_7_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      O => \g0_b1__0_i_8_n_0\
    );
\g0_b1__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00AA54"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \g0_b1__0_i_9_n_0\
    );
\g0_b20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b20__0_n_0\
    );
\g0_b21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b21__0_n_0\
    );
\g0_b22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b22__0_n_0\
    );
\g0_b23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b23__0_n_0\
    );
\g0_b24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => \g0_b24__0_n_0\
    );
\g0_b25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b25__0_n_0\
    );
\g0_b26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b26__0_n_0\
    );
\g0_b27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b27__0_n_0\
    );
\g0_b28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b28__0_n_0\
    );
\g0_b29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b29__0_n_0\
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b2__0_n_0\
    );
\g0_b30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b30__0_n_0\
    );
\g0_b31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b31__0_n_0\
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b3__0_n_0\
    );
\g0_b4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b4__0_n_0\
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b5__0_n_0\
    );
\g0_b6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b6__0_n_0\
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b7__0_n_0\
    );
\g0_b8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => \g0_b8__0_n_0\
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b9__0_n_0\
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__0_n_0\,
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3) => \i__carry_i_2__0_n_0\,
      S(2) => \i__carry_i_3__0_n_0\,
      S(1) => \i__carry_i_4__0_n_0\,
      S(0) => \i__carry_i_5__0_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \NLW_i_/i_/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(48),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(47),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(46),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(45),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(52),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(51),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(50),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(49),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(56),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(55),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(54),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(53),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(41),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(44),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(43),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(42),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555C55555"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => Q(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \^sig_calc_error_reg_reg_0\,
      O => \i__carry_i_5__0_n_0\
    );
\sig_addr_aligned_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(4),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => p_1_in,
      I2 => sig_pop_xfer_reg0_out,
      I3 => sig_predict_addr_lsh_ireg3(15),
      O => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__0_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__0_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__0_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__0_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1__0_n_0\,
      D => \i_/i_/i__carry__1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(25),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => \p_1_in__0\(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(35),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => \p_1_in__0\(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(36),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => \p_1_in__0\(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(37),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => \p_1_in__0\(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(38),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => \p_1_in__0\(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(39),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => \p_1_in__0\(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(40),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \p_1_in__0\(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(26),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => \p_1_in__0\(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(27),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => \p_1_in__0\(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(28),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => \p_1_in__0\(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(29),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => \p_1_in__0\(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(30),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => \p_1_in__0\(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(31),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => \p_1_in__0\(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(32),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => \p_1_in__0\(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(33),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => \p_1_in__0\(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(34),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => \p_1_in__0\(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(15),
      Q => p_1_in,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \p_1_in__0\(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_push_input_reg11_out
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_mmap_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_mmap_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sig_mbaa_addr_cntr_slice_im0(4),
      O(3 downto 2) => \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_adjusted_addr_incr_im1(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0\
    );
\sig_brst_cnt_eq_one_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_brst_cnt_eq_one_ireg1_i_2__0_n_0\,
      I2 => \sig_brst_cnt_eq_one_ireg1_i_3__0_n_0\,
      I3 => \sig_brst_cnt_eq_one_ireg1_i_4__0_n_0\,
      I4 => \sig_brst_cnt_eq_one_ireg1_i_5__0_n_0\,
      O => sig_brst_cnt_eq_one_im0
    );
\sig_brst_cnt_eq_one_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => \sig_brst_cnt_eq_one_ireg1_i_2__0_n_0\
    );
\sig_brst_cnt_eq_one_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_brst_cnt_eq_one_ireg1_i_3__0_n_0\
    );
\sig_brst_cnt_eq_one_ireg1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_brst_cnt_eq_one_ireg1_i_4__0_n_0\
    );
\sig_brst_cnt_eq_one_ireg1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_brst_cnt_eq_one_ireg1_i_5__0_n_0\
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_mmap_reset_reg
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\,
      I2 => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\,
      I3 => \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\,
      I4 => \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\,
      O => sig_brst_cnt_eq_zero_im0
    );
\sig_brst_cnt_eq_zero_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_mmap_reset_reg
    );
sig_btt_cntr_im00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_im00_carry_n_0,
      CO(2) => sig_btt_cntr_im00_carry_n_1,
      CO(1) => sig_btt_cntr_im00_carry_n_2,
      CO(0) => sig_btt_cntr_im00_carry_n_3,
      CYINIT => '1',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[3]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[2]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[1]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => \sig_btt_cntr_im00_carry_i_1__0_n_0\,
      S(2) => \sig_btt_cntr_im00_carry_i_2__0_n_0\,
      S(1) => \sig_btt_cntr_im00_carry_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im00_carry_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_im00_carry_n_0,
      CO(3) => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[7]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[6]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[5]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \sig_btt_cntr_im00_carry__0_i_1__0_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__0_i_2__0_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__0_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__0_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => \sig_btt_cntr_im00_carry__0_i_1__0_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_btt_cntr_im00_carry__0_i_2__0_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_btt_cntr_im00_carry__0_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_btt_cntr_im00_carry__0_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[11]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[10]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[9]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \sig_btt_cntr_im00_carry__1_i_1__0_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__1_i_2__0_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__1_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__1_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_btt_cntr_im00_carry__1_i_1__0_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_cntr_im00_carry__1_i_2__0_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => \sig_btt_cntr_im00_carry__1_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_cntr_im00_carry__1_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__2_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[15]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[14]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[13]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \sig_btt_cntr_im00_carry__2_i_1__0_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__2_i_2__0_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__2_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__2_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      O => \sig_btt_cntr_im00_carry__2_i_1__0_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      O => \sig_btt_cntr_im00_carry__2_i_2__0_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => \sig_btt_cntr_im00_carry__2_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => \sig_btt_cntr_im00_carry__2_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__2_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__3_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__3_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__3_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[19]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[18]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[17]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \sig_btt_cntr_im00_carry__3_i_1__0_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__3_i_2__0_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__3_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__3_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_btt_cntr_im00_carry__3_i_1__0_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      O => \sig_btt_cntr_im00_carry__3_i_2__0_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      O => \sig_btt_cntr_im00_carry__3_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_btt_cntr_im00_carry__3_i_4__0_n_0\
    );
\sig_btt_cntr_im00_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__3_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_im00_carry__4_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[21]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O(3) => \NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => '0',
      S(2) => \sig_btt_cntr_im00_carry__4_i_1__0_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__4_i_2__0_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__4_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      O => \sig_btt_cntr_im00_carry__4_i_1__0_n_0\
    );
\sig_btt_cntr_im00_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => \sig_btt_cntr_im00_carry__4_i_2__0_n_0\
    );
\sig_btt_cntr_im00_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_btt_cntr_im00_carry__4_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_btt_cntr_im00_carry_i_1__0_n_0\
    );
\sig_btt_cntr_im00_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_btt_cntr_im00_carry_i_2__0_n_0\
    );
\sig_btt_cntr_im00_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_btt_cntr_im00_carry_i_3__0_n_0\
    );
\sig_btt_cntr_im00_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_btt_cntr_im00_carry_i_4__0_n_0\
    );
\sig_btt_cntr_im0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => sig_btt_cntr_im00(0),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[0]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(10),
      I1 => sig_btt_cntr_im00(10),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[10]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(11),
      I1 => sig_btt_cntr_im00(11),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[11]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(12),
      I1 => sig_btt_cntr_im00(12),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[12]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(13),
      I1 => sig_btt_cntr_im00(13),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[13]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(14),
      I1 => sig_btt_cntr_im00(14),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[14]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(15),
      I1 => sig_btt_cntr_im00(15),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[15]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(16),
      I1 => sig_btt_cntr_im00(16),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[16]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(17),
      I1 => sig_btt_cntr_im00(17),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[17]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(18),
      I1 => sig_btt_cntr_im00(18),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[18]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(19),
      I1 => sig_btt_cntr_im00(19),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[19]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(1),
      I1 => sig_btt_cntr_im00(1),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[1]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(20),
      I1 => sig_btt_cntr_im00(20),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[20]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(21),
      I1 => sig_btt_cntr_im00(21),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[21]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFEFEFEE"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_wr_fifo_0,
      I2 => \^p_1_out\,
      I3 => sig_wr_fifo,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => \^p_12_out\,
      O => \sig_btt_cntr_im0[22]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(22),
      I1 => sig_btt_cntr_im00(22),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[22]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => sig_btt_cntr_im00(2),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[2]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(3),
      I1 => sig_btt_cntr_im00(3),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[3]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(4),
      I1 => sig_btt_cntr_im00(4),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[4]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(5),
      I1 => sig_btt_cntr_im00(5),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[5]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(6),
      I1 => sig_btt_cntr_im00(6),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[6]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(7),
      I1 => sig_btt_cntr_im00(7),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[7]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(8),
      I1 => sig_btt_cntr_im00(8),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[8]_i_1__0_n_0\
    );
\sig_btt_cntr_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACCCCCCCCCC"
    )
        port map (
      I0 => Q(9),
      I1 => sig_btt_cntr_im00(9),
      I2 => \^sig_calc_error_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[9]_i_1__0_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[0]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[10]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[11]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[12]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[13]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[14]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[15]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[16]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[17]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[18]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[19]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[1]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[20]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[21]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[22]_i_2__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[2]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[3]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[4]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[5]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[6]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[7]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[8]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_cntr_im0[22]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0[9]_i_1__0_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_mmap_reset_reg
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0\,
      I1 => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\,
      I2 => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\,
      I3 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0210084020048001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0\,
      I2 => \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_mmap_reset_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\,
      DI(1) => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\,
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\,
      S(2) => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\,
      S(1) => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\,
      S(0) => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I3 => \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001666866680001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_mmap_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => sig_mmap_reset_reg
    );
\sig_calc_error_pushed_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => \sig_calc_error_pushed_i_1__0_n_0\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_pushed_i_1__0_n_0\,
      Q => sig_calc_error_pushed,
      R => sig_mmap_reset_reg
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => \^sig_calc_error_reg_reg_0\,
      O => \sig_calc_error_reg_i_1__0_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_reg_i_1__0_n_0\,
      Q => \^sig_calc_error_reg_reg_0\,
      R => sig_mmap_reset_reg
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^p_12_out\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo,
      I5 => sig_mmap_reset_reg,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^p_12_out\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_0,
      I5 => sig_mmap_reset_reg,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^p_1_out\,
      R => '0'
    );
\sig_cmd2dre_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => sig_mmap_reset_reg,
      O => \sig_cmd2dre_valid_i_1__0_n_0\
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2dre_valid_i_1__0_n_0\,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF808F8080000"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\,
      O => \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF808F8080000"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\,
      O => \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => sig_mmap_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => sig_mmap_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => sig_mmap_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => sig_mmap_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => sig_mmap_reset_reg
    );
\sig_first_xfer_im0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg11_out,
      I2 => sig_pop_xfer_reg0_out,
      I3 => sig_mmap_reset_reg,
      O => \sig_first_xfer_im0_i_1__0_n_0\
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_first_xfer_im0_i_1__0_n_0\,
      Q => sig_first_xfer_im0,
      R => '0'
    );
\sig_input_burst_type_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^p_17_out\(0),
      I1 => sig_push_input_reg11_out,
      I2 => Q(23),
      I3 => sig_sm_pop_input_reg,
      I4 => sig_mmap_reset_reg,
      I5 => sig_calc_error_pushed,
      O => \sig_input_burst_type_reg_i_1__0_n_0\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_input_burst_type_reg_i_1__0_n_0\,
      Q => \^p_17_out\(0),
      R => '0'
    );
\sig_input_eof_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => sig_push_input_reg11_out,
      I2 => Q(24),
      I3 => sig_sm_pop_input_reg,
      I4 => sig_mmap_reset_reg,
      I5 => sig_calc_error_pushed,
      O => \sig_input_eof_reg_i_1__0_n_0\
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_input_eof_reg_i_1__0_n_0\,
      Q => sig_input_eof_reg_reg_n_0,
      R => '0'
    );
\sig_input_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_push_input_reg11_out,
      I2 => sig_sm_pop_input_reg,
      I3 => sig_mmap_reset_reg,
      I4 => sig_calc_error_pushed,
      O => \sig_input_reg_empty_i_1__0_n_0\
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_input_reg_empty_i_1__0_n_0\,
      Q => sig_input_reg_empty,
      R => '0'
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_last_addr_offset_im2__0\(4)
    );
\sig_ld_xfer_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002FF02"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => sig_mmap_reset_reg,
      O => \sig_ld_xfer_reg_i_1__0_n_0\
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_i_1__0_n_0\,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
\sig_ld_xfer_reg_tmp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pop_xfer_reg0_out,
      I5 => sig_mmap_reset_reg,
      O => \sig_ld_xfer_reg_tmp_i_1__0_n_0\
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_tmp_i_1__0_n_0\,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
\sig_no_btt_residue_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_mmap_reset_reg
    );
\sig_parent_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg11_out,
      I4 => sig_mmap_reset_reg,
      O => \sig_parent_done_i_1__0_n_0\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_parent_done_i_1__0_n_0\,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => sig_mmap_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => sig_mmap_reset_reg
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A181"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_mmap_reset_reg
    );
\sig_sm_ld_calc1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => sig_calc_error_pushed,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => sig_mmap_reset_reg
    );
\sig_sm_ld_calc2_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_mmap_reset_reg
    );
\sig_sm_ld_calc3_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => sig_mmap_reset_reg
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_parent_done,
      I3 => sig_calc_error_pushed,
      I4 => sig_pcc_sm_state(1),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_mmap_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => sig_mmap_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => sig_mmap_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => sig_mmap_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(3),
      Q => sig_strbgen_addr_ireg2(3),
      R => sig_mmap_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(4),
      Q => sig_strbgen_addr_ireg2(4),
      R => sig_mmap_reset_reg
    );
\sig_strbgen_bytes_ireg2[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABBAAAAAAAA"
    )
        port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(6),
      I3 => sig_first_xfer_im0,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      I5 => sig_sm_ld_calc2_reg,
      O => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7577AAAA2022"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(6),
      I3 => sig_first_xfer_im0,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      O => \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(4),
      Q => sig_xfer_end_strb_ireg3(16),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(17),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(18),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(19),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(20),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(21),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(22),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(23),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(24),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(25),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(26),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(27),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(28),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(29),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(30),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(31),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(8),
      R => sig_mmap_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => sig_mmap_reset_reg
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => sig_mmap_reset_reg
    );
\sig_xfer_reg_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_mmap_reset_reg,
      O => \sig_xfer_reg_empty_i_1__0_n_0\
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_xfer_reg_empty_i_1__0_n_0\,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => I_STRT_STRB_GEN_n_28,
      Q => sig_xfer_strt_strb_ireg3(0),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \g0_b15__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \g0_b31__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(31),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => sig_mmap_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => sig_mmap_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd2addr_valid_reg => \^sel\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36 downto 0) => \out\(36 downto 0),
      p_12_out => p_12_out,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_10 is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_10 : entity is "srl_fifo_rbu_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_10 is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd2addr_valid_reg => \^sel\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_12
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36 downto 0) => \out\(36 downto 0),
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    \sig_advance_pipe13_out__1\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_10 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_11 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  sel <= \^sel\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_4
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      FIFO_Full_reg(1) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      FIFO_Full_reg(0) => CNTR_INCR_DECR_ADDN_F_I_n_11,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      Q(7 downto 0) => Q(7 downto 0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_advance_pipe13_out__1\ => \sig_advance_pipe13_out__1\,
      sig_cmd2data_valid_reg => \^sel\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr_reg[2]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_11,
      Q(0) => Q(0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(67 downto 0) => \out\(67 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_first_dbeat => sig_first_dbeat,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => \^sig_dqual_reg_empty_reg\,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^sel\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_decr_addr_posted_cntr5_out : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[3]_i_3\ : label is "soft_lutpair215";
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_bvalid => m_axi_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_aclk => m_axi_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      \out\(0) => \out\(0),
      sel => sig_wr_fifo,
      sig_wsc2stat_status(1 downto 0) => sig_wsc2stat_status(1 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_data2addr_stop_req,
      O => m_axi_bready
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD22222222DDDD"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD22FF00FF0022DD"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE7FFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => sig_posted_to_axi_reg,
      I5 => sig_decr_addr_posted_cntr5_out,
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F0F0F0F0F0F02D"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(2)
    );
\sig_addr_posted_cntr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_bvalid,
      O => sig_decr_addr_posted_cntr5_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_0\
     port map (
      D(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_1\ => DYNSHREG_F_I_n_3,
      Q(3) => sig_rd_empty,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_3,
      \INFERRED_GEN.cnt_i_reg[0]_0\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\(3) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]_0\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \INFERRED_GEN.cnt_i_reg[3]_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status(0) => sig_wsc2stat_status(0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_data2rst_stop_cmplt : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_12 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_13 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  sel <= \^sel\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      FIFO_Full_reg(1) => CNTR_INCR_DECR_ADDN_F_I_n_12,
      FIFO_Full_reg(0) => CNTR_INCR_DECR_ADDN_F_I_n_13,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      p_1_out => p_1_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd2data_valid_reg => \^sel\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_12,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_13,
      Q(0) => Q(0),
      m_axi_aclk => m_axi_aclk,
      \out\(67 downto 0) => \out\(67 downto 0),
      p_1_out => p_1_out,
      sig_calc_error_reg_reg(68 downto 0) => sig_calc_error_reg_reg(68 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_next_calc_error_reg_reg => \^sel\,
      sig_next_sequential_reg_reg => \^sig_dqual_reg_empty_reg\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36 downto 0) => \out\(36 downto 0),
      p_12_out => p_12_out,
      sel => sig_calc_error_reg_reg_0,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_9 is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_9 : entity is "srl_fifo_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_9 is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_10
     port map (
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36 downto 0) => \out\(36 downto 0),
      sel => sig_calc_error_reg_reg_0,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    \sig_advance_pipe13_out__1\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      \out\(67 downto 0) => \out\(67 downto 0),
      sel => sig_next_calc_error_reg_reg,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_advance_pipe13_out__1\ => \sig_advance_pipe13_out__1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr_reg[2]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status(1 downto 0) => sig_wsc2stat_status(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status(0) => sig_wsc2stat_status(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_data2rst_stop_cmplt : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(67 downto 0) => \out\(67 downto 0),
      p_1_out => p_1_out,
      sel => sig_next_calc_error_reg_reg_0,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_calc_error_reg_reg(68 downto 0) => sig_calc_error_reg_reg(68 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^sig_init_done_3\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_done_3 <= \^sig_init_done_3\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36 downto 0) => \out\(36 downto 0),
      p_12_out => p_12_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sel,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_stream_rst => sig_stream_rst
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_3\,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => \sig_inhibit_rdy_n_i_1__3_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__3_n_0\,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done_3\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_8\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_8\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_8\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_9
     port map (
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36 downto 0) => \out\(36 downto 0),
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    sig_init_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    \sig_advance_pipe13_out__1\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      \out\(67 downto 0) => \out\(67 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_advance_pipe13_out__1\ => \sig_advance_pipe13_out__1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr_reg[2]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sel,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__2_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__2_n_0\,
      Q => sig_inhibit_rdy_n,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  port (
    sig_init_done_1 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_1\ : STD_LOGIC;
begin
  sig_init_done_1 <= \^sig_init_done_1\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status(1 downto 0) => sig_wsc2stat_status(1 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_1\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__4_n_0\ : STD_LOGIC;
  signal \^sig_init_done_2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done_2 <= \^sig_init_done_2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status(0) => sig_wsc2stat_status(0)
    );
\sig_inhibit_rdy_n_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_2\,
      I1 => \^sig_inhibit_rdy_n\,
      O => \sig_inhibit_rdy_n_i_1__4_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__4_n_0\,
      Q => \^sig_inhibit_rdy_n\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  port (
    sig_init_done_4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sel : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_last_dbeat__1\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_data2rst_stop_cmplt : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_first_dbeat1__0\ : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_init_done_4\ : STD_LOGIC;
begin
  sig_init_done_4 <= \^sig_init_done_4\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(67 downto 0) => \out\(67 downto 0),
      p_1_out => p_1_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_calc_error_reg_reg(68 downto 0) => sig_calc_error_reg_reg(68 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_0 => sel,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_4\,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__1_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__1_n_0\,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg,
      Q => \^sig_init_done_4\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_addr_valid_reg_i_1_n_0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_8\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36) => p_1_out(50),
      \out\(35 downto 34) => p_1_out(47 downto 46),
      \out\(33) => p_1_out(44),
      \out\(32 downto 0) => p_1_out(36 downto 4),
      sel => sig_wr_fifo,
      sig_addr_reg_empty_reg => \^sig_addr_reg_empty\,
      sig_addr_valid_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_init_done => sig_init_done,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_addr_valid_reg_i_1_n_0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_addr_reg_full,
      R => sig_addr_valid_reg_i_1_n_0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => m_axi_arready,
      I1 => sig_addr_reg_full,
      I2 => \^sig_addr2rsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_addr_valid_reg_i_1_n_0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => m_axi_arvalid,
      R => sig_addr_valid_reg_i_1_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(4),
      Q => m_axi_araddr(0),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(14),
      Q => m_axi_araddr(10),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(15),
      Q => m_axi_araddr(11),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(16),
      Q => m_axi_araddr(12),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(17),
      Q => m_axi_araddr(13),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(18),
      Q => m_axi_araddr(14),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(19),
      Q => m_axi_araddr(15),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(20),
      Q => m_axi_araddr(16),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(21),
      Q => m_axi_araddr(17),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(22),
      Q => m_axi_araddr(18),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(23),
      Q => m_axi_araddr(19),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(5),
      Q => m_axi_araddr(1),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(24),
      Q => m_axi_araddr(20),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(25),
      Q => m_axi_araddr(21),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(26),
      Q => m_axi_araddr(22),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(27),
      Q => m_axi_araddr(23),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(28),
      Q => m_axi_araddr(24),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(29),
      Q => m_axi_araddr(25),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(30),
      Q => m_axi_araddr(26),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(31),
      Q => m_axi_araddr(27),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(32),
      Q => m_axi_araddr(28),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(33),
      Q => m_axi_araddr(29),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(6),
      Q => m_axi_araddr(2),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(34),
      Q => m_axi_araddr(30),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(35),
      Q => m_axi_araddr(31),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(7),
      Q => m_axi_araddr(3),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(8),
      Q => m_axi_araddr(4),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(9),
      Q => m_axi_araddr(5),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(10),
      Q => m_axi_araddr(6),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(11),
      Q => m_axi_araddr(7),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(12),
      Q => m_axi_araddr(8),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(13),
      Q => m_axi_araddr(9),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(47),
      Q => m_axi_arburst(0),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(36),
      Q => m_axi_arlen(0),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(44),
      Q => m_axi_arsize(0),
      R => sig_addr_valid_reg_i_1_n_0
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(46),
      Q => m_axi_arsize(1),
      R => sig_addr_valid_reg_i_1_n_0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_posted_to_axi_2,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_posted_to_axi,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_wsc2rst_stop_cmplt : in STD_LOGIC;
    sig_data2addr_stop_req_0 : in STD_LOGIC;
    sig_data2rst_stop_cmplt : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_addr_valid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(36) => p_1_out(50),
      \out\(35 downto 34) => p_1_out(47 downto 46),
      \out\(33) => p_1_out(44),
      \out\(32 downto 0) => p_1_out(36 downto 4),
      p_12_out => p_12_out,
      sel => sig_wr_fifo,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_done_3 => sig_init_done_3,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_addr_valid_reg_i_1__0_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_addr_reg_full,
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => m_axi_awready,
      I1 => sig_addr_reg_full,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_addr_valid_reg_i_1__0_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => m_axi_awvalid,
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8000000"
    )
        port map (
      I0 => sig_wsc2rst_stop_cmplt,
      I1 => sig_addr_reg_empty,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_data2addr_stop_req_0,
      I4 => sig_data2rst_stop_cmplt,
      I5 => p_18_out,
      O => sig_halt_cmplt_reg
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(4),
      Q => m_axi_awaddr(0),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(14),
      Q => m_axi_awaddr(10),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(15),
      Q => m_axi_awaddr(11),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(16),
      Q => m_axi_awaddr(12),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(17),
      Q => m_axi_awaddr(13),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(18),
      Q => m_axi_awaddr(14),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(19),
      Q => m_axi_awaddr(15),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(20),
      Q => m_axi_awaddr(16),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(21),
      Q => m_axi_awaddr(17),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(22),
      Q => m_axi_awaddr(18),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(23),
      Q => m_axi_awaddr(19),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(5),
      Q => m_axi_awaddr(1),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(24),
      Q => m_axi_awaddr(20),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(25),
      Q => m_axi_awaddr(21),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(26),
      Q => m_axi_awaddr(22),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(27),
      Q => m_axi_awaddr(23),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(28),
      Q => m_axi_awaddr(24),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(29),
      Q => m_axi_awaddr(25),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(30),
      Q => m_axi_awaddr(26),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(31),
      Q => m_axi_awaddr(27),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(32),
      Q => m_axi_awaddr(28),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(33),
      Q => m_axi_awaddr(29),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(6),
      Q => m_axi_awaddr(2),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(34),
      Q => m_axi_awaddr(30),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(35),
      Q => m_axi_awaddr(31),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(7),
      Q => m_axi_awaddr(3),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(8),
      Q => m_axi_awaddr(4),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(9),
      Q => m_axi_awaddr(5),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(10),
      Q => m_axi_awaddr(6),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(11),
      Q => m_axi_awaddr(7),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(12),
      Q => m_axi_awaddr(8),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(13),
      Q => m_axi_awaddr(9),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(47),
      Q => m_axi_awburst(0),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(36),
      Q => m_axi_awlen(0),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(44),
      Q => m_axi_awsize(0),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      D => p_1_out(46),
      Q => m_axi_awsize(1),
      R => \sig_addr_valid_reg_i_1__0_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_posted_to_axi_2,
      R => sig_stream_rst
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_posted_to_axi,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    sig_data2rsc_calc_err : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_halt_reg_dly1_reg : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_tlast_error : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_rd_sts_reg : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    \sig_advance_pipe13_out__1\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    sig_dbeat_cntr_eq_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat13_out__0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\ : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 );
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_82\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_84\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_20_out : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr_eq_0__1\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 85 downto 17 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_full_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2rsc_calc_err\ : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2rst_stop_cmplt : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_11_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_12_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_13_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_14_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_15_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_16_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal \sig_first_dbeat1__0\ : STD_LOGIC;
  signal \^sig_halt_reg_dly1_reg\ : STD_LOGIC;
  signal \sig_last_dbeat__1\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_reg_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_7_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg_0 : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal \^sig_tlast_error\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_8 : label is "soft_lutpair103";
begin
  sig_data2rsc_calc_err <= \^sig_data2rsc_calc_err\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_halt_reg_dly1_reg <= \^sig_halt_reg_dly1_reg\;
  sig_tlast_error <= \^sig_tlast_error\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(0) => p_1_in(0),
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      \out\(67 downto 64) => sig_cmd_fifo_data_out(85 downto 82),
      \out\(63 downto 0) => sig_cmd_fifo_data_out(80 downto 17),
      sel => sig_wr_fifo,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_advance_pipe13_out__1\ => \sig_advance_pipe13_out__1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_init_done => sig_init_done,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_84\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_82\,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_tlast_error\,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5555A8"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_reg_n_0,
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA04DFA0"
    )
        port map (
      I0 => \out\,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC8ECCC"
    )
        port map (
      I0 => \out\,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rvalid,
      I2 => m_axi_rresp(0),
      I3 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => \^sig_data2rsc_calc_err\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^sig_data2rsc_calc_err\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00FFFF"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      I3 => sig_rsc2data_ready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_next_calc_error_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => sig_data2rsc_valid,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rvalid,
      I2 => m_axi_rresp(0),
      I3 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500400015004000"
    )
        port map (
      I0 => \^sig_halt_reg_dly1_reg\,
      I1 => sig_next_eof_reg,
      I2 => sig_dbeat_cntr_eq_0,
      I3 => \sig_good_mmap_dbeat13_out__0\,
      I4 => p_20_out,
      I5 => CO(0),
      O => \^sig_tlast_error\
    );
sig_data2wsc_cmd_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^sig_halt_reg_dly1_reg\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => \sig_addr_posted_cntr_eq_0__1\,
      I4 => m_axi_rlast,
      I5 => sig_next_eof_reg_0,
      O => p_20_out
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \sig_good_mmap_dbeat10_out__0\,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => \sig_dbeat_cntr[7]_i_5_n_0\,
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(3),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => p_1_in(0),
      Q => sig_dbeat_cntr(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(3),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_dbeat_cntr(4),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => sig_dbeat_cntr(5),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_dbeat_cntr(6),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_81\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      Q => sig_dbeat_cntr(7),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_end_stbs_match_err2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__0_i_5_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__0_i_6_n_0\,
      I2 => \sig_end_stbs_match_err2_carry__0_i_7_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(3)
    );
\sig_end_stbs_match_err2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(19),
      I1 => sig_next_strt_strb_reg(19),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(19),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_10_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(15),
      I1 => sig_next_strt_strb_reg(15),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(15),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_11_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(17),
      I1 => sig_next_strt_strb_reg(17),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(17),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_12_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(16),
      I1 => sig_next_strt_strb_reg(16),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(16),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_13_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(12),
      I1 => sig_next_strt_strb_reg(12),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(12),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_14_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(14),
      I1 => sig_next_strt_strb_reg(14),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(14),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_15_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(13),
      I1 => sig_next_strt_strb_reg(13),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(13),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_16_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__0_i_8_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__0_i_9_n_0\,
      I2 => \sig_end_stbs_match_err2_carry__0_i_10_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(2)
    );
\sig_end_stbs_match_err2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__0_i_11_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__0_i_12_n_0\,
      I2 => \sig_end_stbs_match_err2_carry__0_i_13_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(1)
    );
\sig_end_stbs_match_err2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__0_i_14_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__0_i_15_n_0\,
      I2 => \sig_end_stbs_match_err2_carry__0_i_16_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(0)
    );
\sig_end_stbs_match_err2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(21),
      I1 => sig_next_strt_strb_reg(21),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(21),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_5_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(23),
      I1 => sig_next_strt_strb_reg(23),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(23),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_6_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(22),
      I1 => sig_next_strt_strb_reg(22),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(22),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_7_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(18),
      I1 => sig_next_strt_strb_reg(18),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(18),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_8_n_0\
    );
\sig_end_stbs_match_err2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(20),
      I1 => sig_next_strt_strb_reg(20),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(20),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__0_i_9_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__1_i_4_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__1_i_5_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(2)
    );
\sig_end_stbs_match_err2_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(26),
      I1 => sig_next_strt_strb_reg(26),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(26),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_10_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(25),
      I1 => sig_next_strt_strb_reg(25),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(25),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_11_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__1_i_6_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__1_i_7_n_0\,
      I2 => \sig_end_stbs_match_err2_carry__1_i_8_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(1)
    );
\sig_end_stbs_match_err2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_end_stbs_match_err2_carry__1_i_9_n_0\,
      I1 => \sig_end_stbs_match_err2_carry__1_i_10_n_0\,
      I2 => \sig_end_stbs_match_err2_carry__1_i_11_n_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(0)
    );
\sig_end_stbs_match_err2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(30),
      I1 => sig_next_strt_strb_reg(30),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(30),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_4_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(31),
      I1 => sig_next_strt_strb_reg(31),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(31),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_5_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(27),
      I1 => sig_next_strt_strb_reg(27),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(27),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_6_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(29),
      I1 => sig_next_strt_strb_reg(29),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(29),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_7_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(28),
      I1 => sig_next_strt_strb_reg(28),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(28),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_8_n_0\
    );
\sig_end_stbs_match_err2_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(24),
      I1 => sig_next_strt_strb_reg(24),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(24),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_end_stbs_match_err2_carry__1_i_9_n_0\
    );
sig_end_stbs_match_err2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_stbs_match_err2_carry_i_5_n_0,
      I1 => sig_end_stbs_match_err2_carry_i_6_n_0,
      I2 => sig_end_stbs_match_err2_carry_i_7_n_0,
      O => S(3)
    );
sig_end_stbs_match_err2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(7),
      I1 => sig_next_strt_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(7),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_10_n_0
    );
sig_end_stbs_match_err2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(3),
      I1 => sig_next_strt_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(3),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_11_n_0
    );
sig_end_stbs_match_err2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(5),
      I1 => sig_next_strt_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(5),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_12_n_0
    );
sig_end_stbs_match_err2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(4),
      I1 => sig_next_strt_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(4),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_13_n_0
    );
sig_end_stbs_match_err2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(0),
      I1 => sig_next_strt_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(0),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_14_n_0
    );
sig_end_stbs_match_err2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(2),
      I1 => sig_next_strt_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(2),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_15_n_0
    );
sig_end_stbs_match_err2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(1),
      I1 => sig_next_strt_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(1),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_16_n_0
    );
sig_end_stbs_match_err2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_stbs_match_err2_carry_i_8_n_0,
      I1 => sig_end_stbs_match_err2_carry_i_9_n_0,
      I2 => sig_end_stbs_match_err2_carry_i_10_n_0,
      O => S(2)
    );
sig_end_stbs_match_err2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_stbs_match_err2_carry_i_11_n_0,
      I1 => sig_end_stbs_match_err2_carry_i_12_n_0,
      I2 => sig_end_stbs_match_err2_carry_i_13_n_0,
      O => S(1)
    );
sig_end_stbs_match_err2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_stbs_match_err2_carry_i_14_n_0,
      I1 => sig_end_stbs_match_err2_carry_i_15_n_0,
      I2 => sig_end_stbs_match_err2_carry_i_16_n_0,
      O => S(0)
    );
sig_end_stbs_match_err2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(9),
      I1 => sig_next_strt_strb_reg(9),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(9),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_5_n_0
    );
sig_end_stbs_match_err2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(11),
      I1 => sig_next_strt_strb_reg(11),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(11),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_6_n_0
    );
sig_end_stbs_match_err2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(10),
      I1 => sig_next_strt_strb_reg(10),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(10),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_7_n_0
    );
sig_end_stbs_match_err2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(6),
      I1 => sig_next_strt_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(6),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_8_n_0
    );
sig_end_stbs_match_err2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A959A9A"
    )
        port map (
      I0 => Q(8),
      I1 => sig_next_strt_strb_reg(8),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(8),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => sig_end_stbs_match_err2_carry_i_9_n_0
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_first_dbeat,
      R => '0'
    );
\sig_halt_cmplt_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8880"
    )
        port map (
      I0 => sig_data2rst_stop_cmplt,
      I1 => \^sig_halt_reg_dly1_reg\,
      I2 => sig_addr2rsc_calc_error,
      I3 => sig_addr_reg_empty,
      I4 => p_36_out,
      O => sig_halt_cmplt_reg
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => sig_halt_reg_dly3,
      I1 => sig_next_calc_error_reg,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => sig_data2rst_stop_cmplt
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg,
      Q => \^sig_halt_reg_dly1_reg\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \sig_good_mmap_dbeat10_out__0\,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => \sig_dbeat_cntr[7]_i_5_n_0\,
      O => \sig_first_dbeat1__0\
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_5_n_0\,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      I5 => \sig_good_mmap_dbeat10_out__0\,
      O => \sig_last_dbeat__1\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_84\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg_reg_n_0,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_82\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000E00"
    )
        port map (
      I0 => \^sig_halt_reg_dly1_reg\,
      I1 => m_axi_rvalid,
      I2 => \sig_addr_posted_cntr_eq_0__1\,
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      I5 => sig_data2rsc_valid,
      O => p_19_out
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\,
      I1 => sig_data2rsc_valid,
      I2 => sig_next_calc_error_reg_i_7_n_0,
      I3 => \sig_addr_posted_cntr_eq_0__1\,
      I4 => m_axi_rvalid,
      I5 => \^sig_halt_reg_dly1_reg\,
      O => \sig_dbeat_cntr_reg[0]_0\
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      O => sig_next_calc_error_reg_i_7_n_0
    );
sig_next_calc_error_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr_eq_0__1\
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(85),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(84),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(82),
      Q => sig_next_eof_reg_0,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(49),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(59),
      Q => sig_next_last_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(60),
      Q => sig_next_last_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(61),
      Q => sig_next_last_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(62),
      Q => sig_next_last_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(63),
      Q => sig_next_last_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(64),
      Q => sig_next_last_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(65),
      Q => sig_next_last_strb_reg(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(66),
      Q => sig_next_last_strb_reg(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(67),
      Q => sig_next_last_strb_reg(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(68),
      Q => sig_next_last_strb_reg(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(69),
      Q => sig_next_last_strb_reg(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(70),
      Q => sig_next_last_strb_reg(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(71),
      Q => sig_next_last_strb_reg(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(72),
      Q => sig_next_last_strb_reg(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(73),
      Q => sig_next_last_strb_reg(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(74),
      Q => sig_next_last_strb_reg(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(75),
      Q => sig_next_last_strb_reg(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(76),
      Q => sig_next_last_strb_reg(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(77),
      Q => sig_next_last_strb_reg(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(78),
      Q => sig_next_last_strb_reg(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(51),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(79),
      Q => sig_next_last_strb_reg(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(80),
      Q => sig_next_last_strb_reg(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(53),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(54),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(55),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(56),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(57),
      Q => sig_next_last_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(58),
      Q => sig_next_last_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(83),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_strt_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_strt_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_strt_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_strt_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(31),
      Q => sig_next_strt_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_strt_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_strt_strb_reg(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_strt_strb_reg(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_strt_strb_reg(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(36),
      Q => sig_next_strt_strb_reg(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(37),
      Q => sig_next_strt_strb_reg(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(38),
      Q => sig_next_strt_strb_reg(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(39),
      Q => sig_next_strt_strb_reg(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(40),
      Q => sig_next_strt_strb_reg(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(41),
      Q => sig_next_strt_strb_reg(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(42),
      Q => sig_next_strt_strb_reg(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(43),
      Q => sig_next_strt_strb_reg(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(44),
      Q => sig_next_strt_strb_reg(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(45),
      Q => sig_next_strt_strb_reg(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(46),
      Q => sig_next_strt_strb_reg(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(47),
      Q => sig_next_strt_strb_reg(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(48),
      Q => sig_next_strt_strb_reg(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_strt_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_strt_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_decerr,
      I1 => sig_rsc2stat_status(0),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  port (
    sig_wsc2stat_status : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_halt_reg_dly2_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    sig_wsc2rst_stop_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_mmap_reset_reg_reg_0 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  sig_wsc2stat_status(2 downto 0) <= \^sig_wsc2stat_status\(2 downto 0);
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\
     port map (
      D(2) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\,
      D(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4\,
      D(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\,
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => sig_dcntl_sfifo_out(2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done_2 => sig_init_done_2,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status(0) => \^sig_wsc2stat_status\(0)
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => \^sig_wsc2stat_status\(1),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^sig_wsc2stat_status\(0),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      Q => sig_coelsc_reg_empty,
      S => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => sig_wsc2stat_status_valid,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => \^sig_wsc2stat_status\(2),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_3,
      D(1) => I_WRESP_STATUS_FIFO_n_4,
      D(0) => I_WRESP_STATUS_FIFO_n_5,
      E(0) => I_WRESP_STATUS_FIFO_n_7,
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_1,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_2,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      Q(3 downto 0) => \sig_addr_posted_cntr_reg__0\(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(2),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_done_1 => sig_init_done_1,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_posted_to_axi_reg => \out\,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status(1 downto 0) => \^sig_wsc2stat_status\(2 downto 1)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg__0\(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => \sig_addr_posted_cntr_reg__0\(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => \sig_addr_posted_cntr_reg__0\(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => \sig_addr_posted_cntr_reg__0\(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => \sig_addr_posted_cntr_reg__0\(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000002"
    )
        port map (
      I0 => sig_halt_reg_dly3,
      I1 => \sig_addr_posted_cntr_reg__0\(1),
      I2 => \sig_addr_posted_cntr_reg__0\(0),
      I3 => \sig_addr_posted_cntr_reg__0\(2),
      I4 => \sig_addr_posted_cntr_reg__0\(3),
      I5 => sig_addr2wsc_calc_error,
      O => sig_wsc2rst_stop_cmplt
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_data2addr_stop_req,
      Q => sig_halt_reg_dly2_reg,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(3),
      I1 => \sig_wdc_statcnt_reg__0\(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  port (
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_4 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg_0 : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_1\ : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_wr_fifo_0 : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    sig_data2rst_stop_cmplt : out STD_LOGIC;
    sig_data2skid_wvalid : out STD_LOGIC;
    sig_data2addr_stop_req_0 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \sig_strb_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_halt_reg_dly1_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_last_strb_reg_reg[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_last_strb_reg_reg[30]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \sig_advance_pipe13_out__1\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    sig_tlast_error : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_83\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_84\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal m_axi_rready_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_rready_INST_0_i_3_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 85 downto 17 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_data2rst_stop_cmplt\ : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal \^sig_data2wsc_cmd_cmplt_reg_0\ : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[0]_1\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_n_1\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_n_2\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_n_3\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_n_2\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__1_n_3\ : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_1 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_2 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_3 : STD_LOGIC;
  signal \sig_first_dbeat1__0\ : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal \^sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal \sig_last_dbeat__1\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_reg_out_i_3_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_2_n_0 : STD_LOGIC;
  signal \sig_set_push2wsc0__0\ : STD_LOGIC;
  signal \^sig_strb_skid_reg_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  signal NLW_sig_end_stbs_match_err2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_end_stbs_match_err2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_end_stbs_match_err2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_end_stbs_match_err2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][6]_srl6_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_3 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_3 : label is "soft_lutpair210";
begin
  sig_data2rst_stop_cmplt <= \^sig_data2rst_stop_cmplt\;
  sig_data2wsc_cmd_cmplt_reg_0 <= \^sig_data2wsc_cmd_cmplt_reg_0\;
  \sig_dbeat_cntr_reg[0]_0\ <= \^sig_dbeat_cntr_reg[0]_0\;
  \sig_dbeat_cntr_reg[0]_1\ <= \^sig_dbeat_cntr_reg[0]_1\;
  \sig_good_mmap_dbeat10_out__0\ <= \^sig_good_mmap_dbeat10_out__0\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  \sig_strb_skid_reg_reg[31]\(31 downto 0) <= \^sig_strb_skid_reg_reg[31]\(31 downto 0);
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\,
      Q(7) => \sig_dbeat_cntr_reg_n_0_[7]\,
      Q(6) => \sig_dbeat_cntr_reg_n_0_[6]\,
      Q(5) => \sig_dbeat_cntr_reg_n_0_[5]\,
      Q(4) => \sig_dbeat_cntr_reg_n_0_[4]\,
      Q(3) => \sig_dbeat_cntr_reg_n_0_[3]\,
      Q(2) => \sig_dbeat_cntr_reg_n_0_[2]\,
      Q(1) => \sig_dbeat_cntr_reg_n_0_[1]\,
      Q(0) => \sig_dbeat_cntr_reg_n_0_[0]\,
      m_axi_aclk => m_axi_aclk,
      \out\(67 downto 64) => p_0_out(85 downto 82),
      \out\(63 downto 0) => p_0_out(80 downto 17),
      p_1_out => p_1_out,
      sel => sig_wr_fifo_0,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_calc_error_reg_reg(68 downto 0) => sig_calc_error_reg_reg(68 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rst_stop_cmplt => \^sig_data2rst_stop_cmplt\,
      \sig_dbeat_cntr_reg[0]\ => \^sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[1]\ => \^sig_dbeat_cntr_reg[0]_1\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr[5]_i_2__0_n_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_n_0,
      sig_init_done_4 => sig_init_done_4,
      \sig_last_dbeat__1\ => \sig_last_dbeat__1\,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_84\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_83\,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => m_axi_rready_INST_0_i_2_n_0,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => \^sig_push_to_wsc\,
      I3 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\,
      Q => \^sig_data2wsc_cmd_cmplt_reg_0\,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
        port map (
      I0 => \sig_advance_pipe13_out__1\,
      I1 => sig_data2addr_stop_req,
      I2 => m_axi_rready_INST_0_i_2_n_0,
      I3 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I4 => sig_s_ready_out_reg,
      O => m_axi_rready
    );
m_axi_rready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555575FF"
    )
        port map (
      I0 => m_axi_rready_INST_0_i_3_n_0,
      I1 => sig_posted_to_axi_reg,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      I5 => sig_addr_posted_cntr(1),
      O => m_axi_rready_INST_0_i_2_n_0
    );
m_axi_rready_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      O => m_axi_rready_INST_0_i_3_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_posted_to_axi_reg,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0C2BCF0"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_posted_to_axi_reg,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8EAAA"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_posted_to_axi_reg,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_next_calc_error_reg,
      Q => \in\(2),
      R => sig_push_to_wsc_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_tlast_error,
      I1 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I2 => sig_next_cmd_cmplt_reg,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => sig_push_to_wsc_i_1_n_0
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I1 => sig_tlast_error,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => sig_push_to_wsc_i_1_n_0
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[4]\,
      O => \sig_dbeat_cntr[5]_i_2__0_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I5 => \sig_dbeat_cntr_reg_n_0_[5]\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => \sig_dbeat_cntr_reg_n_0_[0]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => \sig_dbeat_cntr_reg_n_0_[1]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => \sig_dbeat_cntr_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => \sig_dbeat_cntr_reg_n_0_[3]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => \sig_dbeat_cntr_reg_n_0_[4]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => \sig_dbeat_cntr_reg_n_0_[5]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => \sig_dbeat_cntr_reg_n_0_[6]\,
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      Q => \sig_dbeat_cntr_reg_n_0_[7]\,
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_end_stbs_match_err2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_end_stbs_match_err2_carry_n_0,
      CO(2) => sig_end_stbs_match_err2_carry_n_1,
      CO(1) => sig_end_stbs_match_err2_carry_n_2,
      CO(0) => sig_end_stbs_match_err2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_sig_end_stbs_match_err2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sig_end_stbs_match_err2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_end_stbs_match_err2_carry_n_0,
      CO(3) => \sig_end_stbs_match_err2_carry__0_n_0\,
      CO(2) => \sig_end_stbs_match_err2_carry__0_n_1\,
      CO(1) => \sig_end_stbs_match_err2_carry__0_n_2\,
      CO(0) => \sig_end_stbs_match_err2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_sig_end_stbs_match_err2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sig_next_last_strb_reg_reg[21]_0\(3 downto 0)
    );
\sig_end_stbs_match_err2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_end_stbs_match_err2_carry__0_n_0\,
      CO(3) => \NLW_sig_end_stbs_match_err2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \sig_end_stbs_match_err2_carry__1_n_2\,
      CO(0) => \sig_end_stbs_match_err2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_sig_end_stbs_match_err2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \sig_next_last_strb_reg_reg[30]_0\(2 downto 0)
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I1 => sig_data2addr_stop_req,
      O => sig_data2addr_stop_req_0
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0002"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_next_calc_error_reg,
      O => \^sig_data2rst_stop_cmplt\
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1_reg,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I4 => sig_last_reg_out_i_3_n_0,
      I5 => \^sig_dbeat_cntr_reg[0]_0\,
      O => \sig_first_dbeat1__0\
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => sig_last_reg_out_i_3_n_0,
      I1 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I5 => \^sig_dbeat_cntr_reg[0]_0\,
      O => \sig_last_dbeat__1\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_84\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \^sig_good_mmap_dbeat10_out__0\,
      O => sig_last_mmap_dbeat
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[0]_0\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_dbeat_cntr_reg[0]_1\,
      O => sig_last_mmap_dbeat_0
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat_0,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[0]_1\,
      I1 => sig_dqual_reg_full,
      I2 => \out\,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_last_reg_out_i_3_n_0,
      I1 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[2]\,
      O => \^sig_dbeat_cntr_reg[0]_1\
    );
sig_last_reg_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[7]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[6]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[5]\,
      O => sig_last_reg_out_i_3_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[0]_1\,
      I1 => sig_dqual_reg_full,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_83\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011115550"
    )
        port map (
      I0 => \^sig_data2rst_stop_cmplt\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => p_19_out,
      I3 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I4 => sig_data2addr_stop_req,
      I5 => m_axi_rready_INST_0_i_2_n_0,
      O => sig_data2skid_wvalid
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(85),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000800000000"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => sig_s_ready_out_reg,
      I2 => \^sig_data2wsc_cmd_cmplt_reg_0\,
      I3 => m_axi_rready_INST_0_i_2_n_0,
      I4 => sig_data2addr_stop_req,
      I5 => \sig_advance_pipe13_out__1\,
      O => \^sig_good_mmap_dbeat10_out__0\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(84),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(82),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(49),
      Q => \^sig_strb_skid_reg_reg[31]\(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(59),
      Q => \^sig_strb_skid_reg_reg[31]\(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(60),
      Q => \^sig_strb_skid_reg_reg[31]\(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(61),
      Q => \^sig_strb_skid_reg_reg[31]\(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(62),
      Q => \^sig_strb_skid_reg_reg[31]\(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(63),
      Q => \^sig_strb_skid_reg_reg[31]\(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(64),
      Q => \^sig_strb_skid_reg_reg[31]\(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(65),
      Q => \^sig_strb_skid_reg_reg[31]\(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(66),
      Q => \^sig_strb_skid_reg_reg[31]\(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(67),
      Q => \^sig_strb_skid_reg_reg[31]\(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(68),
      Q => \^sig_strb_skid_reg_reg[31]\(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(50),
      Q => \^sig_strb_skid_reg_reg[31]\(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(69),
      Q => \^sig_strb_skid_reg_reg[31]\(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(70),
      Q => \^sig_strb_skid_reg_reg[31]\(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(71),
      Q => \^sig_strb_skid_reg_reg[31]\(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(72),
      Q => \^sig_strb_skid_reg_reg[31]\(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(73),
      Q => \^sig_strb_skid_reg_reg[31]\(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(74),
      Q => \^sig_strb_skid_reg_reg[31]\(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(75),
      Q => \^sig_strb_skid_reg_reg[31]\(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(76),
      Q => \^sig_strb_skid_reg_reg[31]\(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(77),
      Q => \^sig_strb_skid_reg_reg[31]\(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(78),
      Q => \^sig_strb_skid_reg_reg[31]\(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(51),
      Q => \^sig_strb_skid_reg_reg[31]\(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(79),
      Q => \^sig_strb_skid_reg_reg[31]\(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(80),
      Q => \^sig_strb_skid_reg_reg[31]\(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(52),
      Q => \^sig_strb_skid_reg_reg[31]\(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(53),
      Q => \^sig_strb_skid_reg_reg[31]\(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(54),
      Q => \^sig_strb_skid_reg_reg[31]\(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(55),
      Q => \^sig_strb_skid_reg_reg[31]\(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(56),
      Q => \^sig_strb_skid_reg_reg[31]\(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(57),
      Q => \^sig_strb_skid_reg_reg[31]\(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(58),
      Q => \^sig_strb_skid_reg_reg[31]\(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(83),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(17),
      Q => \sig_next_strt_strb_reg_reg_n_0_[0]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(27),
      Q => \sig_next_strt_strb_reg_reg_n_0_[10]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(28),
      Q => \sig_next_strt_strb_reg_reg_n_0_[11]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(29),
      Q => \sig_next_strt_strb_reg_reg_n_0_[12]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(30),
      Q => \sig_next_strt_strb_reg_reg_n_0_[13]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(31),
      Q => \sig_next_strt_strb_reg_reg_n_0_[14]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(32),
      Q => \sig_next_strt_strb_reg_reg_n_0_[15]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(33),
      Q => \sig_next_strt_strb_reg_reg_n_0_[16]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(34),
      Q => \sig_next_strt_strb_reg_reg_n_0_[17]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(35),
      Q => \sig_next_strt_strb_reg_reg_n_0_[18]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(36),
      Q => \sig_next_strt_strb_reg_reg_n_0_[19]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(18),
      Q => \sig_next_strt_strb_reg_reg_n_0_[1]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(37),
      Q => \sig_next_strt_strb_reg_reg_n_0_[20]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(38),
      Q => \sig_next_strt_strb_reg_reg_n_0_[21]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(39),
      Q => \sig_next_strt_strb_reg_reg_n_0_[22]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(40),
      Q => \sig_next_strt_strb_reg_reg_n_0_[23]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(41),
      Q => \sig_next_strt_strb_reg_reg_n_0_[24]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(42),
      Q => \sig_next_strt_strb_reg_reg_n_0_[25]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(43),
      Q => \sig_next_strt_strb_reg_reg_n_0_[26]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(44),
      Q => \sig_next_strt_strb_reg_reg_n_0_[27]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(45),
      Q => \sig_next_strt_strb_reg_reg_n_0_[28]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(46),
      Q => \sig_next_strt_strb_reg_reg_n_0_[29]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(19),
      Q => \sig_next_strt_strb_reg_reg_n_0_[2]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(47),
      Q => \sig_next_strt_strb_reg_reg_n_0_[30]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(48),
      Q => \sig_next_strt_strb_reg_reg_n_0_[31]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(20),
      Q => \sig_next_strt_strb_reg_reg_n_0_[3]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(21),
      Q => \sig_next_strt_strb_reg_reg_n_0_[4]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(22),
      Q => \sig_next_strt_strb_reg_reg_n_0_[5]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(23),
      Q => \sig_next_strt_strb_reg_reg_n_0_[6]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(24),
      Q => \sig_next_strt_strb_reg_reg_n_0_[7]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(25),
      Q => \sig_next_strt_strb_reg_reg_n_0_[8]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(26),
      Q => \sig_next_strt_strb_reg_reg_n_0_[9]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => \sig_set_push2wsc0__0\,
      I1 => sig_push_err2wsc,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_push_to_wsc\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => \sig_set_push2wsc0__0\,
      I2 => \^sig_tlast_err_stop\,
      O => sig_push_to_wsc_i_2_n_0
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[0]_1\,
      I1 => \^sig_dbeat_cntr_reg[0]_0\,
      O => \sig_set_push2wsc0__0\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_push_to_wsc_i_2_n_0,
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc_i_1_n_0
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[0]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(0),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(10),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[10]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(10),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(11),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[11]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(11),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(12),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[12]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(12),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(13),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[13]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(13),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(14),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[14]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(14),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(14)
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(15),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[15]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(15),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(15)
    );
\sig_strb_reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(16),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[16]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(16),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(16)
    );
\sig_strb_reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(17),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[17]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(17),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(17)
    );
\sig_strb_reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(18),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[18]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(18),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(18)
    );
\sig_strb_reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(19),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[19]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(19),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(19)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[1]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(1),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(1)
    );
\sig_strb_reg_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(20),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[20]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(20),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(20)
    );
\sig_strb_reg_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(21),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[21]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(21),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(21)
    );
\sig_strb_reg_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(22),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[22]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(22),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(22)
    );
\sig_strb_reg_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(23),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[23]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(23),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(23)
    );
\sig_strb_reg_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(24),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[24]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(24),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(24)
    );
\sig_strb_reg_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(25),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[25]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(25),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(25)
    );
\sig_strb_reg_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(26),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[26]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(26),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(26)
    );
\sig_strb_reg_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(27),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[27]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(27),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(27)
    );
\sig_strb_reg_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(28),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[28]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(28),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(28)
    );
\sig_strb_reg_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(29),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[29]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(29),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(29)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[2]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(2),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(2)
    );
\sig_strb_reg_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(30),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[30]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(30),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(30)
    );
\sig_strb_reg_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(31),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[31]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(31),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(31)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[3]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(3),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[4]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(4),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[5]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(5),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[6]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(6),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(7),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[7]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(7),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(8),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[8]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(8),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAAAAAAAA"
    )
        port map (
      I0 => Q(9),
      I1 => \sig_next_strt_strb_reg_reg_n_0_[9]\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_strb_skid_reg_reg[31]\(9),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \out\,
      O => \sig_strb_reg_out_reg[31]\(9)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[0]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(0),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[10]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(10),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[11]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(11),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[12]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(12),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[13]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(13),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[14]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(14),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[15]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(15),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(15)
    );
\sig_strb_skid_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[16]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(16),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(16)
    );
\sig_strb_skid_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[17]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(17),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(17)
    );
\sig_strb_skid_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[18]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(18),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(18)
    );
\sig_strb_skid_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[19]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(19),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(19)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[1]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(1),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(1)
    );
\sig_strb_skid_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[20]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(20),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(20)
    );
\sig_strb_skid_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[21]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(21),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(21)
    );
\sig_strb_skid_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[22]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(22),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(22)
    );
\sig_strb_skid_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[23]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(23),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(23)
    );
\sig_strb_skid_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[24]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(24),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(24)
    );
\sig_strb_skid_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[25]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(25),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(25)
    );
\sig_strb_skid_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[26]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(26),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(26)
    );
\sig_strb_skid_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[27]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(27),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(27)
    );
\sig_strb_skid_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[28]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(28),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(28)
    );
\sig_strb_skid_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[29]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(29),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(29)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[2]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(2),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(2)
    );
\sig_strb_skid_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[30]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(30),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(30)
    );
\sig_strb_skid_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[31]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(31),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(31)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[3]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(3),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[4]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(4),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[5]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(5),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[6]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(6),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[7]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(7),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[8]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(8),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[9]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_strb_skid_reg_reg[31]\(9),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_36_out : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_33_out : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    sig_init_done_reg_4 : out STD_LOGIC;
    sig_tlast_error : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_state_ns1 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    \sig_advance_pipe13_out__1\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ : out STD_LOGIC;
    p_32_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_halt_request_reg : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    cntl2mm2s_sts_tready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    sig_dbeat_cntr_eq_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat13_out__0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\ : in STD_LOGIC;
    sig_dma_go_reg : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    cntl2mm2s_cmd_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal I_MSTR_PCC_n_108 : STD_LOGIC;
  signal I_MSTR_PCC_n_110 : STD_LOGIC;
  signal I_MSTR_PCC_n_111 : STD_LOGIC;
  signal I_MSTR_PCC_n_113 : STD_LOGIC;
  signal I_MSTR_PCC_n_116 : STD_LOGIC;
  signal I_MSTR_PCC_n_38 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_23 : STD_LOGIC;
  signal I_RESET_n_4 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_34_out\ : STD_LOGIC;
  signal \^p_36_out\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  \in\(0) <= \^in\(0);
  p_34_out <= \^p_34_out\;
  p_36_out <= \^p_36_out\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      \INFERRED_GEN.cnt_i_reg[0]\ => I_ADDR_CNTL_n_1,
      \in\(34) => \^in\(0),
      \in\(33) => sig_mstr2addr_burst(0),
      \in\(32) => sig_mstr2data_len(0),
      \in\(31 downto 5) => sig_mstr2addr_addr(31 downto 5),
      \in\(4 downto 1) => sig_mstr2data_saddr_lsb(4 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(0) => m_axi_arlen(0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1 downto 0) => m_axi_arsize(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_stream_rst\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_halt_reg_reg => \^sig_data2addr_stop_req\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_mmap_reset_reg_reg => I_MSTR_PCC_n_110,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_2
     port map (
      D(55 downto 0) => D(55 downto 0),
      E(0) => E(0),
      Q(56 downto 25) => sig_cmd2mstr_command(63 downto 32),
      Q(24) => sig_cmd2mstr_command(30),
      Q(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_MSTR_PCC_n_116,
      cntl2mm2s_sts_tready => cntl2mm2s_sts_tready,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      p_32_out(2 downto 0) => p_32_out(2 downto 0),
      p_33_out => p_33_out,
      p_34_out => \^p_34_out\,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSTR_PCC_n_38,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_stream_rst\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_dma_go_reg => sig_dma_go_reg,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_mmap_reset_reg_reg => I_MSTR_PCC_n_111,
      sig_mmap_reset_reg_reg_0 => I_MSTR_PCC_n_113,
      sig_rd_sts_reg_empty_reg => I_CMD_STATUS_n_6,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      E(0) => E(0),
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      Q(56 downto 25) => sig_cmd2mstr_command(63 downto 32),
      Q(24) => sig_cmd2mstr_command(30),
      Q(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_MSTR_PCC_n_116,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_MSTR_PCC_n_38,
      cntl2mm2s_cmd_tvalid => cntl2mm2s_cmd_tvalid,
      \in\(34) => \^in\(0),
      \in\(33) => sig_mstr2addr_burst(0),
      \in\(32) => sig_mstr2data_len(0),
      \in\(31 downto 5) => sig_mstr2addr_addr(31 downto 5),
      \in\(4 downto 1) => sig_mstr2data_saddr_lsb(4 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      p_34_out => \^p_34_out\,
      \sig_addr_cntr_im0_msh_reg[0]_0\ => sig_mmap_reset_reg,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_stream_rst\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_5 => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_6 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_7 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_8 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_init_done_reg_1 => I_MSTR_PCC_n_108,
      sig_init_done_reg_2 => sig_init_done_reg_1,
      sig_init_done_reg_3 => I_MSTR_PCC_n_110,
      sig_init_done_reg_4 => I_MSTR_PCC_n_111,
      sig_init_done_reg_5 => sig_init_done_reg_2,
      sig_init_done_reg_6 => I_MSTR_PCC_n_113,
      sig_init_done_reg_7 => sig_init_done_reg_3,
      sig_init_done_reg_8 => sig_init_done_reg_4,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_cmd_cmplt_reg_reg(66) => sig_mstr2data_cmd_cmplt,
      sig_next_cmd_cmplt_reg_reg(65) => sig_mstr2data_sequential,
      sig_next_cmd_cmplt_reg_reg(64) => sig_mstr2data_eof,
      sig_next_cmd_cmplt_reg_reg(63 downto 32) => sig_mstr2data_last_strb(31 downto 0),
      sig_next_cmd_cmplt_reg_reg(31 downto 0) => sig_mstr2data_strt_strb(31 downto 0),
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      CO(0) => CO(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(3 downto 0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(3 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(2 downto 0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(2 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \in\(68) => \^in\(0),
      \in\(67) => sig_mstr2data_cmd_cmplt,
      \in\(66) => sig_mstr2data_sequential,
      \in\(65) => sig_mstr2data_eof,
      \in\(64 downto 33) => sig_mstr2data_last_strb(31 downto 0),
      \in\(32 downto 1) => sig_mstr2data_strt_strb(31 downto 0),
      \in\(0) => sig_mstr2data_len(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => sig_addr2data_addr_posted,
      p_19_out => p_19_out,
      p_36_out => \^p_36_out\,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      \sig_advance_pipe13_out__1\ => \sig_advance_pipe13_out__1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_stream_rst\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_data2rsc_calc_err => sig_data2rsc_calc_err,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_dbeat_cntr_eq_0 => sig_dbeat_cntr_eq_0,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]\,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      \sig_good_mmap_dbeat13_out__0\ => \sig_good_mmap_dbeat13_out__0\,
      sig_halt_cmplt_reg => I_RD_DATA_CNTL_n_23,
      sig_halt_reg_dly1_reg => \^sig_data2addr_stop_req\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_mmap_reset_reg_reg => I_MSTR_PCC_n_108,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_h_halt_reg_reg => I_RESET_n_4,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_tlast_error => sig_tlast_error,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_6,
      m_axi_aclk => m_axi_aclk,
      sig_data2rsc_calc_err => sig_data2rsc_calc_err,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_3
     port map (
      m_axi_aclk => m_axi_aclk,
      p_36_out => \^p_36_out\,
      sig_data2addr_stop_req => \^sig_data2addr_stop_req\,
      sig_halt_reg_reg => I_RESET_n_4,
      sig_halt_reg_reg_0 => I_RD_DATA_CNTL_n_23,
      sig_halt_request_reg => sig_halt_request_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_s_h_halt_reg_reg_1 => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_wvalid : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    sig_init_done_4 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \sig_good_mmap_dbeat13_out__0\ : out STD_LOGIC;
    sig_dbeat_cntr_eq_0 : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \cntlr2reg_interr_set0__2\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_14_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_last_strb_reg_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_last_strb_reg_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_reset_reg_reg : in STD_LOGIC;
    sig_mmap_reset_reg_reg_0 : in STD_LOGIC;
    sig_mmap_reset_reg_reg_1 : in STD_LOGIC;
    sig_mmap_reset_reg_reg_2 : in STD_LOGIC;
    sig_mmap_reset_reg_reg_3 : in STD_LOGIC;
    sig_mmap_reset_reg_reg_4 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \sig_advance_pipe13_out__1\ : in STD_LOGIC;
    sig_sm_ld_cmd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    cntl2s2mm_sts_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_tlast_error : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    cntl2mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_4\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_3 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal \^p_16_out\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_18_out\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal p_2_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data2addr_stop_req_0 : STD_LOGIC;
  signal sig_data2rst_stop_cmplt : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wvalid : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal \^sig_data2wsc_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2rst_stop_cmplt : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_wstrb_demux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \in\(0) <= \^in\(0);
  p_16_out <= \^p_16_out\;
  p_18_out <= \^p_18_out\;
  sig_data2wsc_cmd_cmplt_reg <= \^sig_data2wsc_cmd_cmplt_reg\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_init_done <= \^sig_init_done\;
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \^sig_data2wsc_cmd_cmplt_reg\,
      Q(56 downto 25) => sig_cmd2mstr_command(63 downto 32),
      Q(24) => sig_cmd2mstr_command(30),
      Q(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_106\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_4\,
      cntl2mm2s_cmd_tvalid => cntl2mm2s_cmd_tvalid,
      \cntlr2reg_interr_set0__2\ => \cntlr2reg_interr_set0__2\,
      \in\(67) => p_2_out,
      \in\(66) => p_4_out,
      \in\(65) => p_5_out,
      \in\(64 downto 33) => p_7_out(31 downto 0),
      \in\(32 downto 1) => p_8_out(31 downto 0),
      \in\(0) => p_9_out(0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      p_16_out => \^p_16_out\,
      p_17_out(0) => p_17_out(0),
      p_1_out => p_1_out,
      p_35_out => p_35_out,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_calc_error_reg_reg_0 => \^in\(0),
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \^sig_init_done\,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      \sig_next_addr_reg_reg[31]\(31 downto 5) => p_20_out(31 downto 5),
      \sig_next_addr_reg_reg[31]\(4 downto 0) => p_10_out(4 downto 0),
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sm_ld_cmd_reg(0) => sig_sm_ld_cmd_reg(0),
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\
     port map (
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \^sig_data2wsc_cmd_cmplt_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => I_ADDR_CNTL_n_1,
      \in\(34) => \^in\(0),
      \in\(33) => p_17_out(0),
      \in\(32) => p_9_out(0),
      \in\(31 downto 5) => p_20_out(31 downto 5),
      \in\(4 downto 0) => p_10_out(4 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(0) => m_axi_awlen(0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1 downto 0) => m_axi_awsize(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_12_out => p_12_out,
      p_18_out => \^p_18_out\,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2addr_stop_req_0 => sig_data2addr_stop_req_0,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      sig_halt_cmplt_reg => I_ADDR_CNTL_n_9,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_3 => sig_init_done_3,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg_3,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      sig_wsc2rst_stop_cmplt => sig_wsc2rst_stop_cmplt
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      D(55 downto 0) => D(55 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ => I_CMD_STATUS_n_7,
      Q(56 downto 25) => sig_cmd2mstr_command(63 downto 32),
      Q(24) => sig_cmd2mstr_command(30),
      Q(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_106\,
      cntl2s2mm_sts_tready => cntl2s2mm_sts_tready,
      m_axi_aclk => m_axi_aclk,
      p_14_out(2 downto 0) => p_14_out(2 downto 0),
      p_15_out => p_15_out,
      p_16_out => \^p_16_out\,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_4\,
      sig_init_done => \^sig_init_done\,
      sig_init_done_0 => sig_init_done_0,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg,
      sig_mmap_reset_reg_reg_0 => sig_mmap_reset_reg_reg_0,
      sig_sm_ld_cmd_reg(0) => sig_sm_ld_cmd_reg(0),
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      m_axi_aclk => m_axi_aclk,
      p_18_out => \^p_18_out\,
      sig_addr_reg_empty_reg => I_ADDR_CNTL_n_9,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
     port map (
      D(31 downto 0) => sig_wstrb_demux_out(31 downto 0),
      Q(31 downto 0) => sig_strb_skid_reg(31 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2skid_wvalid => sig_data2skid_wvalid,
      \sig_dbeat_cntr_reg[0]\ => sig_skid2data_wready,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      \sig_strb_skid_reg_reg[31]_0\(31 downto 0) => sig_strb_skid_mux_out(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => sig_wstrb_demux_out(31 downto 0),
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_3,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\,
      Q(31 downto 0) => sig_strb_skid_reg(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => p_0_in3_in,
      p_19_out => p_19_out,
      p_1_out => p_1_out,
      \sig_advance_pipe13_out__1\ => \sig_advance_pipe13_out__1\,
      sig_calc_error_reg_reg(68) => \^in\(0),
      sig_calc_error_reg_reg(67) => p_2_out,
      sig_calc_error_reg_reg(66) => p_4_out,
      sig_calc_error_reg_reg(65) => p_5_out,
      sig_calc_error_reg_reg(64 downto 33) => p_7_out(31 downto 0),
      sig_calc_error_reg_reg(32 downto 1) => p_8_out(31 downto 0),
      sig_calc_error_reg_reg(0) => p_9_out(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2addr_stop_req_0 => sig_data2addr_stop_req_0,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2skid_wvalid => sig_data2skid_wvalid,
      sig_data2wsc_cmd_cmplt_reg_0 => \^sig_data2wsc_cmd_cmplt_reg\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_good_mmap_dbeat13_out__0\,
      \sig_dbeat_cntr_reg[0]_1\ => sig_dbeat_cntr_eq_0,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_halt_reg_dly1_reg => I_WR_STATUS_CNTLR_n_4,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_4 => sig_init_done_4,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg_4,
      sig_next_eof_reg => sig_next_eof_reg,
      \sig_next_last_strb_reg_reg[21]_0\(3 downto 0) => \sig_next_last_strb_reg_reg[21]\(3 downto 0),
      \sig_next_last_strb_reg_reg[30]_0\(2 downto 0) => \sig_next_last_strb_reg_reg[30]\(2 downto 0),
      sig_posted_to_axi_reg => sig_addr2data_addr_posted,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_ready_out_reg => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      \sig_strb_reg_out_reg[31]\(31 downto 0) => sig_strb_skid_mux_out(31 downto 0),
      \sig_strb_skid_reg_reg[31]\(31 downto 0) => Q(31 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_tlast_error => sig_tlast_error,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
     port map (
      \INFERRED_GEN.cnt_i_reg[0]\ => I_WR_STATUS_CNTLR_n_3,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_7,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_dly2_reg => I_WR_STATUS_CNTLR_n_4,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_mmap_reset_reg_reg => sig_mmap_reset_reg_reg_1,
      sig_mmap_reset_reg_reg_0 => sig_mmap_reset_reg_reg_2,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2rst_stop_cmplt => sig_wsc2rst_stop_cmplt,
      sig_wsc2stat_status(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_33_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \cntlr2reg_interr_set0__2\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    p_32_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_14_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    sig_halt_request_reg : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    cntl2mm2s_sts_tready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_ld_cmd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    cntl2s2mm_sts_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    sig_dma_go_reg : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    cntl2mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \sig_da_register_lsb_reg[31]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_12\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_14\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_15\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_16\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_17\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_19\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_20\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_24\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_25\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_26\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_27\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_28\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_29\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_30\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_34\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_30\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_32\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_33\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_34\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_35\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_37\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_38\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_39\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_40\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_42\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_43\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_45\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_48\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_50\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_51\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_52\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_53\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_54\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_55\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_56\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_57\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_58\ : STD_LOGIC;
  signal \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_mmap_reset_reg\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_advance_pipe13_out__1\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_last_mmap_dbeat\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_end_stbs_match_err2\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_good_mmap_dbeat13_out__0\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg_dly3\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_eof_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_tlast_error\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^p_16_out\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal \^p_35_out\ : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  p_16_out <= \^p_16_out\;
  p_35_out <= \^p_35_out\;
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      CO(0) => \I_WR_DATA_CNTL/sig_end_stbs_match_err2\,
      D(55 downto 0) => D(55 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_24\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_25\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_26\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_27\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_28\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_29\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_30\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_34\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2\ => \^sig_data2all_tlast_error\,
      Q(31) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27\,
      Q(30) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28\,
      Q(29) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29\,
      Q(28) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_30\,
      Q(27) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\,
      Q(26) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_32\,
      Q(25) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_33\,
      Q(24) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_34\,
      Q(23) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_35\,
      Q(22) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\,
      Q(21) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_37\,
      Q(20) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_38\,
      Q(19) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_39\,
      Q(18) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_40\,
      Q(17) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41\,
      Q(16) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_42\,
      Q(15) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_43\,
      Q(14) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44\,
      Q(13) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_45\,
      Q(12) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      Q(11) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\,
      Q(10) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_48\,
      Q(9) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      Q(8) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_50\,
      Q(7) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_51\,
      Q(6) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_52\,
      Q(5) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_53\,
      Q(4) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_54\,
      Q(3) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_55\,
      Q(2) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_56\,
      Q(1) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_57\,
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_58\,
      S(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_20\,
      S(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\,
      S(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\,
      S(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\,
      cntl2mm2s_cmd_tvalid => cntl2mm2s_cmd_tvalid,
      cntl2mm2s_sts_tready => cntl2mm2s_sts_tready,
      \in\(0) => \^p_35_out\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(0) => m_axi_arlen(0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1 downto 0) => m_axi_arsize(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      p_16_out => \^p_16_out\,
      p_19_out => p_19_out,
      p_32_out(2 downto 0) => p_32_out(2 downto 0),
      p_33_out => p_33_out,
      p_34_out => p_34_out,
      p_36_out => p_36_out,
      \sig_advance_pipe13_out__1\ => \I_RD_DATA_CNTL/sig_advance_pipe13_out__1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_dbeat_cntr_eq_0 => \I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0\,
      \sig_dbeat_cntr_reg[0]\ => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_19\,
      sig_dma_go_reg => sig_dma_go_reg,
      \sig_good_mmap_dbeat10_out__0\ => \I_RD_DATA_CNTL/sig_good_mmap_dbeat10_out__0\,
      \sig_good_mmap_dbeat13_out__0\ => \I_WR_DATA_CNTL/sig_good_mmap_dbeat13_out__0\,
      sig_halt_reg_dly3 => \I_WR_DATA_CNTL/sig_halt_reg_dly3\,
      sig_halt_request_reg => sig_halt_request_reg,
      sig_init_done => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_3 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_4 => \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_12\,
      sig_init_done_reg_0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13\,
      sig_init_done_reg_1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_14\,
      sig_init_done_reg_2 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_15\,
      sig_init_done_reg_3 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_16\,
      sig_init_done_reg_4 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_17\,
      sig_init_reg2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat => \I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_mmap_reset_reg => \I_MSTR_PCC/sig_mmap_reset_reg\,
      sig_next_eof_reg => \I_WR_DATA_CNTL/sig_next_eof_reg\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_error => \I_WR_DATA_CNTL/sig_tlast_error\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
     port map (
      CO(0) => \I_WR_DATA_CNTL/sig_end_stbs_match_err2\,
      D(55 downto 23) => \sig_da_register_lsb_reg[31]\(32 downto 0),
      D(22 downto 0) => D(22 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_34\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_19\,
      Q(31) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27\,
      Q(30) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28\,
      Q(29) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29\,
      Q(28) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_30\,
      Q(27) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\,
      Q(26) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_32\,
      Q(25) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_33\,
      Q(24) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_34\,
      Q(23) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_35\,
      Q(22) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\,
      Q(21) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_37\,
      Q(20) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_38\,
      Q(19) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_39\,
      Q(18) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_40\,
      Q(17) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41\,
      Q(16) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_42\,
      Q(15) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_43\,
      Q(14) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44\,
      Q(13) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_45\,
      Q(12) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      Q(11) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\,
      Q(10) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_48\,
      Q(9) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      Q(8) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_50\,
      Q(7) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_51\,
      Q(6) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_52\,
      Q(5) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_53\,
      Q(4) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_54\,
      Q(3) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_55\,
      Q(2) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_56\,
      Q(1) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_57\,
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_58\,
      S(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_20\,
      S(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\,
      S(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\,
      S(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\,
      cntl2mm2s_cmd_tvalid => cntl2mm2s_cmd_tvalid,
      cntl2s2mm_sts_tready => cntl2s2mm_sts_tready,
      \cntlr2reg_interr_set0__2\ => \cntlr2reg_interr_set0__2\,
      \in\(0) => p_0_out,
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(0) => m_axi_awlen(0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1 downto 0) => m_axi_awsize(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_14_out(2 downto 0) => p_14_out(2 downto 0),
      p_15_out => p_15_out,
      p_16_out => \^p_16_out\,
      p_18_out => p_18_out,
      p_19_out => p_19_out,
      p_35_out => \^p_35_out\,
      \sig_advance_pipe13_out__1\ => \I_RD_DATA_CNTL/sig_advance_pipe13_out__1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2wsc_cmd_cmplt_reg => \^sig_data2all_tlast_error\,
      sig_dbeat_cntr_eq_0 => \I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0\,
      \sig_good_mmap_dbeat10_out__0\ => \I_RD_DATA_CNTL/sig_good_mmap_dbeat10_out__0\,
      \sig_good_mmap_dbeat13_out__0\ => \I_WR_DATA_CNTL/sig_good_mmap_dbeat13_out__0\,
      sig_halt_reg_dly3 => \I_WR_DATA_CNTL/sig_halt_reg_dly3\,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_3 => \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_4 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat => \I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_mmap_reset_reg => \I_MSTR_PCC/sig_mmap_reset_reg\,
      sig_mmap_reset_reg_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_15\,
      sig_mmap_reset_reg_reg_0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_16\,
      sig_mmap_reset_reg_reg_1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_17\,
      sig_mmap_reset_reg_reg_2 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_12\,
      sig_mmap_reset_reg_reg_3 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13\,
      sig_mmap_reset_reg_reg_4 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_14\,
      sig_next_eof_reg => \I_WR_DATA_CNTL/sig_next_eof_reg\,
      \sig_next_last_strb_reg_reg[21]\(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_24\,
      \sig_next_last_strb_reg_reg[21]\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_25\,
      \sig_next_last_strb_reg_reg[21]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_26\,
      \sig_next_last_strb_reg_reg[21]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_27\,
      \sig_next_last_strb_reg_reg[30]\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_28\,
      \sig_next_last_strb_reg_reg[30]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_29\,
      \sig_next_last_strb_reg_reg[30]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_30\,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sm_ld_cmd_reg(0) => sig_sm_ld_cmd_reg(0),
      sig_stream_rst => sig_stream_rst,
      sig_tlast_error => \I_WR_DATA_CNTL/sig_tlast_error\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_wrap is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cdma_introut : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_wrap is
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \I_AXI_LITE/p_0_out\ : STD_LOGIC;
  signal \I_AXI_LITE/p_1_out\ : STD_LOGIC;
  signal \I_AXI_LITE/rdy\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/dmacr_i\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal I_SIMPLE_DMA_CNTLR_n_0 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_12 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_13 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_14 : STD_LOGIC;
  signal I_SIMPLE_REG_MODULE_n_10 : STD_LOGIC;
  signal I_SIMPLE_REG_MODULE_n_11 : STD_LOGIC;
  signal I_SIMPLE_REG_MODULE_n_8 : STD_LOGIC;
  signal I_SIMPLE_REG_MODULE_n_9 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_10 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_5 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_9 : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cntlr2reg_interr_set0__2\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal p_33_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cntl2mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 23 to 23 );
  signal sig_cntl2mm2s_sts_tready : STD_LOGIC;
  signal sig_cntl2s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 23 to 23 );
  signal sig_cntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_cntl2s2mm_sts_tready : STD_LOGIC;
  signal sig_cntlr2rst_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_halt : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_reg2cntlr_btt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2rst_soft_reset : STD_LOGIC;
  signal sig_rst2cntlr_reset : STD_LOGIC;
  signal sig_rst2dm_resetn : STD_LOGIC;
  signal sig_rst2lite_bside_reset : STD_LOGIC;
  signal sig_rst2reg_reset : STD_LOGIC;
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_sm_state0 : STD_LOGIC;
  signal sig_sm_state_ns1 : STD_LOGIC;
begin
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_DM_FULL.I_DATAMOVER_FULL\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      D(55 downto 24) => sig_reg2cntlr_src_addr(31 downto 0),
      D(23) => sig_cntl2mm2s_cmd_tdata(23),
      D(22 downto 0) => sig_reg2cntlr_btt(22 downto 0),
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      cntl2mm2s_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      \cntlr2reg_interr_set0__2\ => \cntlr2reg_interr_set0__2\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(0) => m_axi_arlen(0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1 downto 0) => m_axi_arsize(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(0) => m_axi_awlen(0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1 downto 0) => m_axi_awsize(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      p_14_out(2 downto 0) => p_14_out(6 downto 4),
      p_15_out => p_15_out,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      p_32_out(2 downto 0) => p_32_out(6 downto 4),
      p_33_out => p_33_out,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out => p_36_out,
      \sig_da_register_lsb_reg[31]\(32 downto 1) => sig_reg2cntlr_dest_addr(31 downto 0),
      \sig_da_register_lsb_reg[31]\(0) => sig_cntl2s2mm_cmd_tdata(23),
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dma_go_reg => \^cdma_tvect_out\(0),
      sig_halt_request_reg => I_SIMPLE_RST_MODULE_n_10,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sm_ld_cmd_reg(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
I_SIMPLE_DMA_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr
     port map (
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ => sig_rst2cntlr_reset,
      SR(0) => sig_sm_state0,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      cdma_tvect_out(5 downto 0) => \^cdma_tvect_out\(6 downto 1),
      cntl2mm2s_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      \cntlr2reg_interr_set0__2\ => \cntlr2reg_interr_set0__2\,
      dma_decerr_reg => I_SIMPLE_DMA_CNTLR_n_12,
      dma_decerr_reg_0 => I_SIMPLE_REG_MODULE_n_11,
      dma_interr_reg => I_SIMPLE_DMA_CNTLR_n_14,
      dma_interr_reg_0 => I_SIMPLE_REG_MODULE_n_9,
      dma_slverr_reg => I_SIMPLE_DMA_CNTLR_n_13,
      dma_slverr_reg_0 => I_SIMPLE_REG_MODULE_n_10,
      idle_reg => I_SIMPLE_DMA_CNTLR_n_0,
      idle_reg_0 => I_SIMPLE_REG_MODULE_n_8,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2reg_reset,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      p_14_out(2 downto 0) => p_14_out(6 downto 4),
      p_15_out => p_15_out,
      p_16_out => p_16_out,
      p_32_out(2 downto 0) => p_32_out(6 downto 4),
      p_33_out => p_33_out,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_dma_go_reg => \^cdma_tvect_out\(0),
      sig_mm2s_interr => sig_mm2s_interr,
      sig_mm2s_status_reg0 => sig_mm2s_status_reg0,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
I_SIMPLE_REG_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module
     port map (
      D(55 downto 24) => sig_reg2cntlr_src_addr(31 downto 0),
      D(23) => sig_cntl2mm2s_cmd_tdata(23),
      D(22 downto 0) => sig_reg2cntlr_btt(22 downto 0),
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ => sig_rst2reg_reset,
      \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ => I_SIMPLE_RST_MODULE_n_5,
      \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\ => I_SIMPLE_RST_MODULE_n_9,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(32 downto 1) => sig_reg2cntlr_dest_addr(31 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(0) => sig_cntl2s2mm_cmd_tdata(23),
      cdma_introut => cdma_introut,
      cdma_tvect_out(1 downto 0) => \^cdma_tvect_out\(3 downto 2),
      cdma_tvect_out_0_sp_1 => \^cdma_tvect_out\(0),
      dma_interr_reg => I_SIMPLE_DMA_CNTLR_n_14,
      dmacr_i(0) => \I_REGISTER_BLOCK/dmacr_i\(2),
      \dmacr_i_reg[4]\(0) => sig_axi2ip_wrce(0),
      error_d1_reg => I_SIMPLE_REG_MODULE_n_9,
      error_d1_reg_0 => I_SIMPLE_REG_MODULE_n_10,
      error_d1_reg_1 => I_SIMPLE_REG_MODULE_n_11,
      idle_reg => I_SIMPLE_REG_MODULE_n_8,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2lite_bside_reset,
      p_0_out => \I_AXI_LITE/p_0_out\,
      p_1_out => \I_AXI_LITE/p_1_out\,
      rdy => \I_AXI_LITE/rdy\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(2 downto 0) => s_axi_lite_awaddr(3 downto 1),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      \sig_s2mm_status_reg_reg[5]\ => I_SIMPLE_DMA_CNTLR_n_12,
      \sig_s2mm_status_reg_reg[6]\ => I_SIMPLE_DMA_CNTLR_n_13,
      sig_sm_clr_idle_reg => I_SIMPLE_DMA_CNTLR_n_0,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\
    );
I_SIMPLE_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset
     port map (
      \GEN_DMACR_SIMPLE.dmacr_i_reg[14]\ => sig_rst2reg_reset,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\(0) => sig_axi2ip_wrce(0),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\ => I_SIMPLE_RST_MODULE_n_5,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\ => I_SIMPLE_RST_MODULE_n_9,
      \GEN_SYNC_WRITE.bvalid_i_reg\ => \^s_axi_lite_bvalid\,
      SR(0) => sig_sm_state0,
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      dmacr_i(0) => \I_REGISTER_BLOCK/dmacr_i\(2),
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2lite_bside_reset,
      p_0_out => \I_AXI_LITE/p_0_out\,
      p_18_out => p_18_out,
      p_1_out => \I_AXI_LITE/p_1_out\,
      p_36_out => p_36_out,
      rdy => \I_AXI_LITE/rdy\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(2),
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_halt_cmplt_reg_reg => sig_rst2cntlr_reset,
      sig_mm2s_status_reg0 => sig_mm2s_status_reg0,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg_reg => I_SIMPLE_RST_MODULE_n_10,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is "zynq";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 256;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 2;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 4;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_lite_wready\ : STD_LOGIC;
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24) <= \<const0>\;
  cdma_tvect_out(23) <= \<const0>\;
  cdma_tvect_out(22) <= \<const0>\;
  cdma_tvect_out(21) <= \<const0>\;
  cdma_tvect_out(20) <= \<const0>\;
  cdma_tvect_out(19) <= \<const0>\;
  cdma_tvect_out(18) <= \<const0>\;
  cdma_tvect_out(17) <= \<const0>\;
  cdma_tvect_out(16) <= \<const0>\;
  cdma_tvect_out(15) <= \<const0>\;
  cdma_tvect_out(14) <= \<const0>\;
  cdma_tvect_out(13) <= \<const0>\;
  cdma_tvect_out(12) <= \<const0>\;
  cdma_tvect_out(11) <= \<const0>\;
  cdma_tvect_out(10) <= \<const0>\;
  cdma_tvect_out(9) <= \<const0>\;
  cdma_tvect_out(8) <= \<const0>\;
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \^m_axi_arlen\(0);
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \^m_axi_arsize\(2);
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \^m_axi_arsize\(0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \^m_axi_awlen\(0);
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \^m_axi_awsize\(2);
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \^m_axi_awsize\(0);
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_awaddr(31) <= \<const0>\;
  m_axi_sg_awaddr(30) <= \<const0>\;
  m_axi_sg_awaddr(29) <= \<const0>\;
  m_axi_sg_awaddr(28) <= \<const0>\;
  m_axi_sg_awaddr(27) <= \<const0>\;
  m_axi_sg_awaddr(26) <= \<const0>\;
  m_axi_sg_awaddr(25) <= \<const0>\;
  m_axi_sg_awaddr(24) <= \<const0>\;
  m_axi_sg_awaddr(23) <= \<const0>\;
  m_axi_sg_awaddr(22) <= \<const0>\;
  m_axi_sg_awaddr(21) <= \<const0>\;
  m_axi_sg_awaddr(20) <= \<const0>\;
  m_axi_sg_awaddr(19) <= \<const0>\;
  m_axi_sg_awaddr(18) <= \<const0>\;
  m_axi_sg_awaddr(17) <= \<const0>\;
  m_axi_sg_awaddr(16) <= \<const0>\;
  m_axi_sg_awaddr(15) <= \<const0>\;
  m_axi_sg_awaddr(14) <= \<const0>\;
  m_axi_sg_awaddr(13) <= \<const0>\;
  m_axi_sg_awaddr(12) <= \<const0>\;
  m_axi_sg_awaddr(11) <= \<const0>\;
  m_axi_sg_awaddr(10) <= \<const0>\;
  m_axi_sg_awaddr(9) <= \<const0>\;
  m_axi_sg_awaddr(8) <= \<const0>\;
  m_axi_sg_awaddr(7) <= \<const0>\;
  m_axi_sg_awaddr(6) <= \<const0>\;
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \<const0>\;
  m_axi_sg_awaddr(3) <= \<const0>\;
  m_axi_sg_awaddr(2) <= \<const0>\;
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const0>\;
  m_axi_sg_awcache(0) <= \<const0>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \<const0>\;
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awvalid <= \<const0>\;
  m_axi_sg_bready <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axi_sg_wdata(31) <= \<const0>\;
  m_axi_sg_wdata(30) <= \<const0>\;
  m_axi_sg_wdata(29) <= \<const0>\;
  m_axi_sg_wdata(28) <= \<const0>\;
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wlast <= \<const0>\;
  m_axi_sg_wstrb(3) <= \<const0>\;
  m_axi_sg_wstrb(2) <= \<const0>\;
  m_axi_sg_wstrb(1) <= \<const0>\;
  m_axi_sg_wstrb(0) <= \<const0>\;
  m_axi_sg_wvalid <= \<const0>\;
  s_axi_lite_awready <= \^s_axi_lite_wready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_wrap
     port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(6 downto 0) => \^cdma_tvect_out\(6 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arlen(0) => \^m_axi_arlen\(0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1) => \^m_axi_arsize\(2),
      m_axi_arsize(0) => \^m_axi_arsize\(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awlen(0) => \^m_axi_awlen\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1) => \^m_axi_awsize\(2),
      m_axi_awsize(0) => \^m_axi_awsize\(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => \^s_axi_lite_wready\,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_cdma_0_0,axi_cdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_cdma,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of U0 : label is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of U0 : label is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of U0 : label is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 256;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of U0 : label is 2;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of U0 : label is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of cdma_introut : signal is "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of cdma_introut : signal is "XIL_INTERFACENAME CDMA_INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK";
  attribute x_interface_parameter of m_axi_aclk : signal is "XIL_INTERFACENAME M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:M_AXI_SG, FREQ_HZ 102000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_parameter of m_axi_arready : signal is "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 102000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 2, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 102000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0";
  attribute x_interface_info of s_axi_lite_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of s_axi_lite_aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_parameter of s_axi_lite_awready : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 102000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma
     port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(31 downto 0) => cdma_tvect_out(31 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_awaddr(31 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => NLW_U0_m_axi_sg_awcache_UNCONNECTED(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => '0',
      m_axi_sg_awsize(2 downto 0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2 downto 0),
      m_axi_sg_awvalid => NLW_U0_m_axi_sg_awvalid_UNCONNECTED,
      m_axi_sg_bready => NLW_U0_m_axi_sg_bready_UNCONNECTED,
      m_axi_sg_bresp(1 downto 0) => B"00",
      m_axi_sg_bvalid => '0',
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axi_sg_wdata(31 downto 0) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(31 downto 0),
      m_axi_sg_wlast => NLW_U0_m_axi_sg_wlast_UNCONNECTED,
      m_axi_sg_wready => '0',
      m_axi_sg_wstrb(3 downto 0) => NLW_U0_m_axi_sg_wstrb_UNCONNECTED(3 downto 0),
      m_axi_sg_wvalid => NLW_U0_m_axi_sg_wvalid_UNCONNECTED,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
end STRUCTURE;
