// Seed: 750096159
module module_0 (
    input id_0,
    output logic id_1#(1, 1'h0),
    input id_2,
    output logic id_3
);
  always @(id_2#(.id_0(1),
      .id_0(1)
  ) or posedge id_0 - id_0)
  begin
    if (~{1'b0{1}}) if (id_0) id_3 = 1;
  end
endmodule
