RADIX hex
CDEBUG 0
DEBUGVARS {dat_in IN transactor_dat_in 0 dat_out OUT transactor_dat_out 0 dy OUT transactor_dy 0 widthIn IN transactor_widthIn 1 heightIn IN transactor_heightIn 1 }
WAVELIST {{DUT dat_in:rsc dat_in_rsc_rdy {scverify_top rtl dat_in_rsc_rdy} {}} {DUT dat_in:rsc dat_in_rsc_vld {scverify_top rtl dat_in_rsc_vld} {}} {DUT dat_in:rsc dat_in_rsc_dat {scverify_top rtl dat_in_rsc_dat} {}} {DUT dat_out:rsc dat_out_rsc_rdy {scverify_top rtl dat_out_rsc_rdy} {}} {DUT dat_out:rsc dat_out_rsc_vld {scverify_top rtl dat_out_rsc_vld} {}} {DUT dat_out:rsc dat_out_rsc_dat {scverify_top rtl dat_out_rsc_dat} {}} {DUT dy:rsc dy_rsc_rdy {scverify_top rtl dy_rsc_rdy} {}} {DUT dy:rsc dy_rsc_vld {scverify_top rtl dy_rsc_vld} {}} {DUT dy:rsc dy_rsc_dat {scverify_top rtl dy_rsc_dat} {}} {DUT widthIn:rsc widthIn {scverify_top rtl widthIn} {}} {DUT heightIn:rsc heightIn {scverify_top rtl heightIn} {}} {DUT line_buf0:rsc line_buf0_rsc_en {scverify_top rtl line_buf0_rsc_en} {}} {DUT line_buf0:rsc line_buf0_rsc_q {scverify_top rtl line_buf0_rsc_q} {}} {DUT line_buf0:rsc line_buf0_rsc_we {scverify_top rtl line_buf0_rsc_we} {}} {DUT line_buf0:rsc line_buf0_rsc_d {scverify_top rtl line_buf0_rsc_d} {}} {DUT line_buf0:rsc line_buf0_rsc_adr {scverify_top rtl line_buf0_rsc_adr} {}} {DUT line_buf1:rsc line_buf1_rsc_en {scverify_top rtl line_buf1_rsc_en} {}} {DUT line_buf1:rsc line_buf1_rsc_q {scverify_top rtl line_buf1_rsc_q} {}} {DUT line_buf1:rsc line_buf1_rsc_we {scverify_top rtl line_buf1_rsc_we} {}} {DUT line_buf1:rsc line_buf1_rsc_d {scverify_top rtl line_buf1_rsc_d} {}} {DUT line_buf1:rsc line_buf1_rsc_adr {scverify_top rtl line_buf1_rsc_adr} {}} {OutputCompare dat_out dat_out-TRANS# {scverify_top user_tb dat_out_comp _compare_cnt_sig} blue} {OutputCompare dat_out dat_out-GOLDEN {scverify_top user_tb dat_out_comp _golden_sig} {}} {OutputCompare dat_out dat_out-DUT {scverify_top user_tb dat_out_comp _dut_sig} {}} {OutputCompare dat_out dat_out-ERR# {scverify_top user_tb dat_out_comp _error_cnt_sig} red} {OutputCompare dy dy-TRANS# {scverify_top user_tb dy_comp _compare_cnt_sig} blue} {OutputCompare dy dy-GOLDEN {scverify_top user_tb dy_comp _golden_sig} {}} {OutputCompare dy dy-DUT {scverify_top user_tb dy_comp _dut_sig} {}} {OutputCompare dy dy-ERR# {scverify_top user_tb dy_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench arst_n {scverify_top rtl arst_n} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} EdgeDetect_IP_EdgeDetect_VerDer_run_inst {scverify_top rtl EdgeDetect_IP_EdgeDetect_VerDer_run_inst EdgeDetect_IP_EdgeDetect_VerDer_run_staller_inst run_wen} {}} {Active_Processes idle design_is_idle_reg {scverify_top TLS_design_is_idle_reg} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
STALL_CTRLS_ADDED 1
