import{_ as s}from"./plugin-vue_export-helper-DlAUqK2U.js";import{c as e,f as a,o as t}from"./app-Eqe_4fy1.js";const l={};function n(d,i){return t(),e("div",null,i[0]||(i[0]=[a(`<h1 id="第3讲-数字系统设计方法学" tabindex="-1"><a class="header-anchor" href="#第3讲-数字系统设计方法学"><span>第3讲：数字系统设计方法学</span></a></h1><h2 id="教学目标" tabindex="-1"><a class="header-anchor" href="#教学目标"><span>教学目标</span></a></h2><ol><li>掌握同步设计准则</li><li>理解时序路径分析方法</li><li>熟悉跨时钟域同步技术</li><li>了解低功耗设计策略</li></ol><h2 id="_3-1-同步设计黄金准则" tabindex="-1"><a class="header-anchor" href="#_3-1-同步设计黄金准则"><span>3.1 同步设计黄金准则</span></a></h2><h3 id="基本设计原则" tabindex="-1"><a class="header-anchor" href="#基本设计原则"><span>基本设计原则</span></a></h3><ol><li>单时钟域内使用同一时钟边沿</li><li>所有寄存器必须由复位信号初始化</li><li>避免使用组合逻辑反馈环路</li><li>时钟使能信号必须同步处理</li></ol><h3 id="时钟质量要求" tabindex="-1"><a class="header-anchor" href="#时钟质量要求"><span>时钟质量要求</span></a></h3><table><thead><tr><th>参数</th><th>推荐值</th><th>测量方法</th></tr></thead><tbody><tr><td>时钟抖动</td><td>&lt; 50ps</td><td>周期到周期测量</td></tr><tr><td>占空比失真</td><td>&lt; 5%</td><td>高电平持续时间测量</td></tr><tr><td>时钟偏斜</td><td>&lt; 100ps</td><td>时钟树末端差异测量</td></tr></tbody></table><h2 id="_3-2-时序路径分析" tabindex="-1"><a class="header-anchor" href="#_3-2-时序路径分析"><span>3.2 时序路径分析</span></a></h2><h3 id="建立-保持时间公式" tabindex="-1"><a class="header-anchor" href="#建立-保持时间公式"><span>建立/保持时间公式</span></a></h3><div class="language- line-numbers-mode" data-highlighter="shiki" data-ext="" data-title="" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>建立时间裕量 = T周期 - (Tclk2q + Tcomb + Tsetup)</span></span>
<span class="line"><span>保持时间裕量 = Tclk2q + Tcomb - Thold</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="时序约束示例" tabindex="-1"><a class="header-anchor" href="#时序约束示例"><span>时序约束示例</span></a></h3><div class="language-tcl line-numbers-mode" data-highlighter="shiki" data-ext="tcl" data-title="tcl" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">create_clock -name sys_clk -period </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">10</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [get_ports clk]</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">set_input_delay -clock sys_clk </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">2</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [all_inputs]</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">set_output_delay -clock sys_clk </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [all_outputs]</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h2 id="_3-3-跨时钟域同步" tabindex="-1"><a class="header-anchor" href="#_3-3-跨时钟域同步"><span>3.3 跨时钟域同步</span></a></h2><h3 id="同步技术对比" tabindex="-1"><a class="header-anchor" href="#同步技术对比"><span>同步技术对比</span></a></h3><table><thead><tr><th>方法</th><th>延迟周期</th><th>适用场景</th><th>可靠性</th></tr></thead><tbody><tr><td>双锁存器</td><td>2</td><td>单bit信号</td><td>高</td></tr><tr><td>握手协议</td><td>4+</td><td>控制信号</td><td>极高</td></tr><tr><td>异步FIFO</td><td>N+2</td><td>数据总线</td><td>最高</td></tr><tr><td>脉冲展宽</td><td>3</td><td>低频脉冲信号</td><td>中等</td></tr></tbody></table><h3 id="异步fifo结构" tabindex="-1"><a class="header-anchor" href="#异步fifo结构"><span>异步FIFO结构</span></a></h3><p>┌───────────┐ ┌───────────┐<br> │ 写时钟域 │ │ 读时钟域 │<br> │ 写指针 │◀─格雷码─│ 读指针 │<br> │ 存储器 │ │ 空满判断 │<br> └───────────┘ └───────────┘</p><h2 id="_3-4-低功耗设计" tabindex="-1"><a class="header-anchor" href="#_3-4-低功耗设计"><span>3.4 低功耗设计</span></a></h2><h3 id="功耗构成分析" tabindex="-1"><a class="header-anchor" href="#功耗构成分析"><span>功耗构成分析</span></a></h3><div class="language-mermaid line-numbers-mode" data-highlighter="shiki" data-ext="mermaid" data-title="mermaid" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">pie</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    title 功耗分布</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    &quot;静态功耗&quot; : 35</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    &quot;时钟网络&quot; : 40</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    &quot;逻辑翻转&quot; : 20</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    &quot;I/O功耗&quot; : 5</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="时钟门控实现" tabindex="-1"><a class="header-anchor" href="#时钟门控实现"><span>时钟门控实现</span></a></h3><div class="language-verilog line-numbers-mode" data-highlighter="shiki" data-ext="verilog" data-title="verilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">always</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> @(</span><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">posedge</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> clk) </span><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">begin</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    if</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> (enable) </span><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">begin</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        gated_clk &lt;= ~gated_clk;</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    end</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">end</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">assign</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> clk_gated = gated_clk &amp; clk;</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div>`,23)]))}const p=s(l,[["render",n],["__file","chapter3.html.vue"]]),c=JSON.parse('{"path":"/book/chapter3.html","title":"第3讲：数字系统设计方法学","lang":"zh-CN","frontmatter":{"description":"第3讲：数字系统设计方法学 教学目标 掌握同步设计准则 理解时序路径分析方法 熟悉跨时钟域同步技术 了解低功耗设计策略 3.1 同步设计黄金准则 基本设计原则 单时钟域内使用同一时钟边沿 所有寄存器必须由复位信号初始化 避免使用组合逻辑反馈环路 时钟使能信号必须同步处理 时钟质量要求 3.2 时序路径分析 建立/保持时间公式 时序约束示例 3.3 跨时...","head":[["meta",{"property":"og:url","content":"https://vuepress-theme-hope-docs-demo.netlify.app/book/chapter3.html"}],["meta",{"property":"og:site_name","content":"主页"}],["meta",{"property":"og:title","content":"第3讲：数字系统设计方法学"}],["meta",{"property":"og:description","content":"第3讲：数字系统设计方法学 教学目标 掌握同步设计准则 理解时序路径分析方法 熟悉跨时钟域同步技术 了解低功耗设计策略 3.1 同步设计黄金准则 基本设计原则 单时钟域内使用同一时钟边沿 所有寄存器必须由复位信号初始化 避免使用组合逻辑反馈环路 时钟使能信号必须同步处理 时钟质量要求 3.2 时序路径分析 建立/保持时间公式 时序约束示例 3.3 跨时..."}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2025-02-07T06:05:57.000Z"}],["meta",{"property":"article:modified_time","content":"2025-02-07T06:05:57.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"第3讲：数字系统设计方法学\\",\\"image\\":[\\"\\"],\\"dateModified\\":\\"2025-02-07T06:05:57.000Z\\",\\"author\\":[{\\"@type\\":\\"Person\\",\\"name\\":\\"Mr.Hope\\",\\"url\\":\\"https://mister-hope.com\\"}]}"]]},"headers":[{"level":2,"title":"教学目标","slug":"教学目标","link":"#教学目标","children":[]},{"level":2,"title":"3.1 同步设计黄金准则","slug":"_3-1-同步设计黄金准则","link":"#_3-1-同步设计黄金准则","children":[{"level":3,"title":"基本设计原则","slug":"基本设计原则","link":"#基本设计原则","children":[]},{"level":3,"title":"时钟质量要求","slug":"时钟质量要求","link":"#时钟质量要求","children":[]}]},{"level":2,"title":"3.2 时序路径分析","slug":"_3-2-时序路径分析","link":"#_3-2-时序路径分析","children":[{"level":3,"title":"建立/保持时间公式","slug":"建立-保持时间公式","link":"#建立-保持时间公式","children":[]},{"level":3,"title":"时序约束示例","slug":"时序约束示例","link":"#时序约束示例","children":[]}]},{"level":2,"title":"3.3 跨时钟域同步","slug":"_3-3-跨时钟域同步","link":"#_3-3-跨时钟域同步","children":[{"level":3,"title":"同步技术对比","slug":"同步技术对比","link":"#同步技术对比","children":[]},{"level":3,"title":"异步FIFO结构","slug":"异步fifo结构","link":"#异步fifo结构","children":[]}]},{"level":2,"title":"3.4 低功耗设计","slug":"_3-4-低功耗设计","link":"#_3-4-低功耗设计","children":[{"level":3,"title":"功耗构成分析","slug":"功耗构成分析","link":"#功耗构成分析","children":[]},{"level":3,"title":"时钟门控实现","slug":"时钟门控实现","link":"#时钟门控实现","children":[]}]}],"git":{"createdTime":1738908357000,"updatedTime":1738908357000,"contributors":[{"name":"Xianzhong Zhou","username":"Xianzhong Zhou","email":"zhouxzh@gdut.edu.cn","commits":1,"url":"https://github.com/Xianzhong Zhou"}]},"readingTime":{"minutes":1.35,"words":406},"filePathRelative":"book/chapter3.md","localizedDate":"2025年2月7日","autoDesc":true}');export{p as comp,c as data};
