/*
 * stm32f767xx.h
 *
 *  Created on: Aug 4, 2025
 *      Author: TUF
 */

#ifndef INC_STM32F767XX_H_
#define INC_STM32F767XX_H_

/* base address of FLASH and SRAM memories */
#define FLASH_BASEADDR 0x08000000U
#define SRAM1_BASEADDR 0x20020000U
#define SRAM2_BASEADDR 0x2007C000U
#define ROM_BASEADDR   0x1FF00000U
#define SRAM           SRAM1_BASEADDR

/* AHBx and APBx Bus peripheral base addresses */
#define PERIPH_BASE     0x40000000U
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE 0x40010000U
#define AHB1PERIPH_BASE 0x40020000U
#define AHB2PERIPH_BASE 0x50000000U
#define AHB3PERIPH_BASE 0x60000000U



#endif /* INC_STM32F767XX_H_ */
