{
    "name": "Piccolo",
    "folder": "Piccolo",
    "sim_files": [],
    "files": [
        "src_SSITH_P1/xilinx_ip/hdl/ASSIGN1.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncFIFOLevel.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncHandshake.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncResetA.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncWire.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCPU.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCSR_MIE.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCSR_MIP.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCSR_RegFile.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCore.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_Abstract_Commands.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_CSR_Tap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_GPR_Tap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_Mem_Tap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_Run_Control.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_System_Bus.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDebug_Module.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkFabric_2x3.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkGPR_RegFile.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkJtagTap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkMMU_Cache.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkNear_Mem.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkNear_Mem_IO_AXI4.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkP1_Core.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkPLIC_16_2_7.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkRISCV_MBox.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkSoC_Map.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkTV_Encode.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkTV_Xactor.v",
        "src_bsc_lib_RTL/BRAM2.v",
        "src_bsc_lib_RTL/FIFO2.v",
        "src_bsc_lib_RTL/FIFO20.v",
        "src_bsc_lib_RTL/RegFile.v",
        "src_bsc_lib_RTL/SizedFIFO.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/bluespec/Piccolo",
    "top_module": "mkP1_Core",
    "extra_flags": [],
    "language_version": "1364-2005",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}