;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 04/11/2019 01:11:10 ã
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x02BD0000  	701
0x0008	0x02910000  	657
0x000C	0x02910000  	657
0x0010	0x02910000  	657
0x0014	0x02910000  	657
0x0018	0x02910000  	657
0x001C	0x02910000  	657
0x0020	0x02910000  	657
0x0024	0x02910000  	657
0x0028	0x02910000  	657
0x002C	0x02910000  	657
0x0030	0x02910000  	657
0x0034	0x02910000  	657
0x0038	0x02910000  	657
0x003C	0x02910000  	657
0x0040	0x02910000  	657
0x0044	0x02910000  	657
0x0048	0x02910000  	657
0x004C	0x02910000  	657
0x0050	0x02910000  	657
0x0054	0x02910000  	657
0x0058	0x02910000  	657
0x005C	0x02910000  	657
0x0060	0x02910000  	657
0x0064	0x02910000  	657
0x0068	0x02910000  	657
0x006C	0x02910000  	657
0x0070	0x02910000  	657
0x0074	0x02910000  	657
0x0078	0x02910000  	657
0x007C	0x02910000  	657
0x0080	0x02910000  	657
0x0084	0x02910000  	657
0x0088	0x02910000  	657
0x008C	0x02910000  	657
0x0090	0x02910000  	657
0x0094	0x02910000  	657
0x0098	0x02910000  	657
0x009C	0x02910000  	657
0x00A0	0x02910000  	657
0x00A4	0x02910000  	657
0x00A8	0x02910000  	657
0x00AC	0x02910000  	657
0x00B0	0x02910000  	657
0x00B4	0x02910000  	657
0x00B8	0x02910000  	657
0x00BC	0x02910000  	657
0x00C0	0x02910000  	657
0x00C4	0x02910000  	657
0x00C8	0x02910000  	657
0x00CC	0x02910000  	657
0x00D0	0x02910000  	657
0x00D4	0x02910000  	657
0x00D8	0x02910000  	657
0x00DC	0x02910000  	657
0x00E0	0x02910000  	657
0x00E4	0x02910000  	657
0x00E8	0x02910000  	657
0x00EC	0x02910000  	657
0x00F0	0x02910000  	657
0x00F4	0x02910000  	657
0x00F8	0x02910000  	657
0x00FC	0x02910000  	657
0x0100	0x02910000  	657
0x0104	0x02910000  	657
0x0108	0x02910000  	657
0x010C	0x02910000  	657
0x0110	0x02910000  	657
0x0114	0x02910000  	657
0x0118	0x02910000  	657
0x011C	0x02910000  	657
0x0120	0x02910000  	657
0x0124	0x02910000  	657
0x0128	0x02910000  	657
0x012C	0x02910000  	657
0x0130	0x02910000  	657
0x0134	0x02910000  	657
0x0138	0x02910000  	657
0x013C	0x02910000  	657
0x0140	0x02910000  	657
0x0144	0x02910000  	657
0x0148	0x02910000  	657
0x014C	0x02910000  	657
0x0150	0x02910000  	657
0x0154	0x02910000  	657
0x0158	0x02910000  	657
0x015C	0x02910000  	657
0x0160	0x02910000  	657
0x0164	0x02910000  	657
0x0168	0x02910000  	657
0x016C	0x02910000  	657
0x0170	0x02910000  	657
0x0174	0x02910000  	657
0x0178	0x02910000  	657
0x017C	0x02910000  	657
0x0180	0x02910000  	657
0x0184	0x02910000  	657
; end of ____SysVT
_main:
;LAB3ASSIGN.c, 7 :: 		void main() {
0x02BC	0xF000F85C  BL	888
0x02C0	0xF7FFFFD0  BL	612
0x02C4	0xF000FA08  BL	1752
0x02C8	0xF7FFFFE6  BL	664
;LAB3ASSIGN.c, 8 :: 		RCC_AHB1ENR|=(1<<3);            // Enable GPIODEN (Enable port D)
0x02CC	0x4821    LDR	R0, [PC, #132]
0x02CE	0x6800    LDR	R0, [R0, #0]
0x02D0	0xF0400108  ORR	R1, R0, #8
0x02D4	0x481F    LDR	R0, [PC, #124]
0x02D6	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 9 :: 		GPIOD_MODER=0x55555554;         // Identify that pin 0 is input and the rest is output
0x02D8	0x491F    LDR	R1, [PC, #124]
0x02DA	0x4820    LDR	R0, [PC, #128]
0x02DC	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 10 :: 		RCC_APB1ENR|=(1<<3);            // Enable TIM5EN (Enable Timer 5)
0x02DE	0x4820    LDR	R0, [PC, #128]
0x02E0	0x6800    LDR	R0, [R0, #0]
0x02E2	0xF0400108  ORR	R1, R0, #8
0x02E6	0x481E    LDR	R0, [PC, #120]
0x02E8	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 11 :: 		Tim5_CR1|=(1<<7);               // Buffer the ARPE (Auto-Reload Preload Enable) (If ARR is changed during operation, Timer changes its operation after performing its old reset)
0x02EA	0x481E    LDR	R0, [PC, #120]
0x02EC	0x6800    LDR	R0, [R0, #0]
0x02EE	0xF0400180  ORR	R1, R0, #128
0x02F2	0x481C    LDR	R0, [PC, #112]
0x02F4	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 12 :: 		Tim5_CR1&=~(1<<5)|(1<<6);       // Set Edge-Aligned Mode in CMS (Enable counting the timer up or down)
0x02F6	0x481B    LDR	R0, [PC, #108]
0x02F8	0x6801    LDR	R1, [R0, #0]
0x02FA	0xF06F0020  MVN	R0, #32
0x02FE	0x4001    ANDS	R1, R0
0x0300	0x4818    LDR	R0, [PC, #96]
0x0302	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 13 :: 		Tim5_CR1&=~(1<<4);              // Use counter as upcounter in DIR (Enable counting the timer up)
0x0304	0x4817    LDR	R0, [PC, #92]
0x0306	0x6801    LDR	R1, [R0, #0]
0x0308	0xF06F0010  MVN	R0, #16
0x030C	0x4001    ANDS	R1, R0
0x030E	0x4815    LDR	R0, [PC, #84]
0x0310	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 14 :: 		Tim5_PSC=15999;                 // Set counter clock frequency at 1KHz (CK_CNT = f_CK_PSC / (PSC[15:0] + 1)) in PSC (Prescaler Register)
0x0312	0xF643617F  MOVW	R1, #15999
0x0316	0x4814    LDR	R0, [PC, #80]
0x0318	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 15 :: 		Tim5_ARR=10000;                 // Set max. time required to reset the timer in ms in ARR (Auto-Reload Register)
0x031A	0xF2427110  MOVW	R1, #10000
0x031E	0x4813    LDR	R0, [PC, #76]
0x0320	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 16 :: 		while(1){
L_main2:
;LAB3ASSIGN.c, 17 :: 		if (GPIOD_IDR & (1<<0)) {    // if the pushbutton of pin 0 is pressed in the IDR (Input Data Register)
0x0322	0x4813    LDR	R0, [PC, #76]
0x0324	0x6800    LDR	R0, [R0, #0]
0x0326	0xF0000001  AND	R0, R0, #1
0x032A	0xB180    CBZ	R0, L_main4
;LAB3ASSIGN.c, 18 :: 		GPIOD_ODR=0xFF00;         // Turn-on leds of port D high in the ODR (Output Data Register)
0x032C	0xF64F7100  MOVW	R1, #65280
0x0330	0x4810    LDR	R0, [PC, #64]
0x0332	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 19 :: 		Dms(1000);                // Set the 1000ms delay in the timer
0x0334	0xF24030E8  MOVW	R0, #1000
0x0338	0xB200    SXTH	R0, R0
0x033A	0xF7FFFF55  BL	_Dms+0
;LAB3ASSIGN.c, 20 :: 		GPIOD_ODR=0x0000;         // Turn-off leds of port D high in the ODR
0x033E	0x2100    MOVS	R1, #0
0x0340	0x480C    LDR	R0, [PC, #48]
0x0342	0x6001    STR	R1, [R0, #0]
;LAB3ASSIGN.c, 21 :: 		Dms(1000);
0x0344	0xF24030E8  MOVW	R0, #1000
0x0348	0xB200    SXTH	R0, R0
0x034A	0xF7FFFF4D  BL	_Dms+0
;LAB3ASSIGN.c, 22 :: 		}
L_main4:
;LAB3ASSIGN.c, 23 :: 		}
0x034E	0xE7E8    B	L_main2
;LAB3ASSIGN.c, 24 :: 		}
L_end_main:
L__main_end_loop:
0x0350	0xE7FE    B	L__main_end_loop
0x0352	0xBF00    NOP
0x0354	0x38304002  	RCC_AHB1ENR+0
0x0358	0x55545555  	#1431655764
0x035C	0x0C004002  	GPIOD_MODER+0
0x0360	0x38404002  	RCC_APB1ENR+0
0x0364	0x0C004000  	TIM5_CR1+0
0x0368	0x0C284000  	TIM5_PSC+0
0x036C	0x0C2C4000  	TIM5_ARR+0
0x0370	0x0C104002  	GPIOD_IDR+0
0x0374	0x0C144002  	GPIOD_ODR+0
; end of _main
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0228	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x022A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x022E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x0232	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x0236	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0238	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x023C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x023E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0240	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x0242	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x0246	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x024A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x024C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0250	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x0252	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x0254	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0258	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x025C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x025E	0xB001    ADD	SP, SP, #4
0x0260	0x4770    BX	LR
; end of ___FillZeros
_Dms:
;LAB3ASSIGN.c, 1 :: 		void Dms(int ms){                 // void: No return && the 1000ms delay will be stored later in the integer variable ms
; ms start address is: 0 (R0)
; ms end address is: 0 (R0)
; ms start address is: 0 (R0)
;LAB3ASSIGN.c, 2 :: 		Tim5_EGR|=(1<<0);              // Re-initilize the counter (start the counter from 0) in UG bit (Update Generation) in EGR (Event Generation Register)
0x01E8	0x490C    LDR	R1, [PC, #48]
0x01EA	0x6809    LDR	R1, [R1, #0]
0x01EC	0xF0410201  ORR	R2, R1, #1
0x01F0	0x490A    LDR	R1, [PC, #40]
0x01F2	0x600A    STR	R2, [R1, #0]
;LAB3ASSIGN.c, 3 :: 		Tim5_CR1|=(1<<0);              // Enable CEN (Counter Enable)
0x01F4	0x490A    LDR	R1, [PC, #40]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xF0410201  ORR	R2, R1, #1
0x01FC	0x4908    LDR	R1, [PC, #32]
0x01FE	0x600A    STR	R2, [R1, #0]
; ms end address is: 0 (R0)
;LAB3ASSIGN.c, 4 :: 		while(Tim5_CNT<ms);            // Stay inside "while" if the CNT (Counter Value) is less than 1000ms even the condition is false
L_Dms0:
; ms start address is: 0 (R0)
0x0200	0x4908    LDR	R1, [PC, #32]
0x0202	0x6809    LDR	R1, [R1, #0]
0x0204	0x4281    CMP	R1, R0
0x0206	0xD200    BCS	L_Dms1
; ms end address is: 0 (R0)
0x0208	0xE7FA    B	L_Dms0
L_Dms1:
;LAB3ASSIGN.c, 5 :: 		Tim5_CR1&=~(1<<0);             // Disable CEN (Let the timer do not count)
0x020A	0x4905    LDR	R1, [PC, #20]
0x020C	0x680A    LDR	R2, [R1, #0]
0x020E	0xF06F0101  MVN	R1, #1
0x0212	0x400A    ANDS	R2, R1
0x0214	0x4902    LDR	R1, [PC, #8]
0x0216	0x600A    STR	R2, [R1, #0]
;LAB3ASSIGN.c, 6 :: 		}
L_end_Dms:
0x0218	0x4770    BX	LR
0x021A	0xBF00    NOP
0x021C	0x0C144000  	TIM5_EGR+0
0x0220	0x0C004000  	TIM5_CR1+0
0x0224	0x0C244000  	TIM5_CNT+0
; end of _Dms
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0188	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x018A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x018E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x0192	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x0196	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 461 :: 		
0x0378	0xB082    SUB	SP, SP, #8
0x037A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 464 :: 		
; ulRCC_CR start address is: 8 (R2)
0x037E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 465 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0380	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 466 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0382	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 467 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0384	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0386	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 470 :: 		
0x0388	0x2803    CMP	R0, #3
0x038A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC232
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 471 :: 		
0x038E	0x4893    LDR	R0, [PC, #588]
0x0390	0x4281    CMP	R1, R0
0x0392	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 472 :: 		
0x0394	0x4892    LDR	R0, [PC, #584]
0x0396	0x6800    LDR	R0, [R0, #0]
0x0398	0xF0400105  ORR	R1, R0, #5
0x039C	0x4890    LDR	R0, [PC, #576]
0x039E	0x6001    STR	R1, [R0, #0]
0x03A0	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC234
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 473 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03A2	0x4890    LDR	R0, [PC, #576]
0x03A4	0x4281    CMP	R1, R0
0x03A6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 474 :: 		
0x03A8	0x488D    LDR	R0, [PC, #564]
0x03AA	0x6800    LDR	R0, [R0, #0]
0x03AC	0xF0400104  ORR	R1, R0, #4
0x03B0	0x488B    LDR	R0, [PC, #556]
0x03B2	0x6001    STR	R1, [R0, #0]
0x03B4	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03B6	0x488C    LDR	R0, [PC, #560]
0x03B8	0x4281    CMP	R1, R0
0x03BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x03BC	0x4888    LDR	R0, [PC, #544]
0x03BE	0x6800    LDR	R0, [R0, #0]
0x03C0	0xF0400103  ORR	R1, R0, #3
0x03C4	0x4886    LDR	R0, [PC, #536]
0x03C6	0x6001    STR	R1, [R0, #0]
0x03C8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03CA	0xF64E2060  MOVW	R0, #60000
0x03CE	0x4281    CMP	R1, R0
0x03D0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x03D2	0x4883    LDR	R0, [PC, #524]
0x03D4	0x6800    LDR	R0, [R0, #0]
0x03D6	0xF0400102  ORR	R1, R0, #2
0x03DA	0x4881    LDR	R0, [PC, #516]
0x03DC	0x6001    STR	R1, [R0, #0]
0x03DE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03E0	0xF2475030  MOVW	R0, #30000
0x03E4	0x4281    CMP	R1, R0
0x03E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x03E8	0x487D    LDR	R0, [PC, #500]
0x03EA	0x6800    LDR	R0, [R0, #0]
0x03EC	0xF0400101  ORR	R1, R0, #1
0x03F0	0x487B    LDR	R0, [PC, #492]
0x03F2	0x6001    STR	R1, [R0, #0]
0x03F4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 482 :: 		
0x03F6	0x487A    LDR	R0, [PC, #488]
0x03F8	0x6801    LDR	R1, [R0, #0]
0x03FA	0xF06F0007  MVN	R0, #7
0x03FE	0x4001    ANDS	R1, R0
0x0400	0x4877    LDR	R0, [PC, #476]
0x0402	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 483 :: 		
0x0404	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC243
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0406	0x2802    CMP	R0, #2
0x0408	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC244
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 485 :: 		
0x040C	0x4877    LDR	R0, [PC, #476]
0x040E	0x4281    CMP	R1, R0
0x0410	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 486 :: 		
0x0412	0x4873    LDR	R0, [PC, #460]
0x0414	0x6800    LDR	R0, [R0, #0]
0x0416	0xF0400106  ORR	R1, R0, #6
0x041A	0x4871    LDR	R0, [PC, #452]
0x041C	0x6001    STR	R1, [R0, #0]
0x041E	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 487 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0420	0x4870    LDR	R0, [PC, #448]
0x0422	0x4281    CMP	R1, R0
0x0424	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 488 :: 		
0x0426	0x486E    LDR	R0, [PC, #440]
0x0428	0x6800    LDR	R0, [R0, #0]
0x042A	0xF0400105  ORR	R1, R0, #5
0x042E	0x486C    LDR	R0, [PC, #432]
0x0430	0x6001    STR	R1, [R0, #0]
0x0432	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 489 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0434	0x486E    LDR	R0, [PC, #440]
0x0436	0x4281    CMP	R1, R0
0x0438	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x043A	0x4869    LDR	R0, [PC, #420]
0x043C	0x6800    LDR	R0, [R0, #0]
0x043E	0xF0400104  ORR	R1, R0, #4
0x0442	0x4867    LDR	R0, [PC, #412]
0x0444	0x6001    STR	R1, [R0, #0]
0x0446	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0448	0x486A    LDR	R0, [PC, #424]
0x044A	0x4281    CMP	R1, R0
0x044C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x044E	0x4864    LDR	R0, [PC, #400]
0x0450	0x6800    LDR	R0, [R0, #0]
0x0452	0xF0400103  ORR	R1, R0, #3
0x0456	0x4862    LDR	R0, [PC, #392]
0x0458	0x6001    STR	R1, [R0, #0]
0x045A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x045C	0xF64B3080  MOVW	R0, #48000
0x0460	0x4281    CMP	R1, R0
0x0462	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x0464	0x485E    LDR	R0, [PC, #376]
0x0466	0x6800    LDR	R0, [R0, #0]
0x0468	0xF0400102  ORR	R1, R0, #2
0x046C	0x485C    LDR	R0, [PC, #368]
0x046E	0x6001    STR	R1, [R0, #0]
0x0470	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0472	0xF64550C0  MOVW	R0, #24000
0x0476	0x4281    CMP	R1, R0
0x0478	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x047A	0x4859    LDR	R0, [PC, #356]
0x047C	0x6800    LDR	R0, [R0, #0]
0x047E	0xF0400101  ORR	R1, R0, #1
0x0482	0x4857    LDR	R0, [PC, #348]
0x0484	0x6001    STR	R1, [R0, #0]
0x0486	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 498 :: 		
0x0488	0x4855    LDR	R0, [PC, #340]
0x048A	0x6801    LDR	R1, [R0, #0]
0x048C	0xF06F0007  MVN	R0, #7
0x0490	0x4001    ANDS	R1, R0
0x0492	0x4853    LDR	R0, [PC, #332]
0x0494	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 499 :: 		
0x0496	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC257
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0498	0x2801    CMP	R0, #1
0x049A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC258
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 501 :: 		
0x049E	0x4851    LDR	R0, [PC, #324]
0x04A0	0x4281    CMP	R1, R0
0x04A2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 502 :: 		
0x04A4	0x484E    LDR	R0, [PC, #312]
0x04A6	0x6800    LDR	R0, [R0, #0]
0x04A8	0xF0400107  ORR	R1, R0, #7
0x04AC	0x484C    LDR	R0, [PC, #304]
0x04AE	0x6001    STR	R1, [R0, #0]
0x04B0	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 503 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04B2	0x4851    LDR	R0, [PC, #324]
0x04B4	0x4281    CMP	R1, R0
0x04B6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 504 :: 		
0x04B8	0x4849    LDR	R0, [PC, #292]
0x04BA	0x6800    LDR	R0, [R0, #0]
0x04BC	0xF0400106  ORR	R1, R0, #6
0x04C0	0x4847    LDR	R0, [PC, #284]
0x04C2	0x6001    STR	R1, [R0, #0]
0x04C4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 505 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04C6	0x4848    LDR	R0, [PC, #288]
0x04C8	0x4281    CMP	R1, R0
0x04CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x04CC	0x4844    LDR	R0, [PC, #272]
0x04CE	0x6800    LDR	R0, [R0, #0]
0x04D0	0xF0400105  ORR	R1, R0, #5
0x04D4	0x4842    LDR	R0, [PC, #264]
0x04D6	0x6001    STR	R1, [R0, #0]
0x04D8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04DA	0x4846    LDR	R0, [PC, #280]
0x04DC	0x4281    CMP	R1, R0
0x04DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x04E0	0x483F    LDR	R0, [PC, #252]
0x04E2	0x6800    LDR	R0, [R0, #0]
0x04E4	0xF0400104  ORR	R1, R0, #4
0x04E8	0x483D    LDR	R0, [PC, #244]
0x04EA	0x6001    STR	R1, [R0, #0]
0x04EC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04EE	0xF24D20F0  MOVW	R0, #54000
0x04F2	0x4281    CMP	R1, R0
0x04F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x04F6	0x483A    LDR	R0, [PC, #232]
0x04F8	0x6800    LDR	R0, [R0, #0]
0x04FA	0xF0400103  ORR	R1, R0, #3
0x04FE	0x4838    LDR	R0, [PC, #224]
0x0500	0x6001    STR	R1, [R0, #0]
0x0502	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0504	0xF64840A0  MOVW	R0, #36000
0x0508	0x4281    CMP	R1, R0
0x050A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x050C	0x4834    LDR	R0, [PC, #208]
0x050E	0x6800    LDR	R0, [R0, #0]
0x0510	0xF0400102  ORR	R1, R0, #2
0x0514	0x4832    LDR	R0, [PC, #200]
0x0516	0x6001    STR	R1, [R0, #0]
0x0518	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x051A	0xF2446050  MOVW	R0, #18000
0x051E	0x4281    CMP	R1, R0
0x0520	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x0522	0x482F    LDR	R0, [PC, #188]
0x0524	0x6800    LDR	R0, [R0, #0]
0x0526	0xF0400101  ORR	R1, R0, #1
0x052A	0x482D    LDR	R0, [PC, #180]
0x052C	0x6001    STR	R1, [R0, #0]
0x052E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 516 :: 		
0x0530	0x482B    LDR	R0, [PC, #172]
0x0532	0x6801    LDR	R1, [R0, #0]
0x0534	0xF06F0007  MVN	R0, #7
0x0538	0x4001    ANDS	R1, R0
0x053A	0x4829    LDR	R0, [PC, #164]
0x053C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 517 :: 		
0x053E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC273
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0540	0x2800    CMP	R0, #0
0x0542	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC274
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 519 :: 		
0x0546	0x482D    LDR	R0, [PC, #180]
0x0548	0x4281    CMP	R1, R0
0x054A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 520 :: 		
0x054C	0x4824    LDR	R0, [PC, #144]
0x054E	0x6800    LDR	R0, [R0, #0]
0x0550	0xF0400107  ORR	R1, R0, #7
0x0554	0x4822    LDR	R0, [PC, #136]
0x0556	0x6001    STR	R1, [R0, #0]
0x0558	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC276
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 521 :: 		
; Fosc_kHz start address is: 4 (R1)
0x055A	0x4825    LDR	R0, [PC, #148]
0x055C	0x4281    CMP	R1, R0
0x055E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 522 :: 		
0x0560	0x481F    LDR	R0, [PC, #124]
0x0562	0x6800    LDR	R0, [R0, #0]
0x0564	0xF0400106  ORR	R1, R0, #6
0x0568	0x481D    LDR	R0, [PC, #116]
0x056A	0x6001    STR	R1, [R0, #0]
0x056C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 523 :: 		
; Fosc_kHz start address is: 4 (R1)
0x056E	0x4824    LDR	R0, [PC, #144]
0x0570	0x4281    CMP	R1, R0
0x0572	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x0574	0x481A    LDR	R0, [PC, #104]
0x0576	0x6800    LDR	R0, [R0, #0]
0x0578	0xF0400105  ORR	R1, R0, #5
0x057C	0x4818    LDR	R0, [PC, #96]
0x057E	0x6001    STR	R1, [R0, #0]
0x0580	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0582	0xF5B14F7A  CMP	R1, #64000
0x0586	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x0588	0x4815    LDR	R0, [PC, #84]
0x058A	0x6800    LDR	R0, [R0, #0]
0x058C	0xF0400104  ORR	R1, R0, #4
0x0590	0x4813    LDR	R0, [PC, #76]
0x0592	0x6001    STR	R1, [R0, #0]
0x0594	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0596	0xF64B3080  MOVW	R0, #48000
0x059A	0x4281    CMP	R1, R0
0x059C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x059E	0x4810    LDR	R0, [PC, #64]
0x05A0	0x6800    LDR	R0, [R0, #0]
0x05A2	0xF0400103  ORR	R1, R0, #3
0x05A6	0x480E    LDR	R0, [PC, #56]
0x05A8	0x6001    STR	R1, [R0, #0]
0x05AA	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05AC	0xF5B14FFA  CMP	R1, #32000
0x05B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x05B2	0x480B    LDR	R0, [PC, #44]
0x05B4	0x6800    LDR	R0, [R0, #0]
0x05B6	0xF0400102  ORR	R1, R0, #2
0x05BA	0x4809    LDR	R0, [PC, #36]
0x05BC	0x6001    STR	R1, [R0, #0]
0x05BE	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05C0	0xF5B15F7A  CMP	R1, #16000
0x05C4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
0x05C6	0xE01D    B	#58
0x05C8	0x00810000  	#129
0x05CC	0x00100400  	#67108880
0x05D0	0x00000000  	#0
0x05D4	0x00030000  	#3
0x05D8	0x3E800000  	#16000
0x05DC	0x49F00002  	#150000
0x05E0	0x3C004002  	FLASH_ACR+0
0x05E4	0xD4C00001  	#120000
0x05E8	0x5F900001  	#90000
0x05EC	0x32800002  	#144000
0x05F0	0x77000001  	#96000
0x05F4	0x19400001  	#72000
0x05F8	0xA5E00001  	#108000
0x05FC	0xB5800001  	#112000
0x0600	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x0604	0x482D    LDR	R0, [PC, #180]
0x0606	0x6800    LDR	R0, [R0, #0]
0x0608	0xF0400101  ORR	R1, R0, #1
0x060C	0x482B    LDR	R0, [PC, #172]
0x060E	0x6001    STR	R1, [R0, #0]
0x0610	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 534 :: 		
0x0612	0x482A    LDR	R0, [PC, #168]
0x0614	0x6801    LDR	R1, [R0, #0]
0x0616	0xF06F0007  MVN	R0, #7
0x061A	0x4001    ANDS	R1, R0
0x061C	0x4827    LDR	R0, [PC, #156]
0x061E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 535 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC257:
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 537 :: 		
0x0620	0x2101    MOVS	R1, #1
0x0622	0xB249    SXTB	R1, R1
0x0624	0x4826    LDR	R0, [PC, #152]
0x0626	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 538 :: 		
0x0628	0x4826    LDR	R0, [PC, #152]
0x062A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 540 :: 		
0x062C	0xF7FFFDB6  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 542 :: 		
0x0630	0x4825    LDR	R0, [PC, #148]
0x0632	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 543 :: 		
0x0634	0x4825    LDR	R0, [PC, #148]
0x0636	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x0638	0x4825    LDR	R0, [PC, #148]
0x063A	0xEA020100  AND	R1, R2, R0, LSL #0
0x063E	0x4825    LDR	R0, [PC, #148]
0x0640	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 546 :: 		
0x0642	0xF0020001  AND	R0, R2, #1
0x0646	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0648	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 547 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC290:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x064A	0x4822    LDR	R0, [PC, #136]
0x064C	0x6800    LDR	R0, [R0, #0]
0x064E	0xF0000002  AND	R0, R0, #2
0x0652	0x2800    CMP	R0, #0
0x0654	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC291
;__Lib_System_4XX.c, 548 :: 		
0x0656	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 549 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0658	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 546 :: 		
0x065A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 551 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x065C	0xF4023080  AND	R0, R2, #65536
0x0660	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 552 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC293:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0662	0x481C    LDR	R0, [PC, #112]
0x0664	0x6800    LDR	R0, [R0, #0]
0x0666	0xF4003000  AND	R0, R0, #131072
0x066A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC294
;__Lib_System_4XX.c, 553 :: 		
0x066C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC293
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
0x066E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0670	0x460A    MOV	R2, R1
0x0672	0x9901    LDR	R1, [SP, #4]
0x0674	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 551 :: 		
0x0676	0x9101    STR	R1, [SP, #4]
0x0678	0x4611    MOV	R1, R2
0x067A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 554 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
;__Lib_System_4XX.c, 556 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x067C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0680	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
;__Lib_System_4XX.c, 557 :: 		
0x0682	0x4814    LDR	R0, [PC, #80]
0x0684	0x6800    LDR	R0, [R0, #0]
0x0686	0xF0407180  ORR	R1, R0, #16777216
0x068A	0x4812    LDR	R0, [PC, #72]
0x068C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x068E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC296:
; ulRCC_CFGR start address is: 4 (R1)
0x0690	0x4810    LDR	R0, [PC, #64]
0x0692	0x6800    LDR	R0, [R0, #0]
0x0694	0xF0007000  AND	R0, R0, #33554432
0x0698	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC297
;__Lib_System_4XX.c, 559 :: 		
0x069A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC296
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 560 :: 		
0x069C	0x460A    MOV	R2, R1
0x069E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 556 :: 		
;__Lib_System_4XX.c, 560 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
;__Lib_System_4XX.c, 563 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 8 (R2)
0x06A0	0x480A    LDR	R0, [PC, #40]
0x06A2	0x6800    LDR	R0, [R0, #0]
0x06A4	0xF000010C  AND	R1, R0, #12
0x06A8	0x0090    LSLS	R0, R2, #2
0x06AA	0xF000000C  AND	R0, R0, #12
0x06AE	0x4281    CMP	R1, R0
0x06B0	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 564 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x06B2	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 566 :: 		
L_end_InitialSetUpRCCRCC2:
0x06B4	0xF8DDE000  LDR	LR, [SP, #0]
0x06B8	0xB002    ADD	SP, SP, #8
0x06BA	0x4770    BX	LR
0x06BC	0x3C004002  	FLASH_ACR+0
0x06C0	0x80204247  	FLASH_ACR+0
0x06C4	0x80244247  	FLASH_ACR+0
0x06C8	0x38044002  	RCC_PLLCFGR+0
0x06CC	0x38084002  	RCC_CFGR+0
0x06D0	0xFFFF000F  	#1048575
0x06D4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 440 :: 		
0x019C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 443 :: 		
0x019E	0x480D    LDR	R0, [PC, #52]
0x01A0	0x6800    LDR	R0, [R0, #0]
0x01A2	0xF0400101  ORR	R1, R0, #1
0x01A6	0x480B    LDR	R0, [PC, #44]
0x01A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x01AA	0x2100    MOVS	R1, #0
0x01AC	0x480A    LDR	R0, [PC, #40]
0x01AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 449 :: 		
0x01B0	0x4808    LDR	R0, [PC, #32]
0x01B2	0x6801    LDR	R1, [R0, #0]
0x01B4	0x4809    LDR	R0, [PC, #36]
0x01B6	0x4001    ANDS	R1, R0
0x01B8	0x4806    LDR	R0, [PC, #24]
0x01BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 452 :: 		
0x01BC	0x4908    LDR	R1, [PC, #32]
0x01BE	0x4809    LDR	R0, [PC, #36]
0x01C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 455 :: 		
0x01C2	0x4804    LDR	R0, [PC, #16]
0x01C4	0x6801    LDR	R1, [R0, #0]
0x01C6	0xF46F2080  MVN	R0, #262144
0x01CA	0x4001    ANDS	R1, R0
0x01CC	0x4801    LDR	R0, [PC, #4]
0x01CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
L_end_SystemClockSetDefault:
0x01D0	0xB001    ADD	SP, SP, #4
0x01D2	0x4770    BX	LR
0x01D4	0x38004002  	RCC_CR+0
0x01D8	0x38084002  	RCC_CFGR+0
0x01DC	0xFFFFFEF6  	#-17367041
0x01E0	0x30102400  	#603992080
0x01E4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 378 :: 		
0x0298	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 379 :: 		
0x029A	0x4904    LDR	R1, [PC, #16]
0x029C	0x4804    LDR	R0, [PC, #16]
0x029E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 380 :: 		
0x02A0	0x4904    LDR	R1, [PC, #16]
0x02A2	0x4805    LDR	R0, [PC, #20]
0x02A4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 381 :: 		
L_end_InitialSetUpFosc:
0x02A6	0xB001    ADD	SP, SP, #4
0x02A8	0x4770    BX	LR
0x02AA	0xBF00    NOP
0x02AC	0x3E800000  	#16000
0x02B0	0x00002000  	___System_CLOCK_IN_KHZ+0
0x02B4	0x00030000  	#3
0x02B8	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 323 :: 		
0x0290	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 324 :: 		
L___GenExcept28:
0x0292	0xE7FE    B	L___GenExcept28
;__Lib_System_4XX.c, 325 :: 		
L_end___GenExcept:
0x0294	0xB001    ADD	SP, SP, #4
0x0296	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 356 :: 		
0x0264	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 359 :: 		
0x0266	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 360 :: 		
0x026A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 362 :: 		
0x026E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 364 :: 		
0x0270	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 366 :: 		
0x0274	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x0276	0xBF00    NOP
;__Lib_System_4XX.c, 369 :: 		
0x0278	0xBF00    NOP
;__Lib_System_4XX.c, 370 :: 		
0x027A	0xBF00    NOP
;__Lib_System_4XX.c, 371 :: 		
0x027C	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x027E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 374 :: 		
0x0282	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 375 :: 		
0x0286	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 376 :: 		
L_end___EnableFPU:
0x028A	0xB001    ADD	SP, SP, #4
0x028C	0x4770    BX	LR
; end of ___EnableFPU
0x06D8	0xB500    PUSH	(R14)
0x06DA	0xF8DFB010  LDR	R11, [PC, #16]
0x06DE	0xF8DFA010  LDR	R10, [PC, #16]
0x06E2	0xF7FFFDA1  BL	552
0x06E6	0xBD00    POP	(R15)
0x06E8	0x4770    BX	LR
0x06EA	0xBF00    NOP
0x06EC	0x00002000  	#536870912
0x06F0	0x00082000  	#536870920
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [20]    ___CC2DW
0x019C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x01E8      [64]    _Dms
0x0228      [58]    ___FillZeros
0x0264      [42]    ___EnableFPU
0x0290       [8]    ___GenExcept
0x0298      [36]    __Lib_System_4XX_InitialSetUpFosc
0x02BC     [188]    _main
0x0378     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
