/*
 * Copyright 2021 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#include <platform_def.h>
#include <s32_sramc.h>

#define SRAM_BANK_SIZE          (S32_SRAM_SIZE / 2)

#define SRAM_BANK_MIN(N)        (S32_SRAM_BASE + (N) * SRAM_BANK_SIZE)
#define SRAM_BANK_MAX(N)        (S32_SRAM_BASE + ((N) + 1) * \
				 SRAM_BANK_SIZE - 1)

static uintptr_t a53_to_sramc_offset(uintptr_t addr)
{
	/* mem_addr[16:0] = {bus_addr[23:9], bus_addr[5:4]} */
	addr = ((addr >> 9) << 2) | ((addr >> 4) & 0x3);

	return addr;
}

void s32_get_sramc(struct sram_ctrl **ctrls, size_t *size)
{
	static struct sram_ctrl controllers[] = {
		{
			.base_addr = SRAMC0_BASE_ADDR,
			.min_sram_addr = SRAM_BANK_MIN(0),
			.max_sram_addr = SRAM_BANK_MAX(0),
			.a53_to_sramc_offset = a53_to_sramc_offset,
		},
		{
			.base_addr = SRAMC1_BASE_ADDR,
			.min_sram_addr = SRAM_BANK_MIN(1),
			.max_sram_addr = SRAM_BANK_MAX(1),
			.a53_to_sramc_offset = a53_to_sramc_offset,
		},
	};

	*ctrls = &controllers[0];
	*size = ARRAY_SIZE(controllers);
}

