
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 717.277 ; gain = 178.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:2]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_display' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:232]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_display' (1#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:232]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:192]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (2#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:192]
INFO: [Synth 8-6157] synthesizing module 'ClkGen1Hz' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ClkGen1Hz' (3#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:107]
INFO: [Synth 8-6157] synthesizing module 'ClkGen400Hz' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ClkGen400Hz' (4#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:34]
INFO: [Synth 8-6157] synthesizing module 'decoder2to4' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:79]
WARNING: [Synth 8-6090] variable 'Q' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:103]
INFO: [Synth 8-6155] done synthesizing module 'decoder2to4' (5#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:79]
INFO: [Synth 8-6157] synthesizing module 'countOneHour' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:144]
INFO: [Synth 8-6155] done synthesizing module 'countOneHour' (6#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:144]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:2]
WARNING: [Synth 8-3917] design main has port AN2[3] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN2[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN2[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN2[0] driven by constant 1
WARNING: [Synth 8-3917] design main has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 780.574 ; gain = 241.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 780.574 ; gain = 241.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 780.574 ; gain = 241.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/constrs_1/new/DigitalClock.xdc]
Finished Parsing XDC File [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/constrs_1/new/DigitalClock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/constrs_1/new/DigitalClock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "D0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "D1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "D2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "D3" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'f_reg' [C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.srcs/sources_1/new/DigitalClock.v:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module ClkGen1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ClkGen400Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module decoder2to4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module countOneHour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port AN2[3] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN2[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN2[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN2[0] driven by constant 1
WARNING: [Synth 8-3917] design main has port DP driven by constant 1
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (myMux/f_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 897.484 ; gain = 358.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     5|
|4     |LUT2   |     3|
|5     |LUT3   |     6|
|6     |LUT4   |    10|
|7     |LUT5   |    13|
|8     |LUT6   |    30|
|9     |MUXF7  |     9|
|10    |MUXF8  |     4|
|11    |FDRE   |    70|
|12    |FDSE   |     4|
|13    |IBUF   |     2|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |   201|
|2     |  my2to4decoder    |decoder2to4  |     9|
|3     |  myOneHourCounter |countOneHour |    69|
|4     |  my_1Hzclock      |ClkGen1Hz    |    52|
|5     |  my_400Hzclock    |ClkGen400Hz  |    52|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 897.715 ; gain = 241.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 897.715 ; gain = 358.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 918.148 ; gain = 623.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nelson/Digital_Clock_Lab/Digital_Clock_Lab.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 18 02:21:59 2022...
