{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "TestDDR_TestDDR_top_0_0",
    "cell_name": "TestDDR_top_0",
    "component_reference": "xilinx.com:module_ref:TestDDR_top:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_TestDDR_top_0_0",
    "parameters": {
      "component_parameters": {
        "DATA_WIDTH": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DDR3L_ADDR": [ { "value": "14", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "APP_ADDR": [ { "value": "27", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "TestDDR_TestDDR_top_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "DATA_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "DDR3L_ADDR": [ { "value": "14", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "APP_ADDR": [ { "value": "27", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "spartan7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:arty-s7-50:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7s50" } ],
        "PACKAGE": [ { "value": "csga324" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_TestDDR_top_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "Clk_100MHz": [ { "direction": "in" } ],
        "SysClk": [ { "direction": "in" } ],
        "CpldRst": [ { "direction": "in" } ],
        "Clk_200MHz": [ { "direction": "in" } ],
        "led_4bits_tri_o": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "rgb_led_tri_o": [ { "direction": "out", "size_left": "5", "size_right": "0" } ],
        "push_buttons_4bits_tri_i": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "DDR_DATA": [ { "direction": "inout", "size_left": "15", "size_right": "0" } ],
        "DDR_ADDR": [ { "direction": "out", "size_left": "13", "size_right": "0" } ],
        "BA": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "DDR_CKE": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "ODT": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "CS": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "DM": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "RAS": [ { "direction": "out" } ],
        "CAS": [ { "direction": "out" } ],
        "DDR_WE": [ { "direction": "out" } ],
        "DDR_CLKP": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "DDR_CLKN": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "LDQS_P": [ { "direction": "inout" } ],
        "LDQS_N": [ { "direction": "inout" } ],
        "UDQS_P": [ { "direction": "inout" } ],
        "UDQS_N": [ { "direction": "inout" } ],
        "RESET_N": [ { "direction": "out" } ]
      },
      "interfaces": {
        "RESET_N": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "RESET_N" } ]
          }
        }
      }
    }
  }
}