verilog work "shiftregleft.v"
verilog work "seqcomp.v"
verilog work "seqcompwithreg.v"
