Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 21 15:51:08 2024
| Host         : pisterlabNIH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           1           
LUTAR-1    Warning           LUT drives async reset alert                          2           
TIMING-18  Warning           Missing input or output delay                         1           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint     2           
XDCH-2     Warning           Same min and max delay values on IO port              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (7)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.594        0.000                      0                 1937        0.058        0.000                      0                 1925        1.100        0.000                       0                   807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
okHostClk                    {0.000 10.415}       20.830          48.008          
  mmcm0_clk0                 {0.260 10.675}       20.830          48.008          
  mmcm0_clkfb                {0.000 10.415}       20.830          48.008          
sys_clk                      {0.000 2.500}        5.000           200.000         
  clk_2fs_clk_wiz_0          {12.500 37.500}      50.000          20.000          
  clk_2fs_noshift_clk_wiz_0  {0.000 25.000}       50.000          20.000          
  clk_fs_clk_wiz_0           {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0         {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                                      5.415        0.000                       0                     1  
  mmcm0_clk0                      11.269        0.000                      0                 1424        0.069        0.000                      0                 1424        9.165        0.000                       0                   664  
  mmcm0_clkfb                                                                                                                                                                 18.675        0.000                       0                     3  
sys_clk                                                                                                                                                                        1.100        0.000                       0                     2  
  clk_2fs_clk_wiz_0               45.557        0.000                      0                  271        0.058        0.000                      0                  271       24.020        0.000                       0                   130  
  clk_2fs_noshift_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     2  
  clk_fs_clk_wiz_0                                                                                                                                                            60.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                           2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0         okHostClk                8.048        0.000                      0                   17        9.215        0.000                      0                   17  
okHostClk          mmcm0_clk0               6.833        0.000                      0                   96        0.421        0.000                      0                   96  
clk_2fs_clk_wiz_0  mmcm0_clk0              48.575        0.000                      0                    6                                                                        
mmcm0_clk0         clk_2fs_clk_wiz_0       19.504        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.689        0.000                      0                   97        0.454        0.000                      0                   97  
**async_default**  okHostClk          mmcm0_clk0               6.594        0.000                      0                  131        1.538        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             mmcm0_clk0         clk_2fs_clk_wiz_0  
(none)             clk_2fs_clk_wiz_0  mmcm0_clk0         
(none)             mmcm0_clk0         mmcm0_clk0         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                                                                           
(none)                     clk_2fs_clk_wiz_0                                     
(none)                     clk_2fs_noshift_clk_wiz_0                             
(none)                     clk_fs_clk_wiz_0                                      
(none)                     clkfbout_clk_wiz_0                                    
(none)                     mmcm0_clk0                                            
(none)                     mmcm0_clkfb                                           
(none)                                                clk_2fs_clk_wiz_0          
(none)                                                mmcm0_clk0                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.269ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[13].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.445ns  (logic 3.212ns (38.035%)  route 5.233ns (61.965%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 19.267 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.594    -1.009    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.445 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=16, routed)          1.190     2.635    U_FIFO_top/U_FIFO_to_PC/dout[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.759 r  U_FIFO_top/U_FIFO_to_PC/epA0_i_3/O
                         net (fo=1, routed)           0.843     3.602    epA0/ep_datain[13]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.124     3.726 r  epA0/ok2[13]_INST_0/O
                         net (fo=1, routed)           0.962     4.688    wireOR/ok2x[29]
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.842 r  wireOR/core0_i_3/O
                         net (fo=1, routed)           1.286     6.128    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[13]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.356     6.484 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_INST_0/O
                         net (fo=1, routed)           0.952     7.436    okHI/okCH[16]
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.534    19.267    okHI/mmcm0_bufg_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout0/C
                         clock pessimism              0.574    19.841    
                         clock uncertainty           -0.099    19.742    
    OLOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -1.037    18.705    okHI/delays[13].fdreout0
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 11.269    

Slack (MET) :             11.339ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[5].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.367ns  (logic 3.206ns (38.319%)  route 5.161ns (61.681%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 19.263 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.594    -1.009    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.445 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=16, routed)          1.706     3.151    U_FIFO_top/U_FIFO_to_PC/dout[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  U_FIFO_top/U_FIFO_to_PC/epA0_i_11/O
                         net (fo=1, routed)           1.078     4.353    epA0/ep_datain[5]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.150     4.503 r  epA0/ok2[5]_INST_0/O
                         net (fo=1, routed)           0.735     5.238    wireOR/ok2x[21]
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.326     5.564 r  wireOR/core0_i_11/O
                         net (fo=1, routed)           0.939     6.504    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.152     6.656 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[5]_INST_0/O
                         net (fo=1, routed)           0.702     7.357    okHI/okCH[8]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.530    19.263    okHI/mmcm0_bufg_0
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout0/C
                         clock pessimism              0.574    19.837    
                         clock uncertainty           -0.099    19.738    
    OLOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -1.042    18.696    okHI/delays[5].fdreout0
  -------------------------------------------------------------------
                         required time                         18.696    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 11.339    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.119ns  (logic 3.546ns (38.887%)  route 5.573ns (61.113%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.834     7.065    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.189 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.806     7.995    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I1_O)        0.124     8.119 r  okHI/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1/O
                         net (fo=1, routed)           0.000     8.119    okHI/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDRE                                         r  okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/C
                         clock pessimism              0.588    19.765    
                         clock uncertainty           -0.099    19.667    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.029    19.696    okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg
  -------------------------------------------------------------------
                         required time                         19.696    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[9].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.066ns  (logic 3.443ns (42.687%)  route 4.623ns (57.313%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 19.266 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.594    -1.009    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.445 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=16, routed)          1.285     2.729    U_FIFO_top/U_FIFO_to_PC/dout[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.853 r  U_FIFO_top/U_FIFO_to_PC/epA0_i_7/O
                         net (fo=1, routed)           0.978     3.831    epA0/ep_datain[9]
    SLICE_X4Y26          LUT4 (Prop_lut4_I3_O)        0.153     3.984 r  epA0/ok2[9]_INST_0/O
                         net (fo=1, routed)           0.667     4.651    wireOR/ok2x[25]
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.356     5.007 r  wireOR/core0_i_7/O
                         net (fo=1, routed)           0.804     5.811    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.356     6.167 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_INST_0/O
                         net (fo=1, routed)           0.890     7.057    okHI/okCH[12]
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout0/C
                         clock pessimism              0.574    19.840    
                         clock uncertainty           -0.099    19.741    
    OLOGIC_X0Y40         FDRE (Setup_fdre_C_D)       -1.041    18.700    okHI/delays[9].fdreout0
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.775ns  (logic 3.422ns (38.995%)  route 5.353ns (61.005%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.834     7.065    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.189 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.587     7.776    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.588    19.761    
                         clock uncertainty           -0.099    19.663    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.458    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 11.681    

Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.775ns  (logic 3.422ns (38.995%)  route 5.353ns (61.005%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.834     7.065    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.189 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.587     7.776    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.588    19.761    
                         clock uncertainty           -0.099    19.663    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.458    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 11.681    

Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.775ns  (logic 3.422ns (38.995%)  route 5.353ns (61.005%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.834     7.065    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.189 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.587     7.776    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.588    19.761    
                         clock uncertainty           -0.099    19.663    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.458    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 11.681    

Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.775ns  (logic 3.422ns (38.995%)  route 5.353ns (61.005%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.834     7.065    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.189 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.587     7.776    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.588    19.761    
                         clock uncertainty           -0.099    19.663    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.458    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 11.681    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.041ns  (logic 3.546ns (39.222%)  route 5.495ns (60.778%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.834     7.065    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.189 f  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.728     7.918    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I2_O)        0.124     8.042 r  okHI/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1/O
                         net (fo=1, routed)           0.000     8.042    okHI/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y34         FDRE                                         r  okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)        0.079    19.733    okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.618ns  (logic 3.451ns (40.044%)  route 5.167ns (59.956%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 19.245 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.639     3.093    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.246 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.251     4.498    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.359     4.857 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.042     5.899    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.332     6.231 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.663     6.894    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I3_O)        0.153     7.047 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.572     7.619    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.512    19.245    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y36          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.574    19.819    
                         clock uncertainty           -0.099    19.721    
    SLICE_X7Y36          FDRE (Setup_fdre_C_CE)      -0.408    19.313    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                         19.313    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 11.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( -0.530 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( -0.359 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.559    -0.359    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y31         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.218 r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.189    -0.029    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[6]
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.871    -0.530    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.249    -0.280    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.097    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( -0.537 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.593    -0.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y43          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.128    okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd[3]
    SLICE_X6Y43          LUT4 (Prop_lut4_I2_O)        0.045    -0.083 r  okHI/core0/core0/lee850ccdc8e3a4cfe18e16eca8aa053c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc_22
    SLICE_X6Y43          FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.864    -0.537    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y43          FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/C
                         clock pessimism              0.225    -0.312    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120    -0.192    okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.533%)  route 0.235ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( -0.530 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( -0.360 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.558    -0.360    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y30         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.219 r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.235     0.016    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[3]
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.871    -0.530    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.249    -0.280    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.097    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.573%)  route 0.234ns (62.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( -0.530 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( -0.359 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.559    -0.359    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y31         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.218 r  okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.234     0.016    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[5]
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.871    -0.530    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.249    -0.280    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.097    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.575 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( -0.359 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.559    -0.359    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y31         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.218 r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.133    -0.085    okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X10Y30         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.826    -0.575    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y30         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.229    -0.346    
    SLICE_X10Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.199    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.616ns = ( -0.356 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.562    -0.356    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y35          FDRE                                         r  okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.215 r  okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.150    okHI/core0/core0/a0/c0/in16[1]
    SLICE_X8Y35          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.831    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y35          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]/C
                         clock pessimism              0.227    -0.343    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.076    -0.267    okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( -0.550 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.194 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.138    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext[0]
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.851    -0.550    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.215    -0.335    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.078    -0.257    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.134    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.856    -0.545    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.214    -0.331    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.075    -0.256    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( -0.550 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.194 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.138    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.851    -0.550    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.215    -0.335    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.075    -0.260    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.194 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.138    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.214    -0.335    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.075    -0.260    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y4      U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y13     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X8Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X8Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X8Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X8Y31      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y8    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.661ns  (logic 1.078ns (29.443%)  route 2.583ns (70.557%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.816    20.818    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.661ns  (logic 1.078ns (29.443%)  route 2.583ns (70.557%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.816    20.818    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.661ns  (logic 1.078ns (29.443%)  route 2.583ns (70.557%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.816    20.818    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.661ns  (logic 1.078ns (29.443%)  route 2.583ns (70.557%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.816    20.818    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.644ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        4.097ns  (logic 0.828ns (20.208%)  route 3.269ns (79.792%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 66.889 - 62.500 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 17.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.622    17.158    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456    17.614 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           1.016    18.630    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3_0[2]
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.124    18.754 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_7/O
                         net (fo=1, routed)           0.799    19.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    19.677 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3/O
                         net (fo=1, routed)           0.795    20.472    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    20.596 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.660    21.255    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X6Y21          FDSE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.505    66.889    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X6Y21          FDSE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.245    67.134    
                         clock uncertainty           -0.190    66.944    
    SLICE_X6Y21          FDSE (Setup_fdse_C_D)       -0.045    66.899    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         66.899    
                         arrival time                         -21.255    
  -------------------------------------------------------------------
                         slack                                 45.644    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.565ns  (logic 1.078ns (30.239%)  route 2.487ns (69.761%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.719    20.722    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.565ns  (logic 1.078ns (30.239%)  route 2.487ns (69.761%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.719    20.722    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.565ns  (logic 1.078ns (30.239%)  route 2.487ns (69.761%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.719    20.722    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.565ns  (logic 1.078ns (30.239%)  route 2.487ns (69.761%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.332    20.003 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.719    20.722    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    66.375    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.375    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2fs_clk_wiz_0 rise@62.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        3.314ns  (logic 1.104ns (33.310%)  route 2.210ns (66.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 66.864 - 62.500 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 17.157 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621    17.157    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X4Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    17.576 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.981    18.558    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.327    18.885 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.786    19.671    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_en
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.358    20.029 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=1, routed)           0.443    20.471    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    K4                                                0.000    62.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    63.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    65.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    65.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    66.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    63.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    65.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    65.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.481    66.864    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    67.097    
                         clock uncertainty           -0.190    66.907    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    66.262    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         66.262    
                         arrival time                         -20.471    
  -------------------------------------------------------------------
                         slack                                 45.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO/dout_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.930%)  route 0.228ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 14.516 - 12.500 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 14.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.557    14.114    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128    14.242 r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[38]/Q
                         net (fo=2, routed)           0.228    14.471    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[38]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.866    14.516    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.346    14.170    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.243    14.413    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                        -14.413    
                         arrival time                          14.471    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 14.504 - 12.500 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 14.143 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.586    14.143    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    14.284 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    14.340    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    14.504    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.361    14.143    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.076    14.219    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                        -14.219    
                         arrival time                          14.340    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 14.504 - 12.500 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 14.143 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.586    14.143    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    14.284 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    14.340    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    14.504    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.361    14.143    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.075    14.218    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                        -14.218    
                         arrival time                          14.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 14.502 - 12.500 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 14.141 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.584    14.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    14.282 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    14.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.853    14.502    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.361    14.141    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.075    14.216    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                        -14.216    
                         arrival time                          14.338    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 14.504 - 12.500 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 14.143 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.586    14.143    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    14.284 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    14.340    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    14.504    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.361    14.143    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.075    14.218    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.218    
                         arrival time                          14.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 14.504 - 12.500 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 14.143 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.586    14.143    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    14.284 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    14.340    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    14.504    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.361    14.143    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.071    14.214    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -14.214    
                         arrival time                          14.340    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 14.502 - 12.500 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 14.141 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.584    14.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    14.282 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    14.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.853    14.502    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.361    14.141    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.071    14.212    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          14.338    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 14.474 - 12.500 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 14.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.557    14.114    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    14.255 r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/Q
                         net (fo=2, routed)           0.068    14.323    U_FIFO_top/U_DUT_to_FIFO/Q[2]
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.825    14.474    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[8]/C
                         clock pessimism             -0.360    14.114    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.078    14.192    U_FIFO_top/U_DUT_to_FIFO/dout_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.192    
                         arrival time                          14.323    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 14.475 - 12.500 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 14.115 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.558    14.115    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    14.256 f  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.099    14.356    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext[1]
    SLICE_X8Y19          LUT4 (Prop_lut4_I2_O)        0.045    14.401 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    14.401    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.826    14.475    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.347    14.128    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.120    14.248    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                        -14.248    
                         arrival time                          14.401    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO/dout_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@12.500ns - clk_2fs_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.794%)  route 0.303ns (67.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 14.516 - 12.500 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 14.114 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.557    14.114    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X8Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    14.262 r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[44]/Q
                         net (fo=1, routed)           0.303    14.566    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[44]
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.866    14.516    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.346    14.170    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.243    14.413    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                        -14.413    
                         arrival time                          14.566    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2fs_clk_wiz_0
Waveform(ns):       { 12.500 37.500 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21     U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y20     U_FIFO_top/U_DUT_to_FIFO/dout_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y24     U_FIFO_top/U_DUT_to_FIFO/dout_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21     U_FIFO_top/U_DUT_to_FIFO/dout_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y22     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y22     U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_noshift_clk_wiz_0
  To Clock:  clk_2fs_noshift_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2fs_noshift_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   CLK/inst/clkout3_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_fs_clk_wiz_0
  To Clock:  clk_fs_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fs_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   CLK/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6   CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        8.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.592ns  (logic 2.727ns (59.385%)  route 1.865ns (40.615%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.241ns = ( -0.981 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.622    -0.981    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y29          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.865     1.340    okHI/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         2.271     3.611 r  okHI/obuf0/O
                         net (fo=0)                   0.000     3.611    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -8.900    11.659    
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.680    -0.923    okHI/mmcm0_bufg_0
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.680    -0.923    okHI/mmcm0_bufg_0
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.679    -0.924    okHI/mmcm0_bufg_0
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.679    -0.924    okHI/mmcm0_bufg_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.678    -0.925    okHI/mmcm0_bufg_0
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.678    -0.925    okHI/mmcm0_bufg_0
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.677    -0.926    okHI/mmcm0_bufg_0
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.677    -0.926    okHI/mmcm0_bufg_0
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.677    -0.926    okHI/mmcm0_bufg_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.215ns  (arrival time - required time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.616ns  (logic 0.615ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.588    -0.330    okHI/mmcm0_bufg_0
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.423     0.286 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.286    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.617ns  (logic 0.616ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.588    -0.330    okHI/mmcm0_bufg_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.424     0.287 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.220ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.621ns  (logic 0.620ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.428     0.290 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.290    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.840%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.589    -0.329    okHI/mmcm0_bufg_0
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.589    -0.329    okHI/mmcm0_bufg_0
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.239ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.642ns  (logic 0.641ns (99.844%)  route 0.001ns (0.156%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.585    -0.333    okHI/mmcm0_bufg_0
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.141 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.140    okHI/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.449     0.309 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  9.239    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 1.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.141    12.141 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.141    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.523    19.256    okHI/mmcm0_bufg_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 1.137ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.137    12.137 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.137    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.523    19.256    okHI/mmcm0_bufg_0
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.134    12.134 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.134    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.529    19.262    okHI/mmcm0_bufg_0
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 1.124ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( -1.570 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.124    12.124 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.124    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.527    19.260    okHI/mmcm0_bufg_0
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    19.260    
                         clock uncertainty           -0.271    18.989    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    18.978    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 1.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.125    12.125 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.125    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.529    19.262    okHI/mmcm0_bufg_0
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.121ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.121    12.121 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.121    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.530    19.263    okHI/mmcm0_bufg_0
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.119    12.119 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.530    19.263    okHI/mmcm0_bufg_0
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 1.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.100    12.100 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.100    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 1.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.098    12.098 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.098    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 1.095ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.095    12.095 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.222ns  (logic 0.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.222    21.052 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.052    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.052    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.224    21.054 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.054    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.054    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.243ns  (logic 0.243ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.243    21.073 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.073    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.073    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.245    21.075 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.075    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.075    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.248ns  (logic 0.248ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.248    21.078 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.078    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.855    20.284    okHI/mmcm0_bufg_0
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.623    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.623    
                         arrival time                          21.078    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.260ns  (logic 0.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.260    21.090 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.090    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    20.282    okHI/mmcm0_bufg_0
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    20.282    
                         clock uncertainty            0.271    20.553    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.621    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.621    
                         arrival time                          21.090    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       48.575ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.575ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.161ns  (logic 0.419ns (36.079%)  route 0.742ns (63.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.742     1.161    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.264    49.736    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         49.736    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 48.575    

Slack (MET) :             48.582ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.413%)  route 0.869ns (65.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.869     1.325    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.093    49.907    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         49.907    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                 48.582    

Slack (MET) :             48.728ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.585     1.004    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.268    49.732    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         49.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 48.728    

Slack (MET) :             48.957ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.492     0.948    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.095    49.905    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         49.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 48.957    

Slack (MET) :             48.963ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.320%)  route 0.488ns (51.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.488     0.944    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.093    49.907    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         49.907    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 48.963    

Slack (MET) :             49.013ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.436     0.892    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.095    49.905    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         49.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 49.013    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.504ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.504ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.551%)  route 0.640ns (60.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.640     1.059    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y20          FDRE (Setup_fdre_C_D)       -0.267    20.563    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.563    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 19.504    

Slack (MET) :             19.542ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.012%)  route 0.603ns (58.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.603     1.022    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)       -0.266    20.564    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.564    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 19.542    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.914%)  route 0.716ns (61.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.716     1.172    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)       -0.047    20.783    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.644ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.737%)  route 0.497ns (54.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.497     0.916    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)       -0.270    20.560    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.560    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 19.644    

Slack (MET) :             19.682ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.212%)  route 0.599ns (56.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)       -0.093    20.737    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 19.682    

Slack (MET) :             19.837ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.444     0.900    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y20          FDRE (Setup_fdre_C_D)       -0.093    20.737    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 19.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.689ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.119%)  route 2.042ns (77.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.077     1.643    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y41          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y41          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    19.333    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                         19.333    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 17.689    

Slack (MET) :             17.689ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.119%)  route 2.042ns (77.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.077     1.643    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y41          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y41          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    19.333    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                         19.333    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 17.689    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.274%)  route 1.912ns (76.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 19.248 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.947     1.513    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y40          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.515    19.248    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y40          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.587    19.835    
                         clock uncertainty           -0.099    19.737    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.405    19.332    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                         19.332    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.274%)  route 1.912ns (76.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 19.248 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.947     1.513    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y40          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.515    19.248    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y40          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.587    19.835    
                         clock uncertainty           -0.099    19.737    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.405    19.332    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         19.332    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.823ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.488ns  (logic 0.580ns (23.315%)  route 1.908ns (76.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 19.248 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.943     1.509    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y40          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.515    19.248    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y40          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.587    19.835    
                         clock uncertainty           -0.099    19.737    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    19.332    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                         19.332    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 17.823    

Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.254%)  route 1.914ns (76.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.949     1.516    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y41          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y41          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    19.377    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                         19.377    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 17.861    

Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.254%)  route 1.914ns (76.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.949     1.516    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y41          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y41          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    19.377    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                         19.377    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 17.861    

Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.254%)  route 1.914ns (76.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.949     1.516    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y41          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y41          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    19.377    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                         19.377    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 17.861    

Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.254%)  route 1.914ns (76.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.949     1.516    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y41          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y41          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    19.377    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                         19.377    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 17.861    

Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.254%)  route 1.914ns (76.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.249 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.965     0.442    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     0.566 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.949     1.516    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y41          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.516    19.249    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y41          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.587    19.836    
                         clock uncertainty           -0.099    19.738    
    SLICE_X6Y41          FDCE (Recov_fdce_C_CLR)     -0.361    19.377    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                         19.377    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 17.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/captrig0_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X2Y27          FDCE                                         f  ep60/captrig0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X2Y27          FDCE                                         r  ep60/captrig0_reg/C
                         clock pessimism              0.228    -0.320    
    SLICE_X2Y27          FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    ep60/captrig0_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X2Y27          FDCE                                         f  ep60/eptrig_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X2Y27          FDCE                                         r  ep60/eptrig_reg[10]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X2Y27          FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    ep60/eptrig_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X2Y27          FDCE                                         f  ep60/eptrig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X2Y27          FDCE                                         r  ep60/eptrig_reg[3]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X2Y27          FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    ep60/eptrig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X2Y27          FDCE                                         f  ep60/eptrig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X2Y27          FDCE                                         r  ep60/eptrig_reg[7]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X2Y27          FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    ep60/eptrig_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[8]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X2Y27          FDCE                                         f  ep60/eptrig_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X2Y27          FDCE                                         r  ep60/eptrig_reg[8]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X2Y27          FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    ep60/eptrig_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[14]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.039%)  route 0.250ns (63.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.250     0.059    ep60/ok1[25]
    SLICE_X3Y28          FDCE                                         f  ep60/eptrig_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.854    -0.547    ep60/ep_clk
    SLICE_X3Y28          FDCE                                         r  ep60/eptrig_reg[14]/C
                         clock pessimism              0.228    -0.319    
    SLICE_X3Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    ep60/eptrig_reg[14]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[14]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X3Y27          FDCE                                         f  ep60/trighold_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X3Y27          FDCE                                         r  ep60/trighold_reg[14]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.412    ep60/trighold_reg[14]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X3Y27          FDCE                                         f  ep60/trighold_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X3Y27          FDCE                                         r  ep60/trighold_reg[3]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.412    ep60/trighold_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[8]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.258     0.067    ep60/ok1[25]
    SLICE_X3Y27          FDCE                                         f  ep60/trighold_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    -0.548    ep60/ep_clk
    SLICE_X3Y27          FDCE                                         r  ep60/trighold_reg[8]/C
                         clock pessimism              0.228    -0.320    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.412    ep60/trighold_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.399%)  route 0.308ns (68.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( -0.550 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y29          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.191 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.308     0.117    ep60/ok1[25]
    SLICE_X4Y27          FDCE                                         f  ep60/trighold_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.851    -0.550    ep60/ep_clk
    SLICE_X4Y27          FDCE                                         r  ep60/trighold_reg[10]/C
                         clock pessimism              0.249    -0.301    
    SLICE_X4Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.393    ep60/trighold_reg[10]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.247ns (24.478%)  route 3.847ns (75.522%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( -1.646 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.711    11.794    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X10Y46         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.451    19.184    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y46         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/C
                         clock pessimism              0.000    19.184    
                         clock uncertainty           -0.271    18.914    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.526    18.388    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.247ns (24.478%)  route 3.847ns (75.522%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( -1.646 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.711    11.794    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X10Y46         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.451    19.184    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y46         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/C
                         clock pessimism              0.000    19.184    
                         clock uncertainty           -0.271    18.914    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.526    18.388    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.247ns (25.137%)  route 3.714ns (74.863%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.577    11.660    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y45          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.612    18.301    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.247ns (25.137%)  route 3.714ns (74.863%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.577    11.660    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y45          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.612    18.301    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.247ns (25.137%)  route 3.714ns (74.863%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.577    11.660    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y45          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.612    18.301    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[56]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.247ns (25.137%)  route 3.714ns (74.863%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.577    11.660    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y45          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[56]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.612    18.301    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[56]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.247ns (25.206%)  route 3.700ns (74.794%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.563    11.647    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y41         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y41         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.612    18.300    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.247ns (25.206%)  route 3.700ns (74.794%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.563    11.647    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y41         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y41         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.612    18.300    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.247ns (25.161%)  route 3.709ns (74.839%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( -1.646 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.572    11.656    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X10Y45         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.451    19.184    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]/C
                         clock pessimism              0.000    19.184    
                         clock uncertainty           -0.271    18.914    
    SLICE_X10Y45         FDCE (Recov_fdce_C_CLR)     -0.568    18.346    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[39]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.247ns (25.161%)  route 3.709ns (74.839%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( -1.646 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    V19                                               0.000     6.700 f  hi_in[6] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         1.094     7.794 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          2.137     9.930    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.153    10.083 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.572    11.656    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X10Y45         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.451    19.184    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y45         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[39]/C
                         clock pessimism              0.000    19.184    
                         clock uncertainty           -0.271    18.914    
    SLICE_X10Y45         FDCE (Recov_fdce_C_CLR)     -0.568    18.346    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[39]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.198ns  (logic 0.277ns (23.147%)  route 0.921ns (76.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.168    22.028    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y33          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    20.490    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.490    
                         arrival time                          22.028    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.198ns  (logic 0.277ns (23.147%)  route 0.921ns (76.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.168    22.028    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y33          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    20.490    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.490    
                         arrival time                          22.028    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.198ns  (logic 0.277ns (23.147%)  route 0.921ns (76.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.168    22.028    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y33          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    20.490    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.490    
                         arrival time                          22.028    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.198ns  (logic 0.277ns (23.147%)  route 0.921ns (76.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.168    22.028    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y33          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    20.490    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.490    
                         arrival time                          22.028    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.279ns  (logic 0.277ns (21.688%)  route 1.001ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.248    22.109    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y34          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y34          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067    20.491    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.109    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.279ns  (logic 0.277ns (21.688%)  route 1.001ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.248    22.109    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y34          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y34          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067    20.491    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.109    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.279ns  (logic 0.277ns (21.688%)  route 1.001ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.248    22.109    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y34          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y34          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067    20.491    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.109    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.279ns  (logic 0.277ns (21.688%)  route 1.001ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.248    22.109    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y34          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y34          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067    20.491    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.109    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.279ns  (logic 0.277ns (21.688%)  route 1.001ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.248    22.109    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X7Y34          FDPE                                         f  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y34          FDPE                                         r  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X7Y34          FDPE (Remov_fdpe_C_PRE)     -0.095    20.463    okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          22.109    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.279ns  (logic 0.277ns (21.688%)  route 1.001ns (78.312%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA18                                              0.000    20.830 f  hi_in[7] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.232    21.062 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          0.753    21.815    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045    21.860 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.248    22.109    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X7Y34          FDPE                                         f  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y34          FDPE                                         r  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X7Y34          FDPE (Remov_fdpe_C_PRE)     -0.095    20.463    okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          22.109    
  -------------------------------------------------------------------
                         slack                                  1.646    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.391%)  route 1.209ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        5.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 16.822 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( -1.047 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.556    -1.047    ep10/ok1[24]
    SLICE_X9Y29          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=6, routed)           1.209     0.618    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X8Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.438    16.822    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X8Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.164%)  route 1.108ns (70.836%))
  Logic Levels:           0  
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 16.891 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.529 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=25, routed)          1.108     0.579    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.507    16.891    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.367ns (49.574%)  route 0.373ns (50.426%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.851ns = ( -1.591 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.506    -1.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.367    -1.224 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.373    -0.850    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.622    17.158    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.337ns (44.689%)  route 0.417ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.851ns = ( -1.591 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.506    -1.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.337    -1.254 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.417    -0.837    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.624    17.160    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.337ns (39.850%)  route 0.509ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.851ns = ( -1.591 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.506    -1.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.337    -1.254 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.509    -0.745    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.624    17.160    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.367ns (42.075%)  route 0.505ns (57.925%))
  Logic Levels:           0  
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.851ns = ( -1.591 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.506    -1.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.367    -1.224 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.505    -0.718    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.624    17.160    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.337ns (38.541%)  route 0.537ns (61.459%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.851ns = ( -1.591 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.506    -1.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.337    -1.254 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.537    -0.716    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.622    17.158    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y20          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.367ns (37.921%)  route 0.601ns (62.079%))
  Logic Levels:           0  
  Clock Path Skew:        6.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.851ns = ( -1.591 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.506    -1.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.367    -1.224 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.601    -0.623    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.623    17.159    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.367ns (27.981%)  route 0.945ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        6.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.367    -1.227 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=25, routed)          0.945    -0.282    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.624    17.160    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 0.367ns (25.795%)  route 1.056ns (74.205%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 17.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.918ns = ( -1.658 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.439    -1.658    ep10/ok1[24]
    SLICE_X9Y29          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.367    -1.291 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=6, routed)           1.056    -0.235    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X8Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.555    17.091    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X8Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.237ns  (logic 0.518ns (41.881%)  route 0.719ns (58.119%))
  Logic Levels:           0  
  Clock Path Skew:        -6.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( -1.592 - 0.260 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 17.093 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 r  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    17.133    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    13.779 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.557    17.093    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518    17.611 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=29, routed)          0.719    18.330    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.505    -1.592    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.882%)  route 0.166ns (54.117%))
  Logic Levels:           0  
  Clock Path Skew:        -2.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 14.143 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.586    14.143    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    14.284 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.166    14.451    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.856    -0.545    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.945%)  route 0.173ns (55.054%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 14.145 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    14.145    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    14.286 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.173    14.459    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    -0.544    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 14.145 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    14.145    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    14.286 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.173    14.459    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    -0.544    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.536%)  route 0.232ns (64.464%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 14.145 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    14.145    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128    14.273 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.232    14.506    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    -0.544    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.670%)  route 0.289ns (69.330%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 14.145 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    14.145    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128    14.273 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289    14.563    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    -0.544    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y16          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.931%)  route 0.330ns (70.069%))
  Logic Levels:           0  
  Clock Path Skew:        -2.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 14.143 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.586    14.143    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y18          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    14.284 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.330    14.615    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.856    -0.545    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y17          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.671%)  route 0.354ns (68.329%))
  Logic Levels:           0  
  Clock Path Skew:        -2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 14.115 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.557ns
    Phase Error              (PE):    0.357ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.558    14.115    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y19          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    14.279 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=29, routed)          0.354    14.633    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.326%)  route 0.955ns (67.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( -1.047 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.556    -1.047    ep10/ok1[24]
    SLICE_X9Y29          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=6, routed)           0.955     0.364    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.367ns (30.720%)  route 0.828ns (69.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Source Clock Delay      (SCD):    -1.918ns = ( -1.658 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.439    -1.658    ep10/ok1[24]
    SLICE_X9Y29          FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.367    -1.291 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=6, routed)           0.828    -0.463    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in
                            (input port)
  Destination:            clk_ext_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 0.182ns (2.189%)  route 8.147ns (97.811%))
  Logic Levels:           5  (BUFG=2 IBUF=1 OBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  ext_clk/O
                         net (fo=1, routed)           1.967     3.072    U_clk_ext/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.168 r  U_clk_ext/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.768    U_clk_ext/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.419 r  U_clk_ext/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.074    U_clk_ext/inst/clk_ext_2fs_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.170 r  U_clk_ext/inst/clkout2_buf/O
                         net (fo=1, routed)           2.925     6.095    clk_ext_2fs_OBUF
    L5                   OBUF (Prop_obuf_I_O)         2.235     8.329 r  clk_ext_2fs_OBUF_inst/O
                         net (fo=0)                   0.000     8.329    clk_ext_2fs
    L5                                                                r  clk_ext_2fs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_in
                            (input port)
  Destination:            clk_ext_2fs_shifted
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 0.173ns (2.076%)  route 8.152ns (97.924%))
  Logic Levels:           5  (BUFG=2 IBUF=1 OBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  ext_clk/O
                         net (fo=1, routed)           1.967     3.072    U_clk_ext/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.168 r  U_clk_ext/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.768    U_clk_ext/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.419 r  U_clk_ext/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.074    U_clk_ext/inst/clk_ext_2fs_shifted_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.170 r  U_clk_ext/inst/clkout1_buf/O
                         net (fo=1, routed)           2.930     6.100    clk_ext_2fs_shifted_OBUF
    M5                   OBUF (Prop_obuf_I_O)         2.225     8.325 r  clk_ext_2fs_shifted_OBUF_inst/O
                         net (fo=0)                   0.000     8.325    clk_ext_2fs_shifted
    M5                                                                r  clk_ext_2fs_shifted (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_in
                            (input port)
  Destination:            U_clk_ext/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic -2.052ns (-43.038%)  route 6.821ns (143.038%))
  Logic Levels:           4  (BUFG=2 IBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  ext_clk/O
                         net (fo=1, routed)           1.967     3.072    U_clk_ext/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.168 r  U_clk_ext/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.768    U_clk_ext/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.350     1.419 r  U_clk_ext/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.655     3.074    U_clk_ext/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     3.170 r  U_clk_ext/inst/clkf_buf/O
                         net (fo=1, routed)           1.598     4.768    U_clk_ext/inst/clkfbout_buf_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  U_clk_ext/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in
                            (input port)
  Destination:            U_clk_ext/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic -0.799ns (-55.430%)  route 2.241ns (155.430%))
  Logic Levels:           4  (BUFG=2 IBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ext_clk/O
                         net (fo=1, routed)           0.631     0.860    U_clk_ext/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.886 r  U_clk_ext/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.442    U_clk_ext/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.081     0.361 r  U_clk_ext/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.501     0.862    U_clk_ext/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.888 r  U_clk_ext/inst/clkf_buf/O
                         net (fo=1, routed)           0.554     1.442    U_clk_ext/inst/clkfbout_buf_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  U_clk_ext/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_in
                            (input port)
  Destination:            clk_ext_2fs_shifted
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic -0.061ns (-2.578%)  route 2.436ns (102.578%))
  Logic Levels:           5  (BUFG=2 IBUF=1 OBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ext_clk/O
                         net (fo=1, routed)           0.631     0.860    U_clk_ext/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.886 r  U_clk_ext/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.442    U_clk_ext/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.361 r  U_clk_ext/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.862    U_clk_ext/inst/clk_ext_2fs_shifted_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.888 r  U_clk_ext/inst/clkout1_buf/O
                         net (fo=1, routed)           0.748     1.637    clk_ext_2fs_shifted_OBUF
    M5                   OBUF (Prop_obuf_I_O)         0.738     2.375 r  clk_ext_2fs_shifted_OBUF_inst/O
                         net (fo=0)                   0.000     2.375    clk_ext_2fs_shifted
    M5                                                                r  clk_ext_2fs_shifted (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_in
                            (input port)
  Destination:            clk_ext_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic -0.052ns (-2.177%)  route 2.432ns (102.177%))
  Logic Levels:           5  (BUFG=2 IBUF=1 OBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ext_clk/O
                         net (fo=1, routed)           0.631     0.860    U_clk_ext/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.886 r  U_clk_ext/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.442    U_clk_ext/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.361 r  U_clk_ext/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.862    U_clk_ext/inst/clk_ext_2fs_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.888 r  U_clk_ext/inst/clkout2_buf/O
                         net (fo=1, routed)           0.744     1.633    clk_ext_2fs_OBUF
    L5                   OBUF (Prop_obuf_I_O)         0.747     2.380 r  clk_ext_2fs_OBUF_inst/O
                         net (fo=0)                   0.000     2.380    clk_ext_2fs
    L5                                                                r  clk_ext_2fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 2.326ns (33.664%)  route 4.583ns (66.336%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 fall edge)
                                                     37.500    37.500 f  
    K4                                                0.000    37.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    37.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    38.470 f  osc_clk/O
                         net (fo=1, routed)           1.967    40.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    40.534 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    42.133    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.354    38.779 f  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    40.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.536 f  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         2.923    43.458    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         2.230    45.688 f  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000    45.688    clk_2fs
    J6                                                                f  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@12.500ns fall@37.500ns period=50.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 0.769ns (38.112%)  route 1.248ns (61.888%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398    12.898 r  osc_clk/O
                         net (fo=1, routed)           0.631    13.529    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    13.556 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    14.111    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    13.028 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    13.532    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    13.558 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.744    14.302    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         0.743    15.045 r  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000    15.045    clk_2fs
    J6                                                                r  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_noshift_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_2fs_noshift_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_2fs_noshift
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 2.327ns (33.698%)  route 4.578ns (66.302%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_noshift_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K4                                                0.000    25.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    25.970 f  osc_clk/O
                         net (fo=1, routed)           1.967    27.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    28.034 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    29.633    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.354    26.279 f  CLK/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    27.940    CLK/inst/clk_2fs_noshift_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.036 f  CLK/inst/clkout3_buf/O
                         net (fo=1, routed)           2.918    30.953    clk_2fs_noshift_OBUF
    J5                   OBUF (Prop_obuf_I_O)         2.231    33.184 f  clk_2fs_noshift_OBUF_inst/O
                         net (fo=0)                   0.000    33.184    clk_2fs_noshift
    J5                                                                f  clk_2fs_noshift (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_2fs_noshift_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_2fs_noshift
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 0.770ns (38.218%)  route 1.244ns (61.782%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_noshift_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     0.528 r  CLK/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504     1.032    CLK/inst/clk_2fs_noshift_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout3_buf/O
                         net (fo=1, routed)           0.740     1.798    clk_2fs_noshift_OBUF
    J5                   OBUF (Prop_obuf_I_O)         0.744     2.542 r  clk_2fs_noshift_OBUF_inst/O
                         net (fo=0)                   0.000     2.542    clk_2fs_noshift
    J5                                                                r  clk_2fs_noshift (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fs_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 2.361ns (34.008%)  route 4.582ns (65.992%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    K4                                                0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    50.970 f  osc_clk/O
                         net (fo=1, routed)           1.967    52.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    53.034 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    54.633    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.354    51.279 f  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    52.940    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.036 f  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.922    55.957    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         2.265    58.223 f  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000    58.223    clk_fs
    G2                                                                f  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 0.804ns (39.191%)  route 1.247ns (60.809%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     0.528 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504     1.032    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.743     1.801    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         0.778     2.579 r  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000     2.579    clk_fs
    G2                                                                r  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.354ns  (logic 0.096ns (2.862%)  route 3.258ns (97.138%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K4                                                0.000    25.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    25.970 f  osc_clk/O
                         net (fo=1, routed)           1.967    27.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    28.034 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.599    29.633    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.354    26.279 f  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    27.940    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    28.036 f  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           1.597    29.633    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.084ns  (logic 0.026ns (2.400%)  route 1.058ns (97.600%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.528 r  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.504     1.032    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           0.554     1.611    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.764ns  (logic 2.723ns (57.149%)  route 2.042ns (42.851%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.630    -0.973    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y35          FDRE                                         r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           2.042     1.525    okHI/tbuf/I
    V22                  OBUFT (Prop_obuft_I_O)       2.267     3.792 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.792    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.462ns  (logic 0.518ns (35.436%)  route 0.944ns (64.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.568    -1.035    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y41         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.517 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.944     0.427    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.374ns  (logic 0.518ns (37.698%)  route 0.856ns (62.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.568    -1.035    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y41         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.517 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.856     0.339    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.164ns  (logic 0.418ns (35.908%)  route 0.746ns (64.092%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    -1.648    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y41         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.418    -1.230 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.746    -0.484    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.239ns  (logic 0.418ns (33.742%)  route 0.821ns (66.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    -1.648    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y41         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.418    -1.230 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.821    -0.409    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.281ns  (logic 0.614ns (47.939%)  route 0.667ns (52.061%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.593    -0.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y38          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.161 f  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.667     0.506    okHI/tbuf/T
    V22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.450     0.956 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.956    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                     10.415    10.415 f  
    Y18                                               0.000    10.415 f  hi_in[0] (IN)
                         net (fo=0)                   0.000    10.415    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    10.857 f  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    11.337    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     8.191 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.534     8.725    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     8.754 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.816     9.570    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.186    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.035 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.448    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -3.357 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.455    -1.902    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_2fs_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_data_in[1]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.113ns (24.451%)  route 3.439ns (75.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 16.819 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  DUT_data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.113     1.113 r  data_in1/O
                         net (fo=1, routed)           3.439     4.553    U_FIFO_top/U_DUT_to_FIFO/D[1]
    SLICE_X9Y23          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.435    16.819    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y23          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/C

Slack:                    inf
  Source:                 DUT_data_in[0]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 1.086ns (24.182%)  route 3.403ns (75.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 16.822 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  DUT_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  data_in0/O
                         net (fo=1, routed)           3.403     4.489    U_FIFO_top/U_DUT_to_FIFO/D[0]
    SLICE_X9Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.438    16.822    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/C

Slack:                    inf
  Source:                 DUT_data_in[5]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 1.096ns (24.454%)  route 3.386ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 16.817 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  DUT_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         1.096     1.096 r  data_in5/O
                         net (fo=1, routed)           3.386     4.482    U_FIFO_top/U_DUT_to_FIFO/D[5]
    SLICE_X9Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.433    16.817    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/C

Slack:                    inf
  Source:                 DUT_data_in[4]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.422ns  (logic 1.088ns (24.610%)  route 3.334ns (75.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 16.823 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  DUT_data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         1.088     1.088 r  data_in4/O
                         net (fo=1, routed)           3.334     4.422    U_FIFO_top/U_DUT_to_FIFO/D[4]
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.439    16.823    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/C

Slack:                    inf
  Source:                 DUT_data_in[3]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.404ns  (logic 1.099ns (24.955%)  route 3.305ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 16.817 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  DUT_data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         1.099     1.099 r  data_in3/O
                         net (fo=1, routed)           3.305     4.404    U_FIFO_top/U_DUT_to_FIFO/D[3]
    SLICE_X8Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.433    16.817    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X8Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/C

Slack:                    inf
  Source:                 DUT_data_in[2]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 1.087ns (24.678%)  route 3.317ns (75.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 16.823 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  DUT_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         1.087     1.087 r  data_in2/O
                         net (fo=1, routed)           3.317     4.403    U_FIFO_top/U_DUT_to_FIFO/D[2]
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    13.426 r  osc_clk/O
                         net (fo=1, routed)           1.862    15.288    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    15.380 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.480    16.861    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.150    13.710 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    15.292    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.383 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.439    16.823    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_data_in[3]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.223ns (12.777%)  route 1.521ns (87.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 14.469 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  DUT_data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  data_in3/O
                         net (fo=1, routed)           1.521     1.744    U_FIFO_top/U_DUT_to_FIFO/D[3]
    SLICE_X8Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.820    14.469    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X8Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/C

Slack:                    inf
  Source:                 DUT_data_in[4]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.212ns (12.040%)  route 1.550ns (87.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 14.474 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  DUT_data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  data_in4/O
                         net (fo=1, routed)           1.550     1.762    U_FIFO_top/U_DUT_to_FIFO/D[4]
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.825    14.474    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/C

Slack:                    inf
  Source:                 DUT_data_in[5]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.220ns (12.396%)  route 1.554ns (87.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 14.469 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  DUT_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  data_in5/O
                         net (fo=1, routed)           1.554     1.774    U_FIFO_top/U_DUT_to_FIFO/D[5]
    SLICE_X9Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.820    14.469    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y25          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/C

Slack:                    inf
  Source:                 DUT_data_in[2]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.211ns (11.742%)  route 1.583ns (88.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 14.474 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  DUT_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  data_in2/O
                         net (fo=1, routed)           1.583     1.793    U_FIFO_top/U_DUT_to_FIFO/D[2]
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.825    14.474    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y20          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/C

Slack:                    inf
  Source:                 DUT_data_in[0]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.209ns (11.520%)  route 1.608ns (88.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 14.473 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  DUT_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  data_in0/O
                         net (fo=1, routed)           1.608     1.818    U_FIFO_top/U_DUT_to_FIFO/D[0]
    SLICE_X9Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.824    14.473    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y21          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/C

Slack:                    inf
  Source:                 DUT_data_in[1]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@12.500ns fall@37.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.237ns (12.797%)  route 1.613ns (87.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 14.470 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  DUT_data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  data_in1/O
                         net (fo=1, routed)           1.613     1.850    U_FIFO_top/U_DUT_to_FIFO/D[1]
    SLICE_X9Y23          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    K4                                                0.000    12.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433    12.933 r  osc_clk/O
                         net (fo=1, routed)           0.685    13.618    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    13.648 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.823    14.470    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    13.071 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    13.621    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.650 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.821    14.470    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y23          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 3.385ns (75.657%)  route 1.089ns (24.343%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.385     3.385 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.089     4.474    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X6Y44          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.517    -1.580    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y44          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 1.120ns (55.104%)  route 0.913ns (44.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( -1.578 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         1.120     1.120 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.913     2.033    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X3Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.519    -1.578    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.244ns (40.251%)  route 0.362ns (59.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.362     0.605    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X3Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.866    -0.535    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y43          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.427ns  (logic 1.915ns (78.899%)  route 0.512ns (21.101%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.915     1.915 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.512     2.427    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X6Y44          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.864    -0.537    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y44          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





