{'Areg': {'CDeps': [[[], [], ['reset']],
                    [[], [], ['reset'], [], ['clr']],
                    [[], [], ['reset'], [], ['load_inputs']]],
          'CLines': [[None, None, '429:C'],
                     [None, None, '429:C', None, '451:C'],
                     [None, None, '429:C', None, '441:C']],
          'Clocked': False,
          'DDeps': [[], [], ['A']],
          'DLines': ['431:D', '453:D', '443:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa9b6d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac050>]},
 'Breg': {'CDeps': [[[], [], ['reset']],
                    [[], [], ['reset'], [], ['clr']],
                    [[], [], ['reset'], [], ['load_inputs']]],
          'CLines': [[None, None, '429:C'],
                     [None, None, '429:C', None, '451:C'],
                     [None, None, '429:C', None, '441:C']],
          'Clocked': False,
          'DDeps': [[], [], ['B']],
          'DLines': ['432:D', '454:D', '444:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa9b810>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac6d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac190>]},
 'C': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['Creg']],
       'DLines': ['366:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2950>]},
 'Creg': {'CDeps': [[[], [], ['reset']],
                    [[], [], ['reset']],
                    [[], [], ['reset']],
                    [[], [], ['reset']],
                    [[], [], ['reset']],
                    [[], [], ['reset']],
                    [[], [], ['reset']],
                    [[], [], ['reset'], [], ['clr']],
                    [[], [], ['reset']],
                    [[], [], ['reset'], [], ['clr_C']],
                    [[], [], ['reset']]],
          'CLines': [[None, None, '429:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C', None, '451:C'],
                     [None, None, '429:C'],
                     [None, None, '429:C', None, '463:C'],
                     [None, None, '429:C']],
          'Clocked': False,
          'DDeps': [[],
                    ['carry'],
                    ['carry'],
                    ['carry'],
                    ['carry'],
                    ['carry'],
                    ['carry'],
                    [],
                    ['carry'],
                    [],
                    ['carry']],
          'DLines': ['436:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '475:D',
                     '457:D',
                     '475:D',
                     '464:D',
                     '475:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa9bbd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac950>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaaccd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab62d0>]},
 'V': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['Vreg']],
       'DLines': ['367:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2a90>]},
 'Vreg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset'], [], ['clr_V']]],
          'CLines': [[None, None, '429:C'],
                     [None, None, '429:C', None, '465:C']],
          'Clocked': False,
          'DDeps': [[], []],
          'DLines': ['437:D', '466:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa9bd10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaace90>]},
 'Y': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['Yreg']],
       'DLines': ['364:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab26d0>]},
 'Yreg': {'CDeps': [[[], [], ['reset']],
                    [[], [], ['reset'], [], ['load_outputs']],
                    [[], [], ['reset'], [], ['clr']]],
          'CLines': [[None, None, '429:C'],
                     [None, None, '429:C', None, '446:C'],
                     [None, None, '429:C', None, '451:C']],
          'Clocked': False,
          'DDeps': [[], ['alu_out'], []],
          'DLines': ['433:D', '447:D', '455:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa9b950>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac390>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaac810>]},
 'Z': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['Zreg']],
       'DLines': ['365:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2810>]},
 'Zreg': {'CDeps': [[[], [], ['reset']],
                    [[], [], ['reset'], [], ['clr_Z']],
                    [[], [], ['reset'], [], ['alu_out']],
                    [[], [], ['reset'], [], ['alu_out']]],
          'CLines': [[None, None, '429:C'],
                     [None, None, '429:C', None, '461:C'],
                     [None, None, '429:C', None, '469:C'],
                     [None, None, '429:C', None, '469:C']],
          'Clocked': False,
          'DDeps': [[], [], [], []],
          'DLines': ['435:D', '462:D', '472:D', '470:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa9ba90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaaacb10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab6290>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaab6110>]},
 'adderORsel': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['or_AB']],
                'DLines': ['389:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab690>]},
 'adderXORsel': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['xor_AB', 'cmp_AB']],
                 'DLines': ['393:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab910>]},
 'adder_in_a': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['cpl_B',
                           'cpl_A',
                           'Areg',
                           'inc_B',
                           'dec_B',
                           'ALU_WIDTH',
                           'Areg']],
                'DLines': ['370:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2c90>]},
 'adder_in_b': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['sub_AB',
                           'inc_A',
                           'cpl_A',
                           'cpl_B',
                           'dec_A',
                           'ALU_WIDTH',
                           'Breg',
                           'sub_AB',
                           'inc_A',
                           'cpl_B',
                           'Breg',
                           'sub_AB',
                           'inc_A',
                           'cpl_B',
                           'cpl_A',
                           'adder_in_b']],
                'DLines': ['372:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9c690>]},
 'alu_out': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['and_AB',
                        'or_AB',
                        'sl_AB',
                        'sr_AB',
                        'carry_out',
                        'ALU_WIDTH',
                        'sl_AB',
                        'sr_AB',
                        'shifter_out',
                        'adder_out']],
             'DLines': ['384:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaab390>]},
 'carry': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['add_AB',
                      'and_AB',
                      'or_AB',
                      'xor_AB',
                      'cpl_B',
                      'clr',
                      'carry_out',
                      'ALU_WIDTH',
                      'and_AB',
                      'or_AB',
                      'xor_AB',
                      'cpl_B',
                      'clr',
                      'sl_AB',
                      'sr_AB',
                      'shifter_carry',
                      'carry']],
           'DLines': ['396:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaabe50>]},
 'carry_in': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['sub_AB', 'inc_A', 'inc_B']],
              'DLines': ['379:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa9ce50>]},
 'logic0': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [[]],
            'DLines': ['361:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2590>]},
 'logic1': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [[]],
            'DLines': ['360:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaab2450>]},
 'shifter_direction': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['sr_AB']],
                       'DLines': ['403:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaa1610>]},
 'shifter_inA': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Areg']],
                 'DLines': ['405:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaa1750>]},
 'shifter_inB': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Breg']],
                 'DLines': ['406:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaaa1890>]}}
