

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 11 20:07:24 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 13.33 ns | 11.024 ns |   1.67 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.267 us | 0.267 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       18|       18|         3|          2|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [matrixmul.cpp:54]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.39>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln54, %Col ]" [matrixmul.cpp:54]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln57_1, %Col ]" [matrixmul.cpp:57]   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %Col ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp eq i4 %indvar_flatten, -7" [matrixmul.cpp:54]   --->   Operation 14 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln54 = add i4 %indvar_flatten, 1" [matrixmul.cpp:54]   --->   Operation 15 'add' 'add_ln54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %2, label %Col" [matrixmul.cpp:54]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [matrixmul.cpp:54]   --->   Operation 17 'add' 'i' <Predicate = (!icmp_ln54)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln56 = icmp eq i2 %j_0, -1" [matrixmul.cpp:56]   --->   Operation 18 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%select_ln57 = select i1 %icmp_ln56, i2 0, i2 %j_0" [matrixmul.cpp:57]   --->   Operation 19 'select' 'select_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%select_ln57_1 = select i1 %icmp_ln56, i2 %i, i2 %i_0" [matrixmul.cpp:57]   --->   Operation 20 'select' 'select_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln57_1 to i5" [matrixmul.cpp:60]   --->   Operation 21 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln57_1, i2 0)" [matrixmul.cpp:60]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %tmp to i5" [matrixmul.cpp:60]   --->   Operation 23 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%sub_ln60 = sub i5 %zext_ln60_1, %zext_ln60" [matrixmul.cpp:60]   --->   Operation 24 'sub' 'sub_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i5 %sub_ln60 to i64" [matrixmul.cpp:60]   --->   Operation 25 'sext' 'sext_ln60_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 26 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln60_3 = add i5 %sub_ln60, 2" [matrixmul.cpp:60]   --->   Operation 27 'add' 'add_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i5 %add_ln60_3 to i64" [matrixmul.cpp:60]   --->   Operation 28 'sext' 'sext_ln60_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [9 x i8]* %a, i64 0, i64 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 29 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln57 to i64" [matrixmul.cpp:57]   --->   Operation 30 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i2 %select_ln57 to i4" [matrixmul.cpp:60]   --->   Operation 31 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %zext_ln57" [matrixmul.cpp:60]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln60_5 = add i4 %zext_ln60_3, 6" [matrixmul.cpp:60]   --->   Operation 33 'add' 'add_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i4 %add_ln60_5 to i64" [matrixmul.cpp:60]   --->   Operation 34 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [9 x i8]* %b, i64 0, i64 %zext_ln60_6" [matrixmul.cpp:60]   --->   Operation 35 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrixmul.cpp:60]   --->   Operation 36 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrixmul.cpp:60]   --->   Operation 37 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [matrixmul.cpp:60]   --->   Operation 38 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%b_load_2 = load i8* %b_addr_2, align 1" [matrixmul.cpp:60]   --->   Operation 39 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 9.51>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln60_2 = add i5 %sub_ln60, 1" [matrixmul.cpp:60]   --->   Operation 40 'add' 'add_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i5 %add_ln60_2 to i64" [matrixmul.cpp:60]   --->   Operation 41 'sext' 'sext_ln60_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [9 x i8]* %a, i64 0, i64 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 42 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %select_ln57 to i3" [matrixmul.cpp:60]   --->   Operation 43 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.65ns)   --->   "%add_ln60_4 = add i3 %zext_ln60_4, 3" [matrixmul.cpp:60]   --->   Operation 44 'add' 'add_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i3 %add_ln60_4 to i64" [matrixmul.cpp:60]   --->   Operation 45 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [9 x i8]* %b, i64 0, i64 %zext_ln60_5" [matrixmul.cpp:60]   --->   Operation 46 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrixmul.cpp:60]   --->   Operation 47 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %a_load to i16" [matrixmul.cpp:60]   --->   Operation 48 'sext' 'sext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrixmul.cpp:60]   --->   Operation 49 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %b_load to i16" [matrixmul.cpp:60]   --->   Operation 50 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.36ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 51 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [matrixmul.cpp:60]   --->   Operation 52 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%b_load_1 = load i8* %b_addr_1, align 1" [matrixmul.cpp:60]   --->   Operation 53 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [matrixmul.cpp:60]   --->   Operation 54 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %a_load_2 to i16" [matrixmul.cpp:60]   --->   Operation 55 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%b_load_2 = load i8* %b_addr_2, align 1" [matrixmul.cpp:60]   --->   Operation 56 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %b_load_2 to i16" [matrixmul.cpp:60]   --->   Operation 57 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.17ns)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 58 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_2, %mul_ln60" [matrixmul.cpp:60]   --->   Operation 59 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln57, 1" [matrixmul.cpp:56]   --->   Operation 60 'add' 'j' <Predicate = (!icmp_ln54)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.0>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [matrixmul.cpp:56]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [matrixmul.cpp:56]   --->   Operation 64 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [matrixmul.cpp:57]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i2 %select_ln57 to i5" [matrixmul.cpp:60]   --->   Operation 66 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln57 = add i5 %sub_ln60, %zext_ln60_2" [matrixmul.cpp:57]   --->   Operation 67 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i5 %add_ln57 to i64" [matrixmul.cpp:57]   --->   Operation 68 'sext' 'sext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %sext_ln57" [matrixmul.cpp:57]   --->   Operation 69 'getelementptr' 'res_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [matrixmul.cpp:60]   --->   Operation 70 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %a_load_1 to i16" [matrixmul.cpp:60]   --->   Operation 71 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (2.32ns)   --->   "%b_load_1 = load i8* %b_addr_1, align 1" [matrixmul.cpp:60]   --->   Operation 72 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %b_load_1 to i16" [matrixmul.cpp:60]   --->   Operation 73 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 74 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_1, %add_ln60" [matrixmul.cpp:60]   --->   Operation 75 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (2.32ns)   --->   "store i16 %add_ln60_1, i16* %res_addr, align 2" [matrixmul.cpp:60]   --->   Operation 76 'store' <Predicate = (!icmp_ln54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [matrixmul.cpp:62]   --->   Operation 77 'specregionend' 'empty_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 78 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:65]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
br_ln54           (br               ) [ 011110]
indvar_flatten    (phi              ) [ 001000]
i_0               (phi              ) [ 001000]
j_0               (phi              ) [ 001000]
icmp_ln54         (icmp             ) [ 001110]
add_ln54          (add              ) [ 011110]
br_ln54           (br               ) [ 000000]
i                 (add              ) [ 000000]
icmp_ln56         (icmp             ) [ 000000]
select_ln57       (select           ) [ 001110]
select_ln57_1     (select           ) [ 011110]
zext_ln60         (zext             ) [ 000000]
tmp               (bitconcatenate   ) [ 000000]
zext_ln60_1       (zext             ) [ 000000]
sub_ln60          (sub              ) [ 001110]
sext_ln60_6       (sext             ) [ 000000]
a_addr            (getelementptr    ) [ 000100]
add_ln60_3        (add              ) [ 000000]
sext_ln60_8       (sext             ) [ 000000]
a_addr_2          (getelementptr    ) [ 000100]
zext_ln57         (zext             ) [ 000000]
zext_ln60_3       (zext             ) [ 000000]
b_addr            (getelementptr    ) [ 000100]
add_ln60_5        (add              ) [ 000000]
zext_ln60_6       (zext             ) [ 000000]
b_addr_2          (getelementptr    ) [ 000100]
add_ln60_2        (add              ) [ 000000]
sext_ln60_7       (sext             ) [ 000000]
a_addr_1          (getelementptr    ) [ 001010]
zext_ln60_4       (zext             ) [ 000000]
add_ln60_4        (add              ) [ 000000]
zext_ln60_5       (zext             ) [ 000000]
b_addr_1          (getelementptr    ) [ 001010]
a_load            (load             ) [ 000000]
sext_ln60         (sext             ) [ 000000]
b_load            (load             ) [ 000000]
sext_ln60_1       (sext             ) [ 000000]
mul_ln60          (mul              ) [ 000000]
a_load_2          (load             ) [ 000000]
sext_ln60_4       (sext             ) [ 000000]
b_load_2          (load             ) [ 000000]
sext_ln60_5       (sext             ) [ 000000]
mul_ln60_2        (mul              ) [ 000000]
add_ln60          (add              ) [ 001010]
j                 (add              ) [ 011010]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
specloopname_ln56 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000000]
specpipeline_ln57 (specpipeline     ) [ 000000]
zext_ln60_2       (zext             ) [ 000000]
add_ln57          (add              ) [ 000000]
sext_ln57         (sext             ) [ 000000]
res_addr          (getelementptr    ) [ 000000]
a_load_1          (load             ) [ 000000]
sext_ln60_2       (sext             ) [ 000000]
b_load_1          (load             ) [ 000000]
sext_ln60_3       (sext             ) [ 000000]
mul_ln60_1        (mul              ) [ 000000]
add_ln60_1        (add              ) [ 000000]
store_ln60        (store            ) [ 000000]
empty_2           (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln65          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="a_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="a_addr_2_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="2" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="b_addr_2_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
<pin id="103" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_2/2 a_load_1/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
<pin id="108" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_2/2 b_load_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="a_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="b_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="res_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln60_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar_flatten_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="j_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="2" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln54_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln54_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln56_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln57_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln57_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln60_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln60_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln60_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln60_6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_6/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln60_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln60_8_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_8/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln57_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln60_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln60_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_5/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln60_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln60_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln60_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_7/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln60_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln60_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln60_5_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln60_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln60_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln60_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln60_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mul_ln60_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln60_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="2"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln57_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="2"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln57_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln60_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln60_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="342" class="1007" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="16" slack="0"/>
<pin id="346" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/3 add_ln60/3 "/>
</bind>
</comp>

<comp id="350" class="1007" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/4 add_ln60_1/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln54_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln54_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="367" class="1005" name="select_ln57_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="1"/>
<pin id="369" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="374" class="1005" name="select_ln57_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln57_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="sub_ln60_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln60 "/>
</bind>
</comp>

<comp id="385" class="1005" name="a_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="a_addr_2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="b_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="b_addr_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="a_addr_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="b_addr_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add_ln60_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="420" class="1005" name="j_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="60" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="74" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="67" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="109"><net_src comp="81" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="110" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="143" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="143" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="154" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="165" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="165" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="190" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="154" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="204" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="212" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="243"><net_src comp="228" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="253"><net_src comp="196" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="258"><net_src comp="196" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="270" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="297"><net_src comp="88" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="94" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="88" pin="7"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="94" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="302" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="337"><net_src comp="88" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="94" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="298" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="294" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="310" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="334" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="361"><net_src comp="172" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="178" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="370"><net_src comp="196" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="377"><net_src comp="204" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="382"><net_src comp="228" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="388"><net_src comp="60" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="393"><net_src comp="67" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="398"><net_src comp="74" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="403"><net_src comp="81" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="408"><net_src comp="110" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="413"><net_src comp="117" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="418"><net_src comp="342" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="423"><net_src comp="316" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {2 3 4 }
	Port: matrixmul : b | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		i : 1
		icmp_ln56 : 1
		select_ln57 : 2
		select_ln57_1 : 2
		zext_ln60 : 3
		tmp : 3
		zext_ln60_1 : 4
		sub_ln60 : 5
		sext_ln60_6 : 6
		a_addr : 7
		add_ln60_3 : 6
		sext_ln60_8 : 7
		a_addr_2 : 8
		zext_ln57 : 3
		zext_ln60_3 : 3
		b_addr : 4
		add_ln60_5 : 4
		zext_ln60_6 : 5
		b_addr_2 : 6
		a_load : 8
		b_load : 5
		a_load_2 : 9
		b_load_2 : 7
	State 3
		sext_ln60_7 : 1
		a_addr_1 : 2
		add_ln60_4 : 1
		zext_ln60_5 : 2
		b_addr_1 : 3
		sext_ln60 : 1
		sext_ln60_1 : 1
		mul_ln60 : 2
		a_load_1 : 3
		b_load_1 : 4
		sext_ln60_4 : 1
		sext_ln60_5 : 1
		mul_ln60_2 : 2
		add_ln60 : 3
	State 4
		add_ln57 : 1
		sext_ln57 : 2
		res_addr : 3
		sext_ln60_2 : 1
		sext_ln60_3 : 1
		mul_ln60_1 : 2
		add_ln60_1 : 3
		store_ln60 : 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln54_fu_178   |    0    |    0    |    13   |
|          |       i_fu_184       |    0    |    0    |    10   |
|          |   add_ln60_3_fu_239  |    0    |    0    |    15   |
|    add   |   add_ln60_5_fu_259  |    0    |    0    |    13   |
|          |   add_ln60_2_fu_270  |    0    |    0    |    15   |
|          |   add_ln60_4_fu_283  |    0    |    0    |    12   |
|          |       j_fu_316       |    0    |    0    |    10   |
|          |    add_ln57_fu_324   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln60_2_fu_310  |    0    |    0    |    41   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_172   |    0    |    0    |    9    |
|          |   icmp_ln56_fu_190   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln60_fu_228   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln57_fu_196  |    0    |    0    |    2    |
|          | select_ln57_1_fu_204 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_342      |    1    |    0    |    0    |
|          |      grp_fu_350      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln60_fu_212   |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_224  |    0    |    0    |    0    |
|          |   zext_ln57_fu_250   |    0    |    0    |    0    |
|   zext   |  zext_ln60_3_fu_255  |    0    |    0    |    0    |
|          |  zext_ln60_6_fu_265  |    0    |    0    |    0    |
|          |  zext_ln60_4_fu_280  |    0    |    0    |    0    |
|          |  zext_ln60_5_fu_289  |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_321  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_216      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln60_6_fu_234  |    0    |    0    |    0    |
|          |  sext_ln60_8_fu_245  |    0    |    0    |    0    |
|          |  sext_ln60_7_fu_275  |    0    |    0    |    0    |
|          |   sext_ln60_fu_294   |    0    |    0    |    0    |
|   sext   |  sext_ln60_1_fu_298  |    0    |    0    |    0    |
|          |  sext_ln60_4_fu_302  |    0    |    0    |    0    |
|          |  sext_ln60_5_fu_306  |    0    |    0    |    0    |
|          |   sext_ln57_fu_329   |    0    |    0    |    0    |
|          |  sext_ln60_2_fu_334  |    0    |    0    |    0    |
|          |  sext_ln60_3_fu_338  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   178   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_405   |    4   |
|   a_addr_2_reg_390   |    4   |
|    a_addr_reg_385    |    4   |
|   add_ln54_reg_362   |    4   |
|   add_ln60_reg_415   |   16   |
|   b_addr_1_reg_410   |    4   |
|   b_addr_2_reg_400   |    4   |
|    b_addr_reg_395    |    4   |
|      i_0_reg_150     |    2   |
|   icmp_ln54_reg_358  |    1   |
|indvar_flatten_reg_139|    4   |
|      j_0_reg_161     |    2   |
|       j_reg_420      |    2   |
| select_ln57_1_reg_374|    2   |
|  select_ln57_reg_367 |    2   |
|   sub_ln60_reg_379   |    5   |
+----------------------+--------+
|         Total        |   64   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_88 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_94 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_350    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  9.028  ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   69   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   64   |   247  |
+-----------+--------+--------+--------+--------+
