
*** Running vivado
    with args -log design_1_runge_kutta_45_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_runge_kutta_45_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_runge_kutta_45_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/Projects/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/Projects/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_runge_kutta_45_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103910
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.836 ; gain = 8.000 ; free physical = 1226 ; free virtual = 3940
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_runge_kutta_45_0_0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/synth/design_1_runge_kutta_45_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_A_ROM_AUTO_1R' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_A_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './runge_kutta_45_A_ROM_AUTO_1R.dat' is read successfully [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_A_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_A_ROM_AUTO_1R' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_A_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_B_ROM_AUTO_1R' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_B_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './runge_kutta_45_B_ROM_AUTO_1R.dat' is read successfully [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_B_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_B_ROM_AUTO_1R' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_B_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_E1_ROM_AUTO_1R' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_E1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './runge_kutta_45_E1_ROM_AUTO_1R.dat' is read successfully [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_E1_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_E1_ROM_AUTO_1R' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_E1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_k_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_k_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_k_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_k_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_c_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_c_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_c_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_c_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_e_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_e_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_e_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_e_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ode_fpga' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mux_32_80_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mux_32_80_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mux_32_80_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mux_32_80_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_flow_control_loop_pipe_sequential_init' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_flow_control_loop_pipe_sequential_init' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der_Pipeline_sq_sum_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_80s_80s_160_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_160_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_80s_80s_160_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_160_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der_Pipeline_sq_sum_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der_Pipeline_sqrt_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der_Pipeline_sqrt_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_division' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_division.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1_divseq' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1_divseq' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v:88]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_division' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_division.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_140s_140s_140_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_140s_140s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_140s_140s_140_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_140s_140s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_vel_der.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ode_fpga' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_macply' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_macply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_80s_80s_140_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_80s_80s_140_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_macply' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_macply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_multiply' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_multiply.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_multiply' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_multiply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ap_fixed_base' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ap_fixed_base.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ap_fixed_base' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ap_fixed_base.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_control_s_axi' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_control_s_axi.v:284]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_control_s_axi' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_store' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_store' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_load' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_load' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_write' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_throttle' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized5' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized5' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized6' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized6' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_throttle' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_write' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_read' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_read' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_store' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_store' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_load' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_load' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_write' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_throttle' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized5' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized5' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized6' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized6' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_throttle' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_write' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_read' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_read' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_61ns_80s_140_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_61ns_80s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_61ns_80s_140_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_61ns_80s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_runge_kutta_45_0_0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/synth/design_1_runge_kutta_45_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln160_reg_306_pp0_iter8_reg_reg was removed.  [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1.v:478]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_control_s_axi.v:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_tk_prev_phi_fu_823_p4_reg' and it is trimmed from '32' to '13' bits. [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45.v:3064]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_X_BUS_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_T_BUS_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_ARREADY in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RVALID in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[511] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[510] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[509] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[508] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[507] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[506] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[505] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[504] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[503] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[502] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[501] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[500] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[499] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[498] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[497] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[496] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[495] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[494] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[493] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[492] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[491] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[490] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[489] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[488] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[487] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[486] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[485] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[484] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[483] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[482] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[481] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[480] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[479] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[478] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[477] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[476] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[475] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[474] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[473] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[472] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[471] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[470] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[469] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[468] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[467] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[466] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[465] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[464] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[463] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[462] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[461] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[460] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[459] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[458] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[457] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[456] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[455] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[454] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[453] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[452] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[451] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[450] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[449] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[448] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[447] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[446] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[445] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[444] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[443] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[442] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[441] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[440] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[439] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[438] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[437] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[436] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[435] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[434] in module runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3149.836 ; gain = 8.000 ; free physical = 2289 ; free virtual = 5036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3149.836 ; gain = 8.000 ; free physical = 2237 ; free virtual = 4983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3149.836 ; gain = 8.000 ; free physical = 2237 ; free virtual = 4983
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3149.836 ; gain = 0.000 ; free physical = 2181 ; free virtual = 4930
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/constraints/runge_kutta_45_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/constraints/runge_kutta_45_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.648 ; gain = 0.000 ; free physical = 1988 ; free virtual = 4753
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3362.492 ; gain = 15.844 ; free physical = 1976 ; free virtual = 4741
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3362.492 ; gain = 220.656 ; free physical = 1972 ; free virtual = 4738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3362.492 ; gain = 220.656 ; free physical = 1972 ; free virtual = 4738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3362.492 ; gain = 220.656 ; free physical = 1972 ; free virtual = 4738
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '200' to '199' bits. [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v:43]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'runge_kutta_45_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'runge_kutta_45_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "runge_kutta_45_c_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "runge_kutta_45_e_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'runge_kutta_45_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'runge_kutta_45_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3362.492 ; gain = 220.656 ; free physical = 2336 ; free virtual = 5120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  201 Bit       Adders := 1     
	   2 Input  200 Bit       Adders := 1     
	   2 Input  163 Bit       Adders := 1     
	   3 Input  162 Bit       Adders := 2     
	   2 Input  140 Bit       Adders := 2     
	   3 Input   82 Bit       Adders := 1     
	   2 Input   81 Bit       Adders := 1     
	   2 Input   80 Bit       Adders := 8     
	   2 Input   64 Bit       Adders := 15    
	   3 Input   64 Bit       Adders := 2     
	   2 Input   54 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 25    
	   3 Input   14 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 23    
	   2 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 6     
	   4 Input    6 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 36    
	   2 Input    4 Bit       Adders := 30    
	   2 Input    3 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	              577 Bit    Registers := 2     
	              576 Bit    Registers := 2     
	              514 Bit    Registers := 2     
	              513 Bit    Registers := 4     
	              512 Bit    Registers := 5     
	              448 Bit    Registers := 2     
	              204 Bit    Registers := 1     
	              201 Bit    Registers := 1     
	              200 Bit    Registers := 3     
	              199 Bit    Registers := 1     
	              163 Bit    Registers := 2     
	              162 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	              140 Bit    Registers := 3     
	               96 Bit    Registers := 12    
	               81 Bit    Registers := 3     
	               80 Bit    Registers := 47    
	               72 Bit    Registers := 6     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 38    
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 6     
	               57 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               31 Bit    Registers := 1     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 306   
+---Multipliers : 
	              80x80  Multipliers := 4     
	              62x80  Multipliers := 1     
	            140x140  Multipliers := 1     
+---RAMs : 
	             960K Bit	(12288 X 80 bit)          RAMs := 1     
	             160K Bit	(2048 X 80 bit)          RAMs := 1     
	             127K Bit	(255 X 514 bit)          RAMs := 2     
	               8K Bit	(15 X 576 bit)          RAMs := 2     
	               3K Bit	(42 X 80 bit)          RAMs := 1     
	              480 Bit	(6 X 80 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  513 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 6     
	 205 Input  204 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 3     
	   2 Input  199 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 1     
	   2 Input  162 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  140 Bit        Muxes := 3     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 4     
	   4 Input   81 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 56    
	   2 Input   72 Bit        Muxes := 2     
	  31 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 35    
	   8 Input   61 Bit        Muxes := 1     
	   8 Input   57 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 14    
	   2 Input   52 Bit        Muxes := 4     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   3 Input   37 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	  23 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 7     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	  65 Input    7 Bit        Muxes := 4     
	  66 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 21    
	  23 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 35    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 26    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 125   
	   3 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 305   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 25 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_140_1_1.v:19]
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: Generating DSP mul_80s_80s_140_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
DSP Report: operator mul_80s_80s_140_1_1_U68/dout is absorbed into DSP mul_80s_80s_140_1_1_U68/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 25 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_160_1_1.v:19]
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U76/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
DSP Report: operator mul_80s_80s_160_1_1_U76/dout is absorbed into DSP mul_80s_80s_160_1_1_U76/dout.
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 25 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_160_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 20 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_61ns_80s_140_1_1.v:19]
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A2*B.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A2*B.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A2*B.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A2*B.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: PCIN+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: operator grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout is absorbed into DSP grp_multiply_fu_962/mul_80s_80s_160_1_1_U73/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: A2*B.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: PCIN+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: Generating DSP mul_61ns_80s_140_1_1_U97/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
DSP Report: operator mul_61ns_80s_140_1_1_U97/dout is absorbed into DSP mul_61ns_80s_140_1_1_U97/dout.
INFO: [Synth 8-3971] The signal "runge_kutta_45__GB0/c_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM c_V_U/ram_reg to conserve power
INFO: [Synth 8-3971] The signal "runge_kutta_45__GB0/e_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln233_1_reg_3066_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln233_1_reg_3066_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln233_1_reg_3066_reg[5] )
INFO: [Synth 8-3886] merging instance 'add_ln209_reg_2983_reg[1]' (FDE) to 'zext_ln200_reg_2978_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln209_reg_2983_reg[0]' (FDE) to 'zext_ln200_reg_2978_reg[0]'
INFO: [Synth 8-3886] merging instance 'e_V_addr_reg_3071_reg[0]' (FDE) to 'zext_ln233_reg_3060_reg[0]'
INFO: [Synth 8-3886] merging instance 'e_V_addr_reg_3071_reg[1]' (FDE) to 'zext_ln233_reg_3060_reg[1]'
INFO: [Synth 8-3886] merging instance 'e_V_addr_reg_3071_reg[2]' (FDE) to 'zext_ln233_reg_3060_reg[2]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[17]' (FDE) to 'E1_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[17]' (FDE) to 'B_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[18]' (FDE) to 'E1_U/q0_reg[49]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[18]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[19]' (FDE) to 'B_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[20]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[21]' (FDE) to 'E1_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[21]' (FDE) to 'B_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[22]' (FDE) to 'E1_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[22]' (FDE) to 'B_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[23]' (FDE) to 'E1_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[23]' (FDE) to 'B_U/q0_reg[41]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[24]' (FDE) to 'B_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[25]' (FDE) to 'E1_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[25]' (FDE) to 'B_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[26]' (FDE) to 'B_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[27]' (FDE) to 'B_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[28]' (FDE) to 'B_U/q0_reg[52]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[29]' (FDE) to 'E1_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[29]' (FDE) to 'B_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[30]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[31]' (FDE) to 'B_U/q0_reg[41]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[32]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[33]' (FDE) to 'E1_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[33]' (FDE) to 'B_U/q0_reg[57]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[0]' (FDE) to 'E1_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[0]' (FDE) to 'B_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_U/q0_reg[0]' (FDE) to 'A_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[1]' (FDE) to 'E1_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[1]' (FDE) to 'B_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_U/q0_reg[1]' (FDE) to 'A_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (E1_U/\q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[2]' (FDE) to 'B_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_U/q0_reg[2]' (FDE) to 'A_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[3]' (FDE) to 'E1_U/q0_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_U/\q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_U/\q0_reg[3] )
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[4]' (FDE) to 'E1_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[6]' (FDE) to 'B_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[7]' (FDE) to 'E1_U/q0_reg[52]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[7]' (FDE) to 'B_U/q0_reg[41]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[8]' (FDE) to 'E1_U/q0_reg[36]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[8]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[9]' (FDE) to 'B_U/q0_reg[57]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[10]' (FDE) to 'E1_U/q0_reg[45]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[10]' (FDE) to 'B_U/q0_reg[34]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[11]' (FDE) to 'E1_U/q0_reg[43]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[11]' (FDE) to 'B_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[12]' (FDE) to 'E1_U/q0_reg[40]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[12]' (FDE) to 'B_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[16]' (FDE) to 'B_U/q0_reg[34]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[36]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[37]' (FDE) to 'B_U/q0_reg[41]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[38]' (FDE) to 'E1_U/q0_reg[45]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[38]' (FDE) to 'B_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[39]' (FDE) to 'B_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[40]' (FDE) to 'B_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[41]' (FDE) to 'E1_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[42]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[43]' (FDE) to 'B_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[44]' (FDE) to 'B_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[45]' (FDE) to 'B_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'E1_U/q0_reg[47]' (FDE) to 'E1_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[47]' (FDE) to 'B_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[48]' (FDE) to 'B_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[49]' (FDE) to 'B_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'B_U/q0_reg[55]' (FDE) to 'B_U/q0_reg[60]'
INFO: [Synth 8-3886] merging instance 'A_U/q0_reg[62]' (FDE) to 'A_U/q0_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[36] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[37]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[38]' (FDRE) to 'scale_V_reg_832_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[39] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[40]' (FDRE) to 'scale_V_reg_832_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[41] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[42]' (FDRE) to 'scale_V_reg_832_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[46] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[47]' (FDRE) to 'scale_V_reg_832_reg[18]'
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[48]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[49] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[50]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[51] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[52]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[56] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[57]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[58]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[59]' (FDSE) to 'scale_V_reg_832_reg[10]'
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[60]' (FDRE) to 'scale_V_reg_832_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[9] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[10]' (FDSE) to 'scale_V_reg_832_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[11] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[12]' (FDSE) to 'scale_V_reg_832_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[16] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[17]' (FDSE) to 'scale_V_reg_832_reg[28]'
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[18]' (FDRE) to 'scale_V_reg_832_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[19] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[20]' (FDRE) to 'scale_V_reg_832_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[21] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[22]' (FDRE) to 'scale_V_reg_832_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[26] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[28]' (FDSE) to 'scale_V_reg_832_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scale_V_reg_832_reg[29] )
INFO: [Synth 8-3886] merging instance 'scale_V_reg_832_reg[30]' (FDSE) to 'scale_V_reg_832_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_V_reg_832_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'trunc_ln166_2_reg_2973_reg[10]' (FDE) to 'trunc_ln166_1_reg_2968_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[1]' (FDE) to 'trunc_ln166_2_reg_2973_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[0]' (FDE) to 'trunc_ln166_2_reg_2973_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[2]' (FDE) to 'trunc_ln166_2_reg_2973_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[3]' (FDE) to 'trunc_ln166_2_reg_2973_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[4]' (FDE) to 'trunc_ln166_2_reg_2973_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[5]' (FDE) to 'trunc_ln166_2_reg_2973_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[6]' (FDE) to 'trunc_ln166_2_reg_2973_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[7]' (FDE) to 'trunc_ln166_2_reg_2973_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln166_1_reg_2968_reg[8]' (FDE) to 'trunc_ln166_2_reg_2973_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln200_reg_2978_reg[53] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module runge_kutta_45_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module runge_kutta_45_control_s_axi.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 25 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_80s_80s_160_1_1.v:19]
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: Generating DSP mul_80s_80s_160_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
DSP Report: operator mul_80s_80s_160_1_1_U25/dout is absorbed into DSP mul_80s_80s_160_1_1_U25/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 65 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_mul_140s_140s_140_1_1.v:19]
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
INFO: [Synth 8-4471] merging register 'grp_ode_fpga_fu_868/grp_ode_fpga_Pipeline_1_fu_220/ap_CS_fsm_reg[0:0]' into 'grp_runge_kutta_45_Pipeline_update_fu_1042/ap_CS_fsm_reg[0:0]' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_1.v:110]
INFO: [Synth 8-4471] merging register 'grp_ode_fpga_fu_868/grp_ode_fpga_Pipeline_2_fu_230/ap_CS_fsm_reg[0:0]' into 'grp_runge_kutta_45_Pipeline_update_fu_1042/ap_CS_fsm_reg[0:0]' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_2.v:112]
INFO: [Synth 8-4471] merging register 'grp_ode_fpga_fu_868/empty_76_reg_698_reg[0:0]' into 'sub_ln254_reg_3116_reg[0:0]' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/2947/hdl/verilog/runge_kutta_45_ode_fpga.v:799]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:02:12 . Memory (MB): peak = 3362.492 ; gain = 220.656 ; free physical = 355 ; free virtual = 543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|runge_kutta_45__GB0      | k_V_U/ram_reg                 | 42 x 80(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|runge_kutta_45__GB0      | tt_loc_V_U/ram_reg            | 2 K x 80(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 4      | 
|runge_kutta_45__GB0      | c_V_U/ram_reg                 | 6 x 80(NO_CHANGE)      | W |   | 6 x 80(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB0      | e_V_U/ram_reg                 | 6 x 80(READ_FIRST)     | W | R | 6 x 80(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|T_BUS_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|T_BUS_m_axi_U/load_unit  | buff_rdata/U_fifo_mem/mem_reg | 255 x 514(READ_FIRST)  | W |   | 255 x 514(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|runge_kutta_45__GB2      | yy_loc_V_U/ram_reg            | 12 K x 80(READ_FIRST)  | W | R | 12 K x 80(WRITE_FIRST) |   | R | Port A and B     | 0      | 40     | 
|X_BUS_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|X_BUS_m_axi_U/load_unit  | buff_rdata/U_fifo_mem/mem_reg | 255 x 514(READ_FIRST)  | W |   | 255 x 514(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+-------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|runge_kutta_45_macply                              | A*B             | 12     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 12     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 12     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A2*B            | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A2*B | 12     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A2*B       | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B2       | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | (PCIN>>17)+A*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 12     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:02:21 . Memory (MB): peak = 3362.492 ; gain = 220.656 ; free physical = 203 ; free virtual = 394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:52 . Memory (MB): peak = 3467.594 ; gain = 325.758 ; free physical = 172 ; free virtual = 372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|runge_kutta_45__GB0      | k_V_U/ram_reg                 | 42 x 80(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|runge_kutta_45__GB0      | tt_loc_V_U/ram_reg            | 2 K x 80(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 4      | 
|runge_kutta_45__GB0      | c_V_U/ram_reg                 | 6 x 80(NO_CHANGE)      | W |   | 6 x 80(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB0      | e_V_U/ram_reg                 | 6 x 80(READ_FIRST)     | W | R | 6 x 80(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|T_BUS_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|T_BUS_m_axi_U/load_unit  | buff_rdata/U_fifo_mem/mem_reg | 255 x 514(READ_FIRST)  | W |   | 255 x 514(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|runge_kutta_45__GB2      | yy_loc_V_U/ram_reg            | 12 K x 80(READ_FIRST)  | W | R | 12 K x 80(WRITE_FIRST) |   | R | Port A and B     | 0      | 40     | 
|X_BUS_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|X_BUS_m_axi_U/load_unit  | buff_rdata/U_fifo_mem/mem_reg | 255 x 514(READ_FIRST)  | W |   | 255 x 514(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+-------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_926_1/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_1/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/k_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/k_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/k_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/tt_loc_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/tt_loc_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/tt_loc_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/tt_loc_V_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/tt_loc_V_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/c_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/c_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/c_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/e_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/e_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/e_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/e_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/e_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_926_0/e_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_2/yy_loc_V_U/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:03:31 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1127 ; free virtual = 1671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:03:48 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1094 ; free virtual = 1707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:03:48 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1093 ; free virtual = 1706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:03:55 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1092 ; free virtual = 1707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:03:55 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1092 ; free virtual = 1707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1088 ; free virtual = 1709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1088 ; free virtual = 1709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062/ap_loop_exit_ready_pp0_iter6_reg_reg                                                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/empty_reg_740_pp0_iter6_reg_reg[0]                                                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_loop_exit_ready_pp0_iter6_reg_reg                                                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005/empty_64_reg_310_pp0_iter7_reg_reg[0]                                                                            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005/icmp_ln160_reg_306_pp0_iter7_reg_reg[0]                                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005/i_8_reg_301_pp0_iter8_reg_reg[2]                                                                                 | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005/add_ln161_1_reg_319_pp0_iter8_reg_reg[5]                                                                         | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                             | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | ap_CS_fsm_reg[17]                                                                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | ap_CS_fsm_reg[6]                                                                                                                                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|runge_kutta_45 | grp_ode_fpga_fu_868/grp_vel_der_fu_208/grp_division_fu_145/sdiv_200ns_163ns_140_204_seq_1_U33/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1_divseq_u/r_stage_reg[200] | 200    | 1     | YES          | NO                 | YES               | 0      | 7       | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14] | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|runge_kutta_45_macply                              | A*B           | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                              | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 30     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop        | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                             | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop | PCIN>>17+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A'*B          | 17     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A'*B | 30     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 16     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A'*B     | 17     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 16     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 16     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 16     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN+A*B'     | 16     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0                                | PCIN>>17+A*B' | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1761|
|2     |DSP48E1  |   163|
|5     |LUT1     |  1304|
|6     |LUT2     |  3323|
|7     |LUT3     |  5831|
|8     |LUT4     |  4538|
|9     |LUT5     |  4330|
|10    |LUT6     |  7521|
|11    |MUXF7    |    88|
|12    |RAMB18E1 |     6|
|16    |RAMB36E1 |    73|
|22    |SRL16E   |  1638|
|23    |SRLC32E  |     7|
|24    |FDRE     | 16235|
|25    |FDSE     |   223|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 1088 ; free virtual = 1710
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 214 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:03:53 . Memory (MB): peak = 3479.520 ; gain = 125.027 ; free physical = 8139 ; free virtual = 8932
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:04:02 . Memory (MB): peak = 3479.520 ; gain = 337.684 ; free physical = 8137 ; free virtual = 8932
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3479.520 ; gain = 0.000 ; free physical = 8104 ; free virtual = 8905
INFO: [Netlist 29-17] Analyzing 2091 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.621 ; gain = 0.000 ; free physical = 7992 ; free virtual = 8820
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9977ef89
INFO: [Common 17-83] Releasing license: Synthesis
560 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:04:15 . Memory (MB): peak = 3523.621 ; gain = 381.785 ; free physical = 8290 ; free virtual = 9117
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_0_synth_1/design_1_runge_kutta_45_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_runge_kutta_45_0_0, cache-ID = 1932828c6ae657a2
INFO: [Coretcl 2-1174] Renamed 116 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_0_synth_1/design_1_runge_kutta_45_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_runge_kutta_45_0_0_utilization_synth.rpt -pb design_1_runge_kutta_45_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 17:41:38 2023...
