// Seed: 2295647545
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_14 = 1;
  supply1 id_15;
  id_16(
      .id_0(id_2), .id_1(id_13 * id_2)
  );
  wire id_17;
  assign id_15 = 1'd0 && 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1
    , id_9,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4
    , id_10,
    input uwire id_5,
    input tri0 id_6,
    output tri1 id_7
);
  tri id_11 = id_0 - id_4;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_9, id_10, id_10, id_10, id_9, id_9
  );
  wire id_12;
  nand (id_3, id_0, id_6, id_4, id_11, id_10, id_2, id_1);
endmodule
