#ifndef __DRC_CMIF_H__
#define __DRC_CMIF_H__

#include "reg_access.h"
#include "c2k_base_addr_cmif.h"

#define CMIF_DRC_REG_BASE                                             (CMIF_RAKE_DRC_OFFSET)
#define CMIF_DRC_LEN                                                  (CMIF_DRC_REG_BASE + 0x0000)
#define CMIF_DRC_IIRPOLE                                              (CMIF_DRC_REG_BASE + 0x0004)
#define CMIF_DRC_ERRIIRPOLE                                           (CMIF_DRC_REG_BASE + 0x0008)
#define CMIF_DRC_SLMSMU                                               (CMIF_DRC_REG_BASE + 0x000C)
#define CMIF_DRC_FIXEDTXVAL                                           (CMIF_DRC_REG_BASE + 0x0010)
#define CMIF_DRC_LVCROSSLEN                                           (CMIF_DRC_REG_BASE + 0x0014)
#define CMIF_DRC_CONTRL                                               (CMIF_DRC_REG_BASE + 0x0018)
#define CMIF_DRC_THRBYPASS1                                           (CMIF_DRC_REG_BASE + 0x001C)
#define CMIF_DRC_THRBYPASS2                                           (CMIF_DRC_REG_BASE + 0x0020)
#define CMIF_DRC_LVCROSS                                              (CMIF_DRC_REG_BASE + 0x0024)
#define CMIF_DRC_GLOBALADJ                                            (CMIF_DRC_REG_BASE + 0x0028)
#define CMIF_DRC_C2ISHORT                                             (CMIF_DRC_REG_BASE + 0x002C)
#define CMIF_DRC_C2ILONG                                              (CMIF_DRC_REG_BASE + 0x0030)
#define CMIF_DRC_SLMSCOEFF_M_START(i)                                 (CMIF_DRC_REG_BASE + 0x0034 + ((i) * 0x4))
#define CMIF_DRC_OFFSET_M_START(i)                                    (CMIF_DRC_REG_BASE + 0x0048 + ((i) * 0x4))
#define CMIF_DRC_C2ITHR_M_START(i)                                    (CMIF_DRC_REG_BASE + 0x0080 + ((i) * 0x4))
#define CMIF_DRC_THRPUT_M_START(i)                                    (CMIF_DRC_REG_BASE + 0x00B8 + ((i) * 0x4))
#define CMIF_DRC_THRAWGN_M_START(i)                                   (CMIF_DRC_REG_BASE + 0x00F0 + ((i) * 0x4))
#define CMIF_DRC_C2IVAL_M_START(i)                                    (CMIF_DRC_REG_BASE + 0x0128 + ((i) * 0x4))
#define CMIF_DRC_C2IMAX                                               (CMIF_DRC_REG_BASE + 0x0140)
#define CMIF_DRC_C2IMIN                                               (CMIF_DRC_REG_BASE + 0x0144)
#define CMIF_DRC_VALUE                                                (CMIF_DRC_REG_BASE + 0x0148)
#define CMIF_DRC_PREDICTED_C2IDB                                      (CMIF_DRC_REG_BASE + 0x014C)
#define CMIF_DRC_C2I                                                  (CMIF_DRC_REG_BASE + 0x0150)
#define CMIF_DRC_DEBUG                                                (CMIF_DRC_REG_BASE + 0x0154)
#define CMIF_DRC_TENTATIVE                                            (CMIF_DRC_REG_BASE + 0x0158)
#define CMIF_DRC_LONGTERM_INI                                         (CMIF_DRC_REG_BASE + 0x015C)
#define CMIF_DRC_SHORTTERM_INI                                        (CMIF_DRC_REG_BASE + 0x0160)
#define CMIF_DRC_LEVELCROSS_INI                                       (CMIF_DRC_REG_BASE + 0x0164)
#define CMIF_DRC_TABLE_UPDATE_STATUS                                  (CMIF_DRC_REG_BASE + 0x0168)
#define CMIF_DRC_LOAD_SLMSCOEFF                                       (CMIF_DRC_REG_BASE + 0x016C)
#define CMIF_DRC_MIN_MAX_FLAG                                         (CMIF_DRC_REG_BASE + 0x0170)
#define CMIF_DRC_MIN_VALUE                                            (CMIF_DRC_REG_BASE + 0x0174)
#define CMIF_DRC_MAX_VALUE                                            (CMIF_DRC_REG_BASE + 0x0178)

#define M_CMIF_DRC_LEN_RD()                                           REG_READ(CMIF_DRC_LEN)
#define M_CMIF_DRC_IIRPOLE_RD()                                       REG_READ(CMIF_DRC_IIRPOLE)
#define M_CMIF_DRC_ERRIIRPOLE_RD()                                    REG_READ(CMIF_DRC_ERRIIRPOLE)
#define M_CMIF_DRC_SLMSMU_RD()                                        REG_READ(CMIF_DRC_SLMSMU)
#define M_CMIF_DRC_FIXEDTXVAL_RD()                                    REG_READ(CMIF_DRC_FIXEDTXVAL)
#define M_CMIF_DRC_LVCROSSLEN_RD()                                    REG_READ(CMIF_DRC_LVCROSSLEN)
#define M_CMIF_DRC_CONTRL_RD()                                        REG_READ(CMIF_DRC_CONTRL)
#define M_CMIF_DRC_THRBYPASS1_RD()                                    REG_READ(CMIF_DRC_THRBYPASS1)
#define M_CMIF_DRC_THRBYPASS2_RD()                                    REG_READ(CMIF_DRC_THRBYPASS2)
#define M_CMIF_DRC_LVCROSS_RD()                                       REG_READ(CMIF_DRC_LVCROSS)
#define M_CMIF_DRC_GLOBALADJ_RD()                                     REG_READ(CMIF_DRC_GLOBALADJ)
#define M_CMIF_DRC_C2ISHORT_RD()                                      REG_READ(CMIF_DRC_C2ISHORT)
#define M_CMIF_DRC_C2ILONG_RD()                                       REG_READ(CMIF_DRC_C2ILONG)
#define M_CMIF_DRC_SLMSCOEFF_M_START_RD(i)                            REG_READ(CMIF_DRC_SLMSCOEFF_M_START(i))
#define M_CMIF_DRC_OFFSET_M_START_RD(i)                               REG_READ(CMIF_DRC_OFFSET_M_START(i))
#define M_CMIF_DRC_C2ITHR_M_START_RD(i)                               REG_READ(CMIF_DRC_C2ITHR_M_START(i))
#define M_CMIF_DRC_THRPUT_M_START_RD(i)                               REG_READ(CMIF_DRC_THRPUT_M_START(i))
#define M_CMIF_DRC_THRAWGN_M_START_RD(i)                              REG_READ(CMIF_DRC_THRAWGN_M_START(i))
#define M_CMIF_DRC_C2IVAL_M_START_RD(i)                               REG_READ(CMIF_DRC_C2IVAL_M_START(i))
#define M_CMIF_DRC_C2IMAX_RD()                                        REG_READ(CMIF_DRC_C2IMAX)
#define M_CMIF_DRC_C2IMIN_RD()                                        REG_READ(CMIF_DRC_C2IMIN)
#define M_CMIF_DRC_VALUE_RD()                                         REG_READ(CMIF_DRC_VALUE)
#define M_CMIF_DRC_PREDICTED_C2IDB_RD()                               REG_READ(CMIF_DRC_PREDICTED_C2IDB)
#define M_CMIF_DRC_C2I_RD()                                           REG_READ(CMIF_DRC_C2I)
#define M_CMIF_DRC_DEBUG_RD()                                         REG_READ(CMIF_DRC_DEBUG)
#define M_CMIF_DRC_TENTATIVE_RD()                                     REG_READ(CMIF_DRC_TENTATIVE)
#define M_CMIF_DRC_LONGTERM_INI_RD()                                  REG_READ(CMIF_DRC_LONGTERM_INI)
#define M_CMIF_DRC_SHORTTERM_INI_RD()                                 REG_READ(CMIF_DRC_SHORTTERM_INI)
#define M_CMIF_DRC_LEVELCROSS_INI_RD()                                REG_READ(CMIF_DRC_LEVELCROSS_INI)
#define M_CMIF_DRC_TABLE_UPDATE_STATUS_RD()                           REG_READ(CMIF_DRC_TABLE_UPDATE_STATUS)
#define M_CMIF_DRC_LOAD_SLMSCOEFF_RD()                                REG_READ(CMIF_DRC_LOAD_SLMSCOEFF)
#define M_CMIF_DRC_MIN_MAX_FLAG_RD()                                  REG_READ(CMIF_DRC_MIN_MAX_FLAG)
#define M_CMIF_DRC_MIN_VALUE_RD()                                     REG_READ(CMIF_DRC_MIN_VALUE)
#define M_CMIF_DRC_MAX_VALUE_RD()                                     REG_READ(CMIF_DRC_MAX_VALUE)

#define M_CMIF_DRC_LEN_WR(reg)                                        REG_WRITE(CMIF_DRC_LEN, reg)
#define M_CMIF_DRC_IIRPOLE_WR(reg)                                    REG_WRITE(CMIF_DRC_IIRPOLE, reg)
#define M_CMIF_DRC_ERRIIRPOLE_WR(reg)                                 REG_WRITE(CMIF_DRC_ERRIIRPOLE, reg)
#define M_CMIF_DRC_SLMSMU_WR(reg)                                     REG_WRITE(CMIF_DRC_SLMSMU, reg)
#define M_CMIF_DRC_FIXEDTXVAL_WR(reg)                                 REG_WRITE(CMIF_DRC_FIXEDTXVAL, reg)
#define M_CMIF_DRC_LVCROSSLEN_WR(reg)                                 REG_WRITE(CMIF_DRC_LVCROSSLEN, reg)
#define M_CMIF_DRC_CONTRL_WR(reg)                                     REG_WRITE(CMIF_DRC_CONTRL, reg)
#define M_CMIF_DRC_THRBYPASS1_WR(reg)                                 REG_WRITE(CMIF_DRC_THRBYPASS1, reg)
#define M_CMIF_DRC_THRBYPASS2_WR(reg)                                 REG_WRITE(CMIF_DRC_THRBYPASS2, reg)
#define M_CMIF_DRC_LVCROSS_WR(reg)                                    REG_WRITE(CMIF_DRC_LVCROSS, reg)
#define M_CMIF_DRC_GLOBALADJ_WR(reg)                                  REG_WRITE(CMIF_DRC_GLOBALADJ, reg)
#define M_CMIF_DRC_C2ISHORT_WR(reg)                                   REG_WRITE(CMIF_DRC_C2ISHORT, reg)
#define M_CMIF_DRC_C2ILONG_WR(reg)                                    REG_WRITE(CMIF_DRC_C2ILONG, reg)
#define M_CMIF_DRC_SLMSCOEFF_M_START_WR(i, reg)                       REG_WRITE(CMIF_DRC_SLMSCOEFF_M_START(i), reg)
#define M_CMIF_DRC_OFFSET_M_START_WR(i, reg)                          REG_WRITE(CMIF_DRC_OFFSET_M_START(i), reg)
#define M_CMIF_DRC_C2ITHR_M_START_WR(i, reg)                          REG_WRITE(CMIF_DRC_C2ITHR_M_START(i), reg)
#define M_CMIF_DRC_THRPUT_M_START_WR(i, reg)                          REG_WRITE(CMIF_DRC_THRPUT_M_START(i), reg)
#define M_CMIF_DRC_THRAWGN_M_START_WR(i, reg)                         REG_WRITE(CMIF_DRC_THRAWGN_M_START(i), reg)
#define M_CMIF_DRC_C2IVAL_M_START_WR(i, reg)                          REG_WRITE(CMIF_DRC_C2IVAL_M_START(i), reg)
#define M_CMIF_DRC_C2IMAX_WR(reg)                                     REG_WRITE(CMIF_DRC_C2IMAX, reg)
#define M_CMIF_DRC_C2IMIN_WR(reg)                                     REG_WRITE(CMIF_DRC_C2IMIN, reg)
#define M_CMIF_DRC_VALUE_WR(reg)                                      REG_WRITE(CMIF_DRC_VALUE, reg)
#define M_CMIF_DRC_PREDICTED_C2IDB_WR(reg)                            REG_WRITE(CMIF_DRC_PREDICTED_C2IDB, reg)
#define M_CMIF_DRC_C2I_WR(reg)                                        REG_WRITE(CMIF_DRC_C2I, reg)
#define M_CMIF_DRC_DEBUG_WR(reg)                                      REG_WRITE(CMIF_DRC_DEBUG, reg)
#define M_CMIF_DRC_TENTATIVE_WR(reg)                                  REG_WRITE(CMIF_DRC_TENTATIVE, reg)
#define M_CMIF_DRC_LONGTERM_INI_WR(reg)                               REG_WRITE(CMIF_DRC_LONGTERM_INI, reg)
#define M_CMIF_DRC_SHORTTERM_INI_WR(reg)                              REG_WRITE(CMIF_DRC_SHORTTERM_INI, reg)
#define M_CMIF_DRC_LEVELCROSS_INI_WR(reg)                             REG_WRITE(CMIF_DRC_LEVELCROSS_INI, reg)
#define M_CMIF_DRC_TABLE_UPDATE_STATUS_WR(reg)                        REG_WRITE(CMIF_DRC_TABLE_UPDATE_STATUS, reg)
#define M_CMIF_DRC_LOAD_SLMSCOEFF_WR(reg)                             REG_WRITE(CMIF_DRC_LOAD_SLMSCOEFF, reg)
#define M_CMIF_DRC_MIN_MAX_FLAG_WR(reg)                               REG_WRITE(CMIF_DRC_MIN_MAX_FLAG, reg)
#define M_CMIF_DRC_MIN_VALUE_WR(reg)                                  REG_WRITE(CMIF_DRC_MIN_VALUE, reg)
#define M_CMIF_DRC_MAX_VALUE_WR(reg)                                  REG_WRITE(CMIF_DRC_MAX_VALUE, reg)

#define CMIF_DRC_LEN_DRC_LEN_BIT_LSB                                  (0)
#define CMIF_DRC_LEN_DRC_LEN_BIT_WIDTH                                (2)
#define CMIF_DRC_LEN_DRC_LEN_BIT_MASK                                 ((UINT32) (((1<<CMIF_DRC_LEN_DRC_LEN_BIT_WIDTH)-1) << CMIF_DRC_LEN_DRC_LEN_BIT_LSB) )
#define CMIF_DRC_LEN_DRC_LEN_FLD_WR(reg, val)                         (reg |= (val) << CMIF_DRC_LEN_DRC_LEN_BIT_LSB)
#define CMIF_DRC_LEN_DRC_LEN_FLD_RD()                                 ((M_CMIF_DRC_LEN_RD() & CMIF_DRC_LEN_DRC_LEN_BIT_MASK) >> CMIF_DRC_LEN_DRC_LEN_BIT_LSB)

#define CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_LSB                       (0)
#define CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_WIDTH                     (4)
#define CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_MASK                      ((UINT32) (((1<<CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_WIDTH)-1) << CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_LSB) )
#define CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_FLD_WR(reg, val)              (reg |= (val) << CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_LSB)
#define CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_FLD_RD()                      ((M_CMIF_DRC_IIRPOLE_RD() & CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_MASK) >> CMIF_DRC_IIRPOLE_DRC_DOPIIRPOLE_BIT_LSB)

#define CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_LSB                   (0)
#define CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_WIDTH                 (3)
#define CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_MASK                  ((UINT32) (((1<<CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_WIDTH)-1) << CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_LSB) )
#define CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_FLD_WR(reg, val)          (reg |= (val) << CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_LSB)
#define CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_FLD_RD()                  ((M_CMIF_DRC_ERRIIRPOLE_RD() & CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_MASK) >> CMIF_DRC_ERRIIRPOLE_DRC_SLMSIIRPOLE_BIT_LSB)

#define CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_LSB                             (0)
#define CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_WIDTH                           (4)
#define CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_MASK                            ((UINT32) (((1<<CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_WIDTH)-1) << CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_LSB) )
#define CMIF_DRC_SLMSMU_DRC_SLMMU_FLD_WR(reg, val)                    (reg |= (val) << CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_LSB)
#define CMIF_DRC_SLMSMU_DRC_SLMMU_FLD_RD()                            ((M_CMIF_DRC_SLMSMU_RD() & CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_MASK) >> CMIF_DRC_SLMSMU_DRC_SLMMU_BIT_LSB)

#define CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_LSB                    (0)
#define CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_WIDTH                  (4)
#define CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_WIDTH)-1) << CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_LSB) )
#define CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_LSB)
#define CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_FLD_RD()                   ((M_CMIF_DRC_FIXEDTXVAL_RD() & CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_MASK) >> CMIF_DRC_FIXEDTXVAL_DRC_FIXEDTXVAL_BIT_LSB)

#define CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_LSB                    (0)
#define CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_WIDTH                  (4)
#define CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_WIDTH)-1) << CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_LSB) )
#define CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_LSB)
#define CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_FLD_RD()                   ((M_CMIF_DRC_LVCROSSLEN_RD() & CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_MASK) >> CMIF_DRC_LVCROSSLEN_DRC_LVCROSSLEN_BIT_LSB)

#define CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_LSB                     (3)
#define CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_WIDTH                   (1)
#define CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_MASK                    ((UINT32) (((1<<CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_WIDTH)-1) << CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_LSB) )
#define CMIF_DRC_CONTRL_PREDICTION_ENABLE_FLD_WR(reg, val)            (reg |= (val) << CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_LSB)
#define CMIF_DRC_CONTRL_PREDICTION_ENABLE_FLD_RD()                    ((M_CMIF_DRC_CONTRL_RD() & CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_MASK) >> CMIF_DRC_CONTRL_PREDICTION_ENABLE_BIT_LSB)

#define CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_LSB                   (1)
#define CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_WIDTH                 (1)
#define CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_MASK                  ((UINT32) (((1<<CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_WIDTH)-1) << CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_LSB) )
#define CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_FLD_WR(reg, val)          (reg |= (val) << CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_LSB)
#define CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_FLD_RD()                  ((M_CMIF_DRC_CONTRL_RD() & CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_MASK) >> CMIF_DRC_CONTRL_FIXED_TX_DRC_ENABLE_BIT_LSB)

#define CMIF_DRC_CONTRL_DRC_GATING_BIT_LSB                            (0)
#define CMIF_DRC_CONTRL_DRC_GATING_BIT_WIDTH                          (1)
#define CMIF_DRC_CONTRL_DRC_GATING_BIT_MASK                           ((UINT32) (((1<<CMIF_DRC_CONTRL_DRC_GATING_BIT_WIDTH)-1) << CMIF_DRC_CONTRL_DRC_GATING_BIT_LSB) )
#define CMIF_DRC_CONTRL_DRC_GATING_FLD_WR(reg, val)                   (reg |= (val) << CMIF_DRC_CONTRL_DRC_GATING_BIT_LSB)
#define CMIF_DRC_CONTRL_DRC_GATING_FLD_RD()                           ((M_CMIF_DRC_CONTRL_RD() & CMIF_DRC_CONTRL_DRC_GATING_BIT_MASK) >> CMIF_DRC_CONTRL_DRC_GATING_BIT_LSB)

#define CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_LSB                    (0)
#define CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_WIDTH                  (8)
#define CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_WIDTH)-1) << CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_LSB) )
#define CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_LSB)
#define CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_FLD_RD()                   ((M_CMIF_DRC_THRBYPASS1_RD() & CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_MASK) >> CMIF_DRC_THRBYPASS1_DRC_THRBYPASS1_BIT_LSB)

#define CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_LSB                    (0)
#define CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_WIDTH                  (8)
#define CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_WIDTH)-1) << CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_LSB) )
#define CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_LSB)
#define CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_FLD_RD()                   ((M_CMIF_DRC_THRBYPASS2_RD() & CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_MASK) >> CMIF_DRC_THRBYPASS2_DRC_THRBYPASS2_BIT_LSB)

#define CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_LSB                          (0)
#define CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_WIDTH                        (16)
#define CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_MASK                         ((UINT32) (((1<<CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_WIDTH)-1) << CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_LSB) )
#define CMIF_DRC_LVCROSS_DRC_LVCROSS_FLD_WR(reg, val)                 (reg |= (val) << CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_LSB)
#define CMIF_DRC_LVCROSS_DRC_LVCROSS_FLD_RD()                         ((M_CMIF_DRC_LVCROSS_RD() & CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_MASK) >> CMIF_DRC_LVCROSS_DRC_LVCROSS_BIT_LSB)

#define CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_LSB                      (0)
#define CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_WIDTH                    (12)
#define CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_MASK                     ((UINT32) (((1<<CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_WIDTH)-1) << CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_LSB) )
#define CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_FLD_WR(reg, val)             (reg |= (val) << CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_LSB)
#define CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_FLD_RD()                     ((M_CMIF_DRC_GLOBALADJ_RD() & CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_MASK) >> CMIF_DRC_GLOBALADJ_DRC_GLOBALADJ_BIT_LSB)

#define CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_LSB                           (0)
#define CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_WIDTH                         (16)
#define CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_MASK                          ((UINT32) (((1<<CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_WIDTH)-1) << CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_LSB) )
#define CMIF_DRC_C2ISHORT_DRC_SHORT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_LSB)
#define CMIF_DRC_C2ISHORT_DRC_SHORT_FLD_RD()                          ((M_CMIF_DRC_C2ISHORT_RD() & CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_MASK) >> CMIF_DRC_C2ISHORT_DRC_SHORT_BIT_LSB)

#define CMIF_DRC_C2ILONG_DRC_LONG_BIT_LSB                             (0)
#define CMIF_DRC_C2ILONG_DRC_LONG_BIT_WIDTH                           (16)
#define CMIF_DRC_C2ILONG_DRC_LONG_BIT_MASK                            ((UINT32) (((1<<CMIF_DRC_C2ILONG_DRC_LONG_BIT_WIDTH)-1) << CMIF_DRC_C2ILONG_DRC_LONG_BIT_LSB) )
#define CMIF_DRC_C2ILONG_DRC_LONG_FLD_WR(reg, val)                    (reg |= (val) << CMIF_DRC_C2ILONG_DRC_LONG_BIT_LSB)
#define CMIF_DRC_C2ILONG_DRC_LONG_FLD_RD()                            ((M_CMIF_DRC_C2ILONG_RD() & CMIF_DRC_C2ILONG_DRC_LONG_BIT_MASK) >> CMIF_DRC_C2ILONG_DRC_LONG_BIT_LSB)

#define CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_LSB              (0)
#define CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_WIDTH            (25)
#define CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_MASK             ((UINT32) (((1<<CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_WIDTH)-1) << CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_LSB) )
#define CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_FLD_WR(reg, val)     (reg |= (val) << CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_LSB)
#define CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_FLD_RD(i)            ((M_CMIF_DRC_SLMSCOEFF_M_START_RD(i) & CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_MASK) >> CMIF_DRC_SLMSCOEFF_M_START_DRC_SLMSCOEFF_BIT_LSB)

#define CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_LSB                    (0)
#define CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_WIDTH                  (4)
#define CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_WIDTH)-1) << CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_LSB) )
#define CMIF_DRC_OFFSET_M_START_DRC_OFFSET_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_LSB)
#define CMIF_DRC_OFFSET_M_START_DRC_OFFSET_FLD_RD(i)                  ((M_CMIF_DRC_OFFSET_M_START_RD(i) & CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_MASK) >> CMIF_DRC_OFFSET_M_START_DRC_OFFSET_BIT_LSB)

#define CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_LSB                    (0)
#define CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_WIDTH                  (12)
#define CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_WIDTH)-1) << CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_LSB) )
#define CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_LSB)
#define CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_FLD_RD(i)                  ((M_CMIF_DRC_C2ITHR_M_START_RD(i) & CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_MASK) >> CMIF_DRC_C2ITHR_M_START_DRC_C2ITHR_BIT_LSB)

#define CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_LSB                    (0)
#define CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_WIDTH                  (12)
#define CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_WIDTH)-1) << CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_LSB) )
#define CMIF_DRC_THRPUT_M_START_DRC_THRPUT_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_LSB)
#define CMIF_DRC_THRPUT_M_START_DRC_THRPUT_FLD_RD(i)                  ((M_CMIF_DRC_THRPUT_M_START_RD(i) & CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_MASK) >> CMIF_DRC_THRPUT_M_START_DRC_THRPUT_BIT_LSB)

#define CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_LSB                  (0)
#define CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_WIDTH                (12)
#define CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_MASK                 ((UINT32) (((1<<CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_WIDTH)-1) << CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_LSB) )
#define CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_FLD_WR(reg, val)         (reg |= (val) << CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_LSB)
#define CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_FLD_RD(i)                ((M_CMIF_DRC_THRAWGN_M_START_RD(i) & CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_MASK) >> CMIF_DRC_THRAWGN_M_START_DRC_THRAWGN_BIT_LSB)

#define CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_LSB                    (0)
#define CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_WIDTH                  (16)
#define CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_WIDTH)-1) << CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_LSB) )
#define CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_LSB)
#define CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_FLD_RD(i)                  ((M_CMIF_DRC_C2IVAL_M_START_RD(i) & CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_MASK) >> CMIF_DRC_C2IVAL_M_START_DRC_C2IVAL_BIT_LSB)

#define CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_LSB                            (0)
#define CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_WIDTH                          (16)
#define CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_MASK                           ((UINT32) (((1<<CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_WIDTH)-1) << CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_LSB) )
#define CMIF_DRC_C2IMAX_DRC_C2IMAX_FLD_WR(reg, val)                   (reg |= (val) << CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_LSB)
#define CMIF_DRC_C2IMAX_DRC_C2IMAX_FLD_RD()                           ((M_CMIF_DRC_C2IMAX_RD() & CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_MASK) >> CMIF_DRC_C2IMAX_DRC_C2IMAX_BIT_LSB)

#define CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_LSB                            (0)
#define CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_WIDTH                          (16)
#define CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_MASK                           ((UINT32) (((1<<CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_WIDTH)-1) << CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_LSB) )
#define CMIF_DRC_C2IMIN_DRC_C2IMIN_FLD_WR(reg, val)                   (reg |= (val) << CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_LSB)
#define CMIF_DRC_C2IMIN_DRC_C2IMIN_FLD_RD()                           ((M_CMIF_DRC_C2IMIN_RD() & CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_MASK) >> CMIF_DRC_C2IMIN_DRC_C2IMIN_BIT_LSB)

#define CMIF_DRC_VALUE_DRC_VALUE_BIT_LSB                              (0)
#define CMIF_DRC_VALUE_DRC_VALUE_BIT_WIDTH                            (4)
#define CMIF_DRC_VALUE_DRC_VALUE_BIT_MASK                             ((UINT32) (((1<<CMIF_DRC_VALUE_DRC_VALUE_BIT_WIDTH)-1) << CMIF_DRC_VALUE_DRC_VALUE_BIT_LSB) )
#define CMIF_DRC_VALUE_DRC_VALUE_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DRC_VALUE_DRC_VALUE_BIT_LSB)
#define CMIF_DRC_VALUE_DRC_VALUE_FLD_RD()                             ((M_CMIF_DRC_VALUE_RD() & CMIF_DRC_VALUE_DRC_VALUE_BIT_MASK) >> CMIF_DRC_VALUE_DRC_VALUE_BIT_LSB)

#define CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_LSB              (0)
#define CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_WIDTH            (12)
#define CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_MASK             ((UINT32) (((1<<CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_WIDTH)-1) << CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_LSB) )
#define CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_FLD_WR(reg, val)     (reg |= (val) << CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_LSB)
#define CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_FLD_RD()             ((M_CMIF_DRC_PREDICTED_C2IDB_RD() & CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_MASK) >> CMIF_DRC_PREDICTED_C2IDB_PREDICTED_C2IDB_BIT_LSB)

#define CMIF_DRC_C2I_C2I_BIT_LSB                                      (0)
#define CMIF_DRC_C2I_C2I_BIT_WIDTH                                    (16)
#define CMIF_DRC_C2I_C2I_BIT_MASK                                     ((UINT32) (((1<<CMIF_DRC_C2I_C2I_BIT_WIDTH)-1) << CMIF_DRC_C2I_C2I_BIT_LSB) )
#define CMIF_DRC_C2I_C2I_FLD_WR(reg, val)                             (reg |= (val) << CMIF_DRC_C2I_C2I_BIT_LSB)
#define CMIF_DRC_C2I_C2I_FLD_RD()                                     ((M_CMIF_DRC_C2I_RD() & CMIF_DRC_C2I_C2I_BIT_MASK) >> CMIF_DRC_C2I_C2I_BIT_LSB)

#define CMIF_DRC_DEBUG_DRC_DEBUG_BIT_LSB                              (0)
#define CMIF_DRC_DEBUG_DRC_DEBUG_BIT_WIDTH                            (1)
#define CMIF_DRC_DEBUG_DRC_DEBUG_BIT_MASK                             ((UINT32) (((1<<CMIF_DRC_DEBUG_DRC_DEBUG_BIT_WIDTH)-1) << CMIF_DRC_DEBUG_DRC_DEBUG_BIT_LSB) )
#define CMIF_DRC_DEBUG_DRC_DEBUG_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DRC_DEBUG_DRC_DEBUG_BIT_LSB)
#define CMIF_DRC_DEBUG_DRC_DEBUG_FLD_RD()                             ((M_CMIF_DRC_DEBUG_RD() & CMIF_DRC_DEBUG_DRC_DEBUG_BIT_MASK) >> CMIF_DRC_DEBUG_DRC_DEBUG_BIT_LSB)

#define CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_LSB                      (0)
#define CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_WIDTH                    (4)
#define CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_MASK                     ((UINT32) (((1<<CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_WIDTH)-1) << CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_LSB) )
#define CMIF_DRC_TENTATIVE_DRC_TENTATIVE_FLD_WR(reg, val)             (reg |= (val) << CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_LSB)
#define CMIF_DRC_TENTATIVE_DRC_TENTATIVE_FLD_RD()                     ((M_CMIF_DRC_TENTATIVE_RD() & CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_MASK) >> CMIF_DRC_TENTATIVE_DRC_TENTATIVE_BIT_LSB)

#define CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_LSB                    (0)
#define CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_WIDTH                  (16)
#define CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_MASK                   ((UINT32) (((1<<CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_WIDTH)-1) << CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_LSB) )
#define CMIF_DRC_LONGTERM_INI_LONGTERM_INI_FLD_WR(reg, val)           (reg |= (val) << CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_LSB)
#define CMIF_DRC_LONGTERM_INI_LONGTERM_INI_FLD_RD()                   ((M_CMIF_DRC_LONGTERM_INI_RD() & CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_MASK) >> CMIF_DRC_LONGTERM_INI_LONGTERM_INI_BIT_LSB)

#define CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_LSB                  (0)
#define CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_WIDTH                (16)
#define CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_MASK                 ((UINT32) (((1<<CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_WIDTH)-1) << CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_LSB) )
#define CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_FLD_WR(reg, val)         (reg |= (val) << CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_LSB)
#define CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_FLD_RD()                 ((M_CMIF_DRC_SHORTTERM_INI_RD() & CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_MASK) >> CMIF_DRC_SHORTTERM_INI_SHORTTERM_INI_BIT_LSB)

#define CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_LSB                (0)
#define CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_WIDTH              (16)
#define CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_MASK               ((UINT32) (((1<<CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_WIDTH)-1) << CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_LSB) )
#define CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_FLD_WR(reg, val)       (reg |= (val) << CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_LSB)
#define CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_FLD_RD()               ((M_CMIF_DRC_LEVELCROSS_INI_RD() & CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_MASK) >> CMIF_DRC_LEVELCROSS_INI_LEVELCROSS_INI_BIT_LSB)

#define CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_LSB      (0)
#define CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_WIDTH    (2)
#define CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_MASK     ((UINT32) (((1<<CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_WIDTH)-1) << CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_LSB) )
#define CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_FLD_WR(reg, val) (reg |= (val) << CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_LSB)
#define CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_FLD_RD()     ((M_CMIF_DRC_TABLE_UPDATE_STATUS_RD() & CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_MASK) >> CMIF_DRC_TABLE_UPDATE_STATUS_TABLE_UPDATE_STATUS_BIT_LSB)

#define CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_LSB                (0)
#define CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_WIDTH              (1)
#define CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_MASK               ((UINT32) (((1<<CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_WIDTH)-1) << CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_LSB) )
#define CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_FLD_WR(reg, val)       (reg |= (val) << CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_LSB)
#define CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_FLD_RD()               ((M_CMIF_DRC_LOAD_SLMSCOEFF_RD() & CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_MASK) >> CMIF_DRC_LOAD_SLMSCOEFF_LOAD_SLMSCOEFF_BIT_LSB)

#define CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_LSB                (0)
#define CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_WIDTH              (1)
#define CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_MASK               ((UINT32) (((1<<CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_WIDTH)-1) << CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_LSB) )
#define CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_FLD_WR(reg, val)       (reg |= (val) << CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_LSB)
#define CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_FLD_RD()               ((M_CMIF_DRC_MIN_MAX_FLAG_RD() & CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_MASK) >> CMIF_DRC_MIN_MAX_FLAG_DRC_MIN_MAX_FLAG_BIT_LSB)

#define CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_LSB                      (0)
#define CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_WIDTH                    (4)
#define CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_MASK                     ((UINT32) (((1<<CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_WIDTH)-1) << CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_LSB) )
#define CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_FLD_WR(reg, val)             (reg |= (val) << CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_LSB)
#define CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_FLD_RD()                     ((M_CMIF_DRC_MIN_VALUE_RD() & CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_MASK) >> CMIF_DRC_MIN_VALUE_DRC_MIN_VALUE_BIT_LSB)

#define CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_LSB                      (0)
#define CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_WIDTH                    (4)
#define CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_MASK                     ((UINT32) (((1<<CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_WIDTH)-1) << CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_LSB) )
#define CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_FLD_WR(reg, val)             (reg |= (val) << CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_LSB)
#define CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_FLD_RD()                     ((M_CMIF_DRC_MAX_VALUE_RD() & CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_MASK) >> CMIF_DRC_MAX_VALUE_DRC_MIN_VALUE_BIT_LSB)

#endif /* __DRC_CMIF_H__ */
