<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14799' type='14784'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='22145'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36596'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1077' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1231'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='187' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='231116' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='231116' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2912'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4993' c='_ZL17hasUndefRegUpdatejjb'/>
