--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 3 -s 5 -n 3 -fastpaths
vga_bsprite2a_top.ncd vga_bsprite2a_top.pcf -o vga_bsprite2a_top_postpar.twr

Design file:              vga_bsprite2a_top.ncd
Physical constraint file: vga_bsprite2a_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.830(R)|mclk_BUFGP        |   0.000|
a_to_g<1>   |   11.369(R)|mclk_BUFGP        |   0.000|
a_to_g<2>   |   11.292(R)|mclk_BUFGP        |   0.000|
a_to_g<3>   |   11.578(R)|mclk_BUFGP        |   0.000|
a_to_g<4>   |   11.719(R)|mclk_BUFGP        |   0.000|
a_to_g<5>   |   11.421(R)|mclk_BUFGP        |   0.000|
a_to_g<6>   |   11.909(R)|mclk_BUFGP        |   0.000|
an<0>       |    8.576(R)|mclk_BUFGP        |   0.000|
an<1>       |   10.919(R)|mclk_BUFGP        |   0.000|
an<2>       |    9.729(R)|mclk_BUFGP        |   0.000|
an<3>       |    9.228(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.541|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 19 18:22:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



