Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  1 21:29:33 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.427        0.000                      0                 5101        0.067        0.000                      0                 5101        3.020        0.000                       0                  2402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                4.427        0.000                      0                 5101        0.067        0.000                      0                 5101        3.020        0.000                       0                  2402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 divider_inst/dividend_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            divider_inst/dividend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.123ns (21.634%)  route 4.068ns (78.366%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2401, unplaced)      0.584     2.920    divider_inst/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  divider_inst/dividend_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  divider_inst/dividend_reg[4]/Q
                         net (fo=5, unplaced)         0.769     4.145    divider_inst/dividend[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.440 r  divider_inst/quotient[0]_i_9/O
                         net (fo=2, unplaced)         1.122     5.562    divider_inst/quotient[0]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.686 r  divider_inst/quotient[0]_i_3/O
                         net (fo=1, unplaced)         1.111     6.797    divider_inst/quotient[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  divider_inst/quotient[0]_i_1/O
                         net (fo=34, unplaced)        0.522     7.443    divider_inst/quotient[0]_i_1_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     7.567 r  divider_inst/dividend[31]_i_1/O
                         net (fo=32, unplaced)        0.544     8.111    divider_inst/dividend[31]_i_1_n_0
                         FDRE                                         r  divider_inst/dividend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2401, unplaced)      0.439    12.660    divider_inst/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  divider_inst/dividend_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.538    divider_inst/dividend_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  4.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult1_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult2_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.131ns (47.391%)  route 0.145ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2401, unplaced)      0.114     0.686    inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult1_delay_balance/i_pipe/aclk
                         FDRE                                         r  inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult1_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131     0.817 r  inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult1_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=2, unplaced)         0.145     0.962    inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult2_delay_balance/i_pipe/B[0]
                         SRL16E                                       r  inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult2_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2401, unplaced)      0.259     1.039    inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult2_delay_balance/i_pipe/aclk
                         SRL16E                                       r  inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult2_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
                         clock pessimism             -0.208     0.831    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.895    inverse/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/ra_mult2_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455                add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         6.000       5.020                add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK



