Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:49:30 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square18/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  324         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (324)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (324)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (324)
--------------------------
 There are 324 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (324)
--------------------------------------------------
 There are 324 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  347          inf        0.000                      0                  347           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 5.106ns (49.379%)  route 5.234ns (50.621%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.093    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.316 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[1]
                         net (fo=1, routed)           1.618     7.934    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    10.340 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.340    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 4.998ns (48.698%)  route 5.265ns (51.302%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.224 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[1]
                         net (fo=1, routed)           1.648     7.873    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390    10.262 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.262    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 5.041ns (49.392%)  route 5.165ns (50.608%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.093    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.250 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[0]
                         net (fo=1, routed)           1.549     7.799    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    10.207 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.207    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.201ns  (logic 4.927ns (48.299%)  route 5.274ns (51.701%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.158 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[0]
                         net (fo=1, routed)           1.658     7.816    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385    10.201 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.201    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.197ns  (logic 5.107ns (50.087%)  route 5.090ns (49.913%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.093    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.185 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.185    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X2Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     6.304 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CO[1]
                         net (fo=1, routed)           1.473     7.778    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.419    10.197 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.197    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.185ns  (logic 5.183ns (50.888%)  route 5.002ns (49.112%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.093    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.185 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.185    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X2Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.408 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/O[1]
                         net (fo=1, routed)           1.385     7.794    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.391    10.185 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.185    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 5.072ns (49.804%)  route 5.112ns (50.196%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.093    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.273 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[2]
                         net (fo=1, routed)           1.495     7.769    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415    10.183 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.183    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 5.032ns (49.441%)  route 5.146ns (50.559%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.238 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[3]
                         net (fo=1, routed)           1.530     7.768    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.410    10.179 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.179    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.884ns (48.100%)  route 5.270ns (51.900%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.089 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/O[2]
                         net (fo=1, routed)           1.653     7.743    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.411    10.153 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.153    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 5.120ns (50.534%)  route 5.012ns (49.466%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=3, routed)           1.127     1.468    compressor/comp/gpc2/src3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/lut2_prop3/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.097     1.565 r  compressor/comp/gpc2/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.565    compressor/comp/gpc2/lut2_prop3_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc2/carry4_inst0/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.849 r  compressor/comp/gpc2/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.004     2.853    compressor/comp/gpc42/lut6_2_inst0/I2
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/lut6_2_inst0/LUT6/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.097     2.950 r  compressor/comp/gpc42/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.950    compressor/comp/gpc42/lut6_2_inst0_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc42/carry4_inst0/S[0]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.253 r  compressor/comp/gpc42/carry4_inst0/O[1]
                         net (fo=6, routed)           0.855     4.108    compressor/comp/gpc93/lut6_2_inst1/I2
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/lut6_2_inst1/LUT6/I2
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.225     4.333 r  compressor/comp/gpc93/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.333    compressor/comp/gpc93/lut6_2_inst1_n_1
    SLICE_X5Y68                                                       r  compressor/comp/gpc93/carry4_inst0/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.765 r  compressor/comp/gpc93/carry4_inst0/O[2]
                         net (fo=2, routed)           0.630     5.395    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene9_0[2]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.230     5.625 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.625    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[7]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.909    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.001 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.001    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.093    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.330 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[3]
                         net (fo=1, routed)           1.395     7.726    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.406    10.132 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.132    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.789%)  route 0.070ns (35.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[9]/Q
                         net (fo=5, routed)           0.070     0.198    src17[9]
    SLICE_X0Y73          FDRE                                         r  src17_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.128ns (64.214%)  route 0.071ns (35.786%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[9]/Q
                         net (fo=5, routed)           0.071     0.199    src2[9]
    SLICE_X5Y65          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  src15_reg[11]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[11]/Q
                         net (fo=2, routed)           0.064     0.205    src15[11]
    SLICE_X1Y74          FDRE                                         r  src15_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.362%)  route 0.101ns (41.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src15_reg[15]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[15]/Q
                         net (fo=5, routed)           0.101     0.242    src15[15]
    SLICE_X3Y74          FDRE                                         r  src15_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.806%)  route 0.119ns (48.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src8_reg[4]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[4]/Q
                         net (fo=5, routed)           0.119     0.247    src8[4]
    SLICE_X7Y70          FDRE                                         r  src8_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.442%)  route 0.121ns (48.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src16_reg[12]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[12]/Q
                         net (fo=5, routed)           0.121     0.249    src16[12]
    SLICE_X5Y80          FDRE                                         r  src16_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.529%)  route 0.108ns (43.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  src14_reg[0]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[0]/Q
                         net (fo=5, routed)           0.108     0.249    src14[0]
    SLICE_X2Y78          FDRE                                         r  src14_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src1_reg[7]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    src1[7]
    SLICE_X3Y64          FDRE                                         r  src1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.177%)  route 0.122ns (48.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.122     0.250    src9[6]
    SLICE_X10Y72         FDRE                                         r  src9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.110     0.251    src7[4]
    SLICE_X11Y69         FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------





