=====
SETUP
3.760
7.641
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
7.641
=====
SETUP
3.761
7.640
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
7.640
=====
SETUP
3.761
7.640
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
7.640
=====
SETUP
3.761
7.640
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
7.640
=====
SETUP
3.761
7.640
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
7.640
=====
SETUP
3.775
7.626
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
7.626
=====
SETUP
3.775
7.626
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
7.626
=====
SETUP
3.775
7.626
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
7.626
=====
SETUP
4.492
6.909
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
2.732
3.185
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
3.850
4.367
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.270
5.723
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
6.339
6.909
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
6.909
=====
SETUP
4.500
6.901
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2
3.738
4.109
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s9
4.122
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s5
5.167
5.716
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s2
5.717
6.266
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s1
6.439
6.901
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1
6.901
=====
SETUP
4.622
6.780
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_3_s1
6.780
=====
SETUP
4.656
6.745
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2
3.738
4.109
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s9
4.122
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s5
5.161
5.731
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s2
5.733
6.195
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s1
6.196
6.745
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1
6.745
=====
SETUP
4.758
6.643
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.216
5.669
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0
6.073
6.643
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0
6.643
=====
SETUP
4.798
6.603
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1
6.603
=====
SETUP
4.798
6.603
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_4_s1
6.603
=====
SETUP
4.798
6.603
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1
6.603
=====
SETUP
4.798
6.603
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1
6.603
=====
SETUP
4.805
6.596
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_11_s1
6.596
=====
SETUP
4.805
6.596
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_12_s1
6.596
=====
SETUP
4.805
6.596
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1
6.596
=====
SETUP
4.805
6.596
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_15_s1
6.596
=====
SETUP
4.809
6.592
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1
6.592
=====
SETUP
4.809
6.592
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.509
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.321
4.692
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
5.216
5.678
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_1_s1
6.592
=====
SETUP
4.810
6.591
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1466_s8
2.617
3.172
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3
3.424
3.795
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4
4.473
5.043
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3
5.047
5.564
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2
6.220
6.591
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1
6.591
=====
SETUP
4.910
6.491
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s5
2.640
3.189
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3
3.191
3.740
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s3
3.921
4.476
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3
5.137
5.508
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2
5.921
6.491
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1
6.491
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0
0.860
1.062
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1
1.064
1.296
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4
0.860
1.062
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7
1.064
1.296
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4
1.296
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s4
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s2
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1514_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n318_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n317_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n316_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n314_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n312_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n311_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n310_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n309_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_13_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n305_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_13_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n304_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n302_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n300_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n299_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n298_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n297_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n293_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n290_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n288_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3
1.666
