# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx9-generic -run-pass=machine-sink %s -stats 2>&1 -o - | \
# RUN:   not grep "Number of machine instructions sunk"
# machine-sink must not sink MFMA instructions.
# Ensure that MFMA instructions are marked as convergent to prevent
# machine-sink from sinking them.

---
name:            test_V_MFMA_F32_32X32X64_F8F6F4_f4_f4_e64
body:             |
  bb.0:
    %vsrc0:av_128_align2 = IMPLICIT_DEF
    %vsrc1:av_128_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc2:areg_512 = IMPLICIT_DEF
    %vdst:areg_512 = nofpexcept V_MFMA_F32_32X32X64_F8F6F4_f4_f4_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1
  bb.1:
    S_BRANCH %bb.2

  bb.2:
    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_16X16X128_F8F6F4_f4_f4_e64
body:             |
  bb.0:
    %vsrc0:av_128_align2 = IMPLICIT_DEF
    %vsrc1:av_128_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc2:areg_128 = IMPLICIT_DEF
    %vdst:areg_128 = nofpexcept V_MFMA_F32_16X16X128_F8F6F4_f4_f4_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:
    S_ENDPGM 0
...

---
name:            test_V_MFMA_SCALE_F32_16X16X128_F8F6F4_f4_f4_vgprcd_e64
body:             |
  bb.0:
    %vsrc0:av_128_align2 = IMPLICIT_DEF
    %vsrc1:av_128_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc2:vreg_128_align2 = IMPLICIT_DEF
    %scale_vsrc0:vgpr_32 = IMPLICIT_DEF
    %scale_vsrc2:vgpr_32 = IMPLICIT_DEF
    %vdst:vreg_128_align2 = nofpexcept V_MFMA_SCALE_F32_16X16X128_F8F6F4_f4_f4_vgprcd_e64 %vsrc0, %vsrc1, %vsrc2, 4, 4, %scale_vsrc0, %scale_vsrc2, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

   bb.1:
    S_BRANCH %bb.2

  bb.2:
    S_ENDPGM 0
...

---
name:            test_V_MFMA_SCALE_F32_32X32X64_F8F6F4_f4_f4_mac_vgprcd_e64
body:             |
  bb.0:
    %vsrc0:av_128_align2 = IMPLICIT_DEF
    %vsrc1:av_128_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc2:vreg_512_align2 = IMPLICIT_DEF
    %scale_vsrc0:vgpr_32 = IMPLICIT_DEF
    %scale_vsrc2:vgpr_32 = IMPLICIT_DEF
    %vdst:vreg_512_align2 = nofpexcept V_MFMA_SCALE_F32_32X32X64_F8F6F4_f4_f4_mac_vgprcd_e64 %vsrc0, %vsrc1, %vsrc2, 4, 4, %scale_vsrc0, %scale_vsrc2, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:
    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_4X4X1F32_e64
body:             |
  bb.0:
    %vsrc0:vgpr_32 = IMPLICIT_DEF
    %vsrc1:vgpr_32 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vgpr_32 = IMPLICIT_DEF
    %vsrc2:areg_128 = IMPLICIT_DEF
    %vdst:areg_128 = V_MFMA_F32_4X4X1F32_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_32X32X1F32_e64
body:             |
  bb.0:
    %vsrc0:vgpr_32 = IMPLICIT_DEF
    %vsrc1:vgpr_32 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vgpr_32 = IMPLICIT_DEF
    %vsrc2:areg_1024 = IMPLICIT_DEF
    %vdst:areg_1024 = V_MFMA_F32_32X32X1F32_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_32X32X8F16_mac_e64
body:             |
  bb.0:
    %vsrc0:vreg_64_align2 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %vsrc2:areg_512_align2 = IMPLICIT_DEF
    %vdst:areg_512_align2 = V_MFMA_F32_32X32X8F16_mac_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_F64_4X4X4F64_e64
body:             |
  bb.0:
    %vsrc0:vreg_64_align2 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %vsrc2:areg_64_align2 = IMPLICIT_DEF
    %vdst:areg_64_align2 = V_MFMA_F64_4X4X4F64_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_32X32X16_F16_e64
body:             |
  bb.0:
    %vsrc0:vreg_128_align2 = IMPLICIT_DEF
    %vsrc1:vreg_128_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vreg_128_align2 = IMPLICIT_DEF
    %vsrc2:areg_512_align2 = IMPLICIT_DEF
    %vdst:areg_512_align2 = V_MFMA_F32_32X32X16_F16_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_32X32X16_BF8_BF8_e64
body:             |
  bb.0:
    %vsrc0:vreg_64_align2 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %vsrc2:areg_512_align2 = IMPLICIT_DEF
    %vdst:areg_512_align2 = V_MFMA_F32_32X32X16_BF8_BF8_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_F32_16X16X16F16_e64
body:             |
  bb.0:
    %vsrc0:vreg_64_align2 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vreg_64_align2 = IMPLICIT_DEF
    %vsrc2:areg_128_align2 = IMPLICIT_DEF
    %vdst:areg_128_align2 = V_MFMA_F32_16X16X16F16_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...

---
name:            test_V_MFMA_I32_32X32X8I8_e64
body:             |
  bb.0:
    %vsrc0:vgpr_32 = IMPLICIT_DEF
    %vsrc1:vgpr_32 = IMPLICIT_DEF
    %ssrc:sreg_64 = IMPLICIT_DEF
    %vsrc1:vgpr_32 = IMPLICIT_DEF
    %vsrc2:areg_512_align2 = IMPLICIT_DEF
    %vdst:areg_512_align2 = V_MFMA_I32_32X32X8I8_e64 %vsrc0, %vsrc1, %vsrc2, 0, 0, 0, implicit $mode, implicit $exec
    %sdst:sreg_64 = SI_IF %ssrc, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    S_BRANCH %bb.2

  bb.2:    S_ENDPGM 0
...
