High-level API complete. Contains definitions for updateS, deleteS, lookupS, maxDef, minDef, nextDef, prevDef.

I am currently working on the Verilog implementation for use in an FPGA. The testbed of interest for that project is the Digilent Arty S7-S25 Spartan 7 board. You can view the project here:
https://github.com/justintjoa-portfolio/ESFA-Verilog-FPGA-Implementation

Original Paper: https://www.sciencedirect.com/science/article/pii/S0167642314005747

Research Diary Entries can be found on my blog under the "Build Diaries" section:
https://thefunctionalgoliath.wordpress.com/category/build-diaries/