Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jun 29 17:56:35 2022
| Host         : zero-X555QG running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   198 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             168 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             396 |          141 |
| Yes          | No                    | No                     |             558 |          184 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             664 |          228 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | basesoc_obj_uart1_tx_rs232phytx1_next_value_ce1        | basesoc_int_rst                            |                1 |              1 |
|  clk_IBUF_BUFG | basesoc_basesoc_serial_tx_rs232phytx0_next_value_ce1   | basesoc_int_rst                            |                1 |              1 |
|  clk_IBUF_BUFG | picorv32/instr_lui0                                    | picorv32/instr_jalr_i_1_n_0                |                1 |              1 |
|  clk_IBUF_BUFG | picorv32/pcpi_timeout_counter[3]_i_2_n_0               | picorv32/pcpi_mul/SS[0]                    |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_rx_fifo_rdport_re                 | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_tx_fifo_syncfifo_re                            | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/basesoc_tx_fifo_wrport_we__0                  | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_basesoc_rx_tick                                | p_14_in                                    |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_rx_fifo_wrport_we__0              | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_tx_fifo_syncfifo_re               | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_uart1_phy_rx_tick                              | p_9_in                                     |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_timer_i_1_n_0               |                1 |              4 |
|  clk_IBUF_BUFG |                                                        | picorv32/pcpi_mul/instr_mulhu_i_1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG |                                                        | picorv32/SR[0]                             |                2 |              4 |
|  MOTOR/clkpwm  | MOTOR/state[3]_i_1_n_0                                 |                                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_uart1_phy_tx_tick                              | basesoc_uart1_phy_tx_phase[31]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_rx_fifo_wrport_we__0                           | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG |                                                        | picorv32/pcpi_div/instr_rem_i_1_n_0        |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_basesoc_tx_tick                                | basesoc_basesoc_tx_phase[31]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/mem_wstrb_reg[2]_1[0]                         | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | basesoc_rx_fifo_rdport_re                              | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG | picorv32/basesoc_tx_fifo_readable_reg[0]               | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0         | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG | picorv32/instr_lui0                                    | picorv32/decoded_rs1[0]_i_1_n_0            |                1 |              5 |
|  clk_IBUF_BUFG | picorv32/basesoc_basesoc_uart_tx_fifo_readable_reg[0]  | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG | basesoc_rx_fifo_level0[4]_i_1_n_0                      | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_lhu_i_1_n_0                 |                2 |              5 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/cpu_state_reg[6]                     | picorv32/pcpi_mul/mem_do_prefetch_reg      |                2 |              6 |
|  clk_IBUF_BUFG | picorv32/latched_rd[5]_i_1_n_0                         |                                            |                2 |              6 |
|  clk_IBUF_BUFG | basesoc_uart1_phy_tx_data1_in0                         |                                            |                1 |              7 |
|  clk_IBUF_BUFG | basesoc_basesoc_tx_data1_in0                           |                                            |                1 |              7 |
|  clk_IBUF_BUFG | basesoc_uart1_phy_rx_data_rs232phyrx1_next_value_ce1   |                                            |                3 |              8 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_rx_fifo_rdport_re                 |                                            |                2 |              8 |
|  clk_IBUF_BUFG | basesoc_basesoc_rx_data_rs232phyrx0_next_value_ce1     |                                            |                2 |              8 |
|  clk_IBUF_BUFG |                                                        | picorv32/mem_addr_reg[13]_0                |                4 |              8 |
|  clk_IBUF_BUFG | basesoc_tx_fifo_syncfifo_re                            |                                            |                2 |              8 |
|  clk_IBUF_BUFG | basesoc_rx_fifo_rdport_re                              |                                            |                2 |              8 |
|  clk_IBUF_BUFG |                                                        | picorv32/mem_addr_reg[14]_1                |                2 |              8 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_tx_fifo_syncfifo_re               |                                            |                2 |              8 |
|  MOTOR/clkpwm  | MOTOR/FSM_onehot_motorout[4]_i_1_n_0                   |                                            |                3 |              9 |
|  MOTOR/clkpwm  |                                                        |                                            |                5 |             11 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/decoded_imm[31]_i_1_n_0           |                2 |             12 |
|  clk_IBUF_BUFG | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     |                                            |                2 |             16 |
|  clk_IBUF_BUFG | basesoc_rx_fifo_wrport_we__0                           |                                            |                2 |             16 |
|  clk_IBUF_BUFG | picorv32/basesoc_tx_fifo_wrport_we__0                  |                                            |                2 |             16 |
|  clk_IBUF_BUFG | basesoc_basesoc_uart_rx_fifo_wrport_we__0              |                                            |                2 |             16 |
|  clk_IBUF_BUFG | picorv32/mem_xfer                                      | picorv32/mem_rdata_q[24]_i_1_n_0           |               13 |             18 |
|  clk_IBUF_BUFG |                                                        | MOTOR/clear                                |                5 |             18 |
|  clk_IBUF_BUFG | picorv32/builder_count_reg_9_sn_1                      | picorv32/mem_valid_reg_0                   |                5 |             20 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/mem_state2                        |                9 |             22 |
|  clk_IBUF_BUFG |                                                        | basesoc_uart1_phy_tx_phase[31]_i_1_n_0     |                8 |             31 |
|  clk_IBUF_BUFG |                                                        | p_9_in                                     |                8 |             31 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/divisor                              | picorv32/pcpi_div/divisor[30]_i_1_n_0      |               12 |             31 |
|  clk_IBUF_BUFG | picorv32/reg_op1[31]_i_1_n_0                           |                                            |               25 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/pcpi_wr0                             |                                            |               11 |             32 |
|  clk_IBUF_BUFG | picorv32/timer                                         | picorv32/mem_state2                        |               17 |             32 |
|  clk_IBUF_BUFG |                                                        | picorv32/mem_addr_reg[14]_0                |               15 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_wstrb_reg[2]_2[0]                         | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG |                                                        | picorv32/mem_addr_reg[15]_0                |               15 |             32 |
|  clk_IBUF_BUFG |                                                        | basesoc_basesoc_tx_phase[31]_i_1_n_0       |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/irq_mask                                      | picorv32/mem_state2                        |               17 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_wdata[31]_i_1_n_0                         |                                            |                7 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/quotient                             | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               11 |             32 |
|  clk_IBUF_BUFG |                                                        | p_14_in                                    |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/reg_op2[31]_i_1_n_0                           |                                            |               11 |             32 |
|  clk_IBUF_BUFG | basesoc_basesoc_bus_errors                             | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/divisor                              |                                            |               10 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_wstrb_reg[2]_0[0]                         | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG | picorv32/E[0]                                          | basesoc_int_rst                            |               12 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/dividend                             |                                            |                8 |             32 |
|  clk_IBUF_BUFG | basesoc_basesoc_timer_update_value_re                  | basesoc_int_rst                            |                7 |             32 |
|  clk_IBUF_BUFG | picorv32/pcpi_div/quotient_msk                         | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               11 |             32 |
|  clk_IBUF_BUFG | picorv32/mem_addr[31]_i_1_n_0                          |                                            |               25 |             34 |
|  clk_IBUF_BUFG | picorv32/instr_lui0                                    |                                            |                8 |             34 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/basesoc_basesoc_reset_storage_reg[0] | picorv32/pcpi_mul/mul_counter[6]           |               17 |             47 |
|  clk_IBUF_BUFG | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           |                                            |               19 |             51 |
|  clk_IBUF_BUFG | picorv32/reg_pc                                        | picorv32/mem_state2                        |               23 |             62 |
|  clk_IBUF_BUFG | picorv32/irq_delay                                     | picorv32/mem_state2                        |               17 |             65 |
|  clk_IBUF_BUFG |                                                        | basesoc_int_rst                            |               36 |             79 |
|  clk_IBUF_BUFG |                                                        | picorv32/mem_state2                        |               28 |             81 |
|  clk_IBUF_BUFG | picorv32/p_0_in__0                                     |                                            |               22 |             88 |
|  clk_IBUF_BUFG |                                                        |                                            |               73 |            157 |
|  clk_IBUF_BUFG | picorv32/pcpi_mul/basesoc_basesoc_reset_storage_reg[0] |                                            |               39 |            166 |
+----------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+


