// Seed: 1020759146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge id_2 or posedge id_1) begin
    id_5 = {(id_4 == id_3), id_1};
    if (id_2) id_4 = id_1;
  end
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    output wor  id_2
);
  assign id_0 = 1;
  wire id_4, id_5;
  wire id_6, id_7, id_8;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
  module_0(
      id_40, id_23, id_20, id_16, id_21
  );
endmodule
