
*** Running vivado
    with args -log CORDIC_Pipeline_Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_Pipeline_Top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_Pipeline_Top.tcl -notrace
Command: synth_design -top CORDIC_Pipeline_Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 244.379 ; gain = 68.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_Pipeline_Top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:40]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter N bound to: 0 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter K bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'CORDIC_FP_top' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:11' bound to instance 'cordic' of component 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:25]
	Parameter N bound to: 0 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter K bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:4' bound to instance 'muxDI' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:11]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:113]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'mode_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized4' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized4' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:135]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:25]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'E_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized8' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized8' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:17' bound to instance 'Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized12' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized12' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_Pipeline_Top' (8#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 279.570 ; gain = 103.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 279.570 ; gain = 103.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 279.570 ; gain = 103.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 312.973 ; gain = 136.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 78    
+---XORs : 
	   3 Input      1 Bit         XORs := 56    
	   2 Input      1 Bit         XORs := 59    
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_rege__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module my_rege__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module my_rege__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 398.336 ; gain = 221.992
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 399.641 ; gain = 223.297
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 399.641 ; gain = 223.297

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\X_reg/Qt_reg[15] )
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[19] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[18] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[17] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[16] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[15] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[14] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[13] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[12] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[11] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[10] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[9] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[8] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[7] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[6] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[5] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[4] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[3] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[2] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[1] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Y_reg/Qt_reg[0] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[19] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[18] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[17] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[16] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[15] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[14] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[13] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[12] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[11] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[10] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[9] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[8] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[7] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[6] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[5] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[4] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[3] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[2] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[1] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_X_reg/Qt_reg[0] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[15] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[14] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[13] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[12] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[11] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[10] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[9] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[8] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[7] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[6] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[5] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[4] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[3] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[2] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[1] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\pipe[0].cordic/data_Z_reg/Qt_reg[0] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[15] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[0] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[1] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[2] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[3] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[4] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[5] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[6] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[7] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[8] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[9] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[10] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[11] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[12] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[13] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[14] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Z_reg/Qt_reg[15] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[0] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[1] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[2] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[3] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[4] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[5] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[6] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[7] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[8] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[9] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[10] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[11] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[12] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[13] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[14] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\Y_reg/Qt_reg[15] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[0] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[1] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[2] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[3] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[4] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[5] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[6] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[7] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[8] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[9] ) is unused and will be removed from module CORDIC_Pipeline_Top.
WARNING: [Synth 8-3332] Sequential element (\X_reg/Qt_reg[10] ) is unused and will be removed from module CORDIC_Pipeline_Top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 409.695 ; gain = 233.352

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDCE |     2|
|4     |IBUF |     4|
|5     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        |    58|
|2     |  E_reg            |my_rege__parameterized6 |     2|
|3     |  \pipe[0].cordic  |CORDIC_FP_top           |     1|
|4     |    mode_reg       |my_rege__parameterized4 |     1|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 409.695 ; gain = 218.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 409.695 ; gain = 233.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 487.605 ; gain = 297.578
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 487.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 12:30:06 2015...
