module fsm_module (
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg [4:0] current_state,
    output reg [4:0] next_state
);

parameter S0 = 5'b00000;
parameter S1 = 5'b00001;
parameter S2 = 5'b00010;
parameter S3 = 5'b00011;
parameter S4 = 5'b00100;

reg [7:0] accumulator;
reg [7:0] subtractor = 8'b00000001;

always @(posedge clk, posedge reset) begin
    if (reset) begin
        accumulator <= 8'b00000000;
        current_state <= S0;
    end else begin
        case (current_state)
            S0: begin
                accumulator <= data_in;
                next_state <= S1;
            end
            S1: begin
                accumulator <= accumulator - subtractor;
                if (accumulator < 0) begin
                    next_state <= S2;
                end else begin
                    next_state <= S1;
                end
            end
            S2: begin
                accumulator <= accumulator + subtractor;
                if (accumulator > 255) begin
                    next_state <= S3;
                end else begin
                    next_state <= S2;
                end
            end
            S3: begin
                accumulator <= accumulator - subtractor;
                if (accumulator < 0) begin
                    next_state <= S4;
                end else begin
                    next_state <= S3;
                end
            end
            default: begin
                accumulator <= accumulator + subtractor;
                if (accumulator > 255) begin
                    next_state <= S0;
                end else begin
                    next_state <= S4;
                end
            end
        endcase
        current_state <= next_state;
    end
end

assign data_out = accumulator;

endmodule