{"vcs1":{"timestamp_begin":1759234931.936122586, "rt":0.88, "ut":0.38, "st":0.13}}
{"vcselab":{"timestamp_begin":1759234932.869204402, "rt":0.54, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1759234933.454302109, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759234931.649554775}
{"VCS_COMP_START_TIME": 1759234931.649554775}
{"VCS_COMP_END_TIME": 1759234934.547421379}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1+FSDB_ALL +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370648}}
{"vcselab": {"peak_mem": 230032}}
