{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702237042489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702237042490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 16:37:22 2023 " "Processing started: Sun Dec 10 16:37:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702237042490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237042490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237042490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702237043265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702237043265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_TB-testbench " "Found design unit 1: Processador_TB-testbench" {  } { { "Processador_TB.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador_TB " "Found entity 1: Processador_TB" {  } { { "Processador_TB.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador32-rtl " "Found design unit 1: registrador32-rtl" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056775 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador32 " "Found entity 1: registrador32" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BEV " "Found design unit 1: RAM-BEV" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/RAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056779 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/RAM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORTA_AND-BEV " "Found design unit 1: PORTA_AND-BEV" {  } { { "PORTA_AND.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/PORTA_AND.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056783 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORTA_AND " "Found entity 1: PORTA_AND" {  } { { "PORTA_AND.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/PORTA_AND.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056783 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1702237056787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavior " "Found design unit 1: mux-Behavior" {  } { { "mux.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056787 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORIA_DE_INSTRUCOES-arch " "Found design unit 1: MEMORIA_DE_INSTRUCOES-arch" {  } { { "MEMORIA_DE_INSTRUCOES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/MEMORIA_DE_INSTRUCOES.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056791 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_DE_INSTRUCOES " "Found entity 1: MEMORIA_DE_INSTRUCOES" {  } { { "MEMORIA_DE_INSTRUCOES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/MEMORIA_DE_INSTRUCOES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_imediato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_imediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GERADOR_IMEDIATO-rtl " "Found design unit 1: GERADOR_IMEDIATO-rtl" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056797 ""} { "Info" "ISGN_ENTITY_NAME" "1 GERADOR_IMEDIATO " "Found entity 1: GERADOR_IMEDIATO" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "deslocador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/deslocador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056801 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADORA-rtl " "Found design unit 1: CONTROLADORA-rtl" {  } { { "controladora.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/controladora.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056805 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADORA " "Found entity 1: CONTROLADORA" {  } { { "controladora.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_DE_REGISTRADORES-BEV " "Found design unit 1: BANCO_DE_REGISTRADORES-BEV" {  } { { "BANCO_DE_REGISTRADORES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/BANCO_DE_REGISTRADORES.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056808 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_DE_REGISTRADORES " "Found entity 1: BANCO_DE_REGISTRADORES" {  } { { "BANCO_DE_REGISTRADORES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/BANCO_DE_REGISTRADORES.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CONTROL-BEV " "Found design unit 1: ALU_CONTROL-BEV" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/alu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056815 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separador_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separador_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEPARADOR_INSTRUCAO-rtl " "Found design unit 1: SEPARADOR_INSTRUCAO-rtl" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056819 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEPARADOR_INSTRUCAO " "Found entity 1: SEPARADOR_INSTRUCAO" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma4-rtl " "Found design unit 1: soma4-rtl" {  } { { "soma4.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/soma4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056822 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma4 " "Found entity 1: soma4" {  } { { "soma4.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/soma4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador32-rtl " "Found design unit 1: somador32-rtl" {  } { { "somador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/somador32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056826 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "somador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/somador32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-rtl " "Found design unit 1: Processador-rtl" {  } { { "Processador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237056830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237056830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702237056936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador32 somador32:somador " "Elaborating entity \"somador32\" for hierarchy \"somador32:somador\"" {  } { { "Processador.vhd" "somador" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237056953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4 soma4:somaConst " "Elaborating entity \"soma4\" for hierarchy \"soma4:somaConst\"" {  } { { "Processador.vhd" "somaConst" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEPARADOR_INSTRUCAO SEPARADOR_INSTRUCAO:separador " "Elaborating entity \"SEPARADOR_INSTRUCAO\" for hierarchy \"SEPARADOR_INSTRUCAO:separador\"" {  } { { "Processador.vhd" "separador" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057028 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(34) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(34): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237057042 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(35) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(35): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237057042 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(38) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(38): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237057042 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(39) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(39): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237057042 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_1\"" {  } { { "Processador.vhd" "ALU_1" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:ALU_Ctrl " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:ALU_Ctrl\"" {  } { { "Processador.vhd" "ALU_Ctrl" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057059 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OPERATION ALU_CONTROL.vhd(20) " "VHDL Process Statement warning at ALU_CONTROL.vhd(20): inferring latch(es) for signal or variable \"OPERATION\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702237057075 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[0\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[0\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057075 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[1\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[1\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057075 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[2\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[2\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057075 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[3\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[3\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057075 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_DE_REGISTRADORES BANCO_DE_REGISTRADORES:BANCO_REG " "Elaborating entity \"BANCO_DE_REGISTRADORES\" for hierarchy \"BANCO_DE_REGISTRADORES:BANCO_REG\"" {  } { { "Processador.vhd" "BANCO_REG" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057076 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "quebra_linha BANCO_DE_REGISTRADORES.vhd(59) " "VHDL Variable Declaration warning at BANCO_DE_REGISTRADORES.vhd(59): used initial value expression for variable \"quebra_linha\" because variable was never assigned a value" {  } { { "BANCO_DE_REGISTRADORES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/BANCO_DE_REGISTRADORES.vhd" 59 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702237057163 "|Processador|BANCO_DE_REGISTRADORES:BANCO_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADORA CONTROLADORA:CONTROLER " "Elaborating entity \"CONTROLADORA\" for hierarchy \"CONTROLADORA:CONTROLER\"" {  } { { "Processador.vhd" "CONTROLER" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador deslocador:desloc " "Elaborating entity \"deslocador\" for hierarchy \"deslocador:desloc\"" {  } { { "Processador.vhd" "desloc" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GERADOR_IMEDIATO GERADOR_IMEDIATO:GERA_IME " "Elaborating entity \"GERADOR_IMEDIATO\" for hierarchy \"GERADOR_IMEDIATO:GERA_IME\"" {  } { { "Processador.vhd" "GERA_IME" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057218 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM Gerador_Imediato.vhd(20) " "VHDL Process Statement warning at Gerador_Imediato.vhd(20): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[12\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[13\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[14\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[15\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[16\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[16\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[17\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[17\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[18\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[18\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[19\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[19\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[20\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[20\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[21\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[21\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[22\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[22\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[23\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[23\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057235 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[24\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[24\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[25\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[25\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[26\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[26\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[27\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[27\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[28\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[28\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[29\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[29\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[30\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[30\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[31\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[31\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057236 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_DE_INSTRUCOES MEMORIA_DE_INSTRUCOES:MEM_INSTRU " "Elaborating entity \"MEMORIA_DE_INSTRUCOES\" for hierarchy \"MEMORIA_DE_INSTRUCOES:MEM_INSTRU\"" {  } { { "Processador.vhd" "MEM_INSTRU" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057237 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "(\"00000100010000000000000001101111\",\"00000000011100010000000100010011\",\"00000000000100010010001000100011\",\"00000000000000010010010100000011\",\"00000010011001010000010100110011\",\"00000000001000001000000001100011\") 6 20 MEMORIA_DE_INSTRUCOES.vhd(23) " "VHDL Expression error at MEMORIA_DE_INSTRUCOES.vhd(23): expression \"(\"00000100010000000000000001101111\",\"00000000011100010000000100010011\",\"00000000000100010010001000100011\",\"00000000000000010010010100000011\",\"00000010011001010000010100110011\",\"00000000001000001000000001100011\")\" has 6 elements ; expected 20 elements." {  } { { "MEMORIA_DE_INSTRUCOES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/MEMORIA_DE_INSTRUCOES.vhd" 23 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1702237057238 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MEMORIA_DE_INSTRUCOES:MEM_INSTRU " "Can't elaborate user hierarchy \"MEMORIA_DE_INSTRUCOES:MEM_INSTRU\"" {  } { { "Processador.vhd" "MEM_INSTRU" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 263 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237057239 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702237057480 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 10 16:37:37 2023 " "Processing ended: Sun Dec 10 16:37:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702237057480 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702237057480 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702237057480 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237057480 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237058158 ""}
