<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r600_cs.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r600_cs.c<span style="font-size: 80%;"> (source / <a href="r600_cs.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1316</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;r600d.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;r600_reg_safe.h&quot;
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : static int r600_nomm;
<span class="lineNum">      34 </span>            : extern void r600_cs_legacy_get_tiling_conf(struct drm_device *dev, u32 *npipes, u32 *nbanks, u32 *group_size);
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : struct r600_cs_track {
<span class="lineNum">      38 </span>            :         /* configuration we miror so that we use same code btw kms/ums */
<span class="lineNum">      39 </span>            :         u32                     group_size;
<span class="lineNum">      40 </span>            :         u32                     nbanks;
<span class="lineNum">      41 </span>            :         u32                     npipes;
<span class="lineNum">      42 </span>            :         /* value we track */
<span class="lineNum">      43 </span>            :         u32                     sq_config;
<span class="lineNum">      44 </span>            :         u32                     log_nsamples;
<span class="lineNum">      45 </span>            :         u32                     nsamples;
<span class="lineNum">      46 </span>            :         u32                     cb_color_base_last[8];
<span class="lineNum">      47 </span>            :         struct radeon_bo        *cb_color_bo[8];
<span class="lineNum">      48 </span>            :         u64                     cb_color_bo_mc[8];
<span class="lineNum">      49 </span>            :         u64                     cb_color_bo_offset[8];
<span class="lineNum">      50 </span>            :         struct radeon_bo        *cb_color_frag_bo[8];
<span class="lineNum">      51 </span>            :         u64                     cb_color_frag_offset[8];
<span class="lineNum">      52 </span>            :         struct radeon_bo        *cb_color_tile_bo[8];
<span class="lineNum">      53 </span>            :         u64                     cb_color_tile_offset[8];
<span class="lineNum">      54 </span>            :         u32                     cb_color_mask[8];
<span class="lineNum">      55 </span>            :         u32                     cb_color_info[8];
<span class="lineNum">      56 </span>            :         u32                     cb_color_view[8];
<span class="lineNum">      57 </span>            :         u32                     cb_color_size_idx[8]; /* unused */
<span class="lineNum">      58 </span>            :         u32                     cb_target_mask;
<span class="lineNum">      59 </span>            :         u32                     cb_shader_mask;  /* unused */
<span class="lineNum">      60 </span>            :         bool                    is_resolve;
<span class="lineNum">      61 </span>            :         u32                     cb_color_size[8];
<span class="lineNum">      62 </span>            :         u32                     vgt_strmout_en;
<span class="lineNum">      63 </span>            :         u32                     vgt_strmout_buffer_en;
<span class="lineNum">      64 </span>            :         struct radeon_bo        *vgt_strmout_bo[4];
<span class="lineNum">      65 </span>            :         u64                     vgt_strmout_bo_mc[4]; /* unused */
<span class="lineNum">      66 </span>            :         u32                     vgt_strmout_bo_offset[4];
<span class="lineNum">      67 </span>            :         u32                     vgt_strmout_size[4];
<span class="lineNum">      68 </span>            :         u32                     db_depth_control;
<span class="lineNum">      69 </span>            :         u32                     db_depth_info;
<span class="lineNum">      70 </span>            :         u32                     db_depth_size_idx;
<span class="lineNum">      71 </span>            :         u32                     db_depth_view;
<span class="lineNum">      72 </span>            :         u32                     db_depth_size;
<span class="lineNum">      73 </span>            :         u32                     db_offset;
<span class="lineNum">      74 </span>            :         struct radeon_bo        *db_bo;
<span class="lineNum">      75 </span>            :         u64                     db_bo_mc;
<span class="lineNum">      76 </span>            :         bool                    sx_misc_kill_all_prims;
<span class="lineNum">      77 </span>            :         bool                    cb_dirty;
<span class="lineNum">      78 </span>            :         bool                    db_dirty;
<span class="lineNum">      79 </span>            :         bool                    streamout_dirty;
<span class="lineNum">      80 </span>            :         struct radeon_bo        *htile_bo;
<span class="lineNum">      81 </span>            :         u64                     htile_offset;
<span class="lineNum">      82 </span>            :         u32                     htile_surface;
<span class="lineNum">      83 </span>            : };
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : #define FMT_8_BIT(fmt, vc)   [fmt] = { 1, 1, 1, vc, CHIP_R600 }
<span class="lineNum">      86 </span>            : #define FMT_16_BIT(fmt, vc)  [fmt] = { 1, 1, 2, vc, CHIP_R600 }
<span class="lineNum">      87 </span>            : #define FMT_24_BIT(fmt)      [fmt] = { 1, 1, 4,  0, CHIP_R600 }
<span class="lineNum">      88 </span>            : #define FMT_32_BIT(fmt, vc)  [fmt] = { 1, 1, 4, vc, CHIP_R600 }
<span class="lineNum">      89 </span>            : #define FMT_48_BIT(fmt)      [fmt] = { 1, 1, 8,  0, CHIP_R600 }
<span class="lineNum">      90 </span>            : #define FMT_64_BIT(fmt, vc)  [fmt] = { 1, 1, 8, vc, CHIP_R600 }
<span class="lineNum">      91 </span>            : #define FMT_96_BIT(fmt)      [fmt] = { 1, 1, 12, 0, CHIP_R600 }
<span class="lineNum">      92 </span>            : #define FMT_128_BIT(fmt, vc) [fmt] = { 1, 1, 16,vc, CHIP_R600 }
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            : struct gpu_formats {
<span class="lineNum">      95 </span>            :         unsigned blockwidth;
<span class="lineNum">      96 </span>            :         unsigned blockheight;
<span class="lineNum">      97 </span>            :         unsigned blocksize;
<span class="lineNum">      98 </span>            :         unsigned valid_color;
<span class="lineNum">      99 </span>            :         enum radeon_family min_family;
<span class="lineNum">     100 </span>            : };
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            : static const struct gpu_formats color_formats_table[] = {
<span class="lineNum">     103 </span>            :         /* 8 bit */
<span class="lineNum">     104 </span>            :         FMT_8_BIT(V_038004_COLOR_8, 1),
<span class="lineNum">     105 </span>            :         FMT_8_BIT(V_038004_COLOR_4_4, 1),
<span class="lineNum">     106 </span>            :         FMT_8_BIT(V_038004_COLOR_3_3_2, 1),
<span class="lineNum">     107 </span>            :         FMT_8_BIT(V_038004_FMT_1, 0),
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span>            :         /* 16-bit */
<span class="lineNum">     110 </span>            :         FMT_16_BIT(V_038004_COLOR_16, 1),
<span class="lineNum">     111 </span>            :         FMT_16_BIT(V_038004_COLOR_16_FLOAT, 1),
<span class="lineNum">     112 </span>            :         FMT_16_BIT(V_038004_COLOR_8_8, 1),
<span class="lineNum">     113 </span>            :         FMT_16_BIT(V_038004_COLOR_5_6_5, 1),
<span class="lineNum">     114 </span>            :         FMT_16_BIT(V_038004_COLOR_6_5_5, 1),
<span class="lineNum">     115 </span>            :         FMT_16_BIT(V_038004_COLOR_1_5_5_5, 1),
<span class="lineNum">     116 </span>            :         FMT_16_BIT(V_038004_COLOR_4_4_4_4, 1),
<span class="lineNum">     117 </span>            :         FMT_16_BIT(V_038004_COLOR_5_5_5_1, 1),
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :         /* 24-bit */
<span class="lineNum">     120 </span>            :         FMT_24_BIT(V_038004_FMT_8_8_8),
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span>            :         /* 32-bit */
<span class="lineNum">     123 </span>            :         FMT_32_BIT(V_038004_COLOR_32, 1),
<span class="lineNum">     124 </span>            :         FMT_32_BIT(V_038004_COLOR_32_FLOAT, 1),
<span class="lineNum">     125 </span>            :         FMT_32_BIT(V_038004_COLOR_16_16, 1),
<span class="lineNum">     126 </span>            :         FMT_32_BIT(V_038004_COLOR_16_16_FLOAT, 1),
<span class="lineNum">     127 </span>            :         FMT_32_BIT(V_038004_COLOR_8_24, 1),
<span class="lineNum">     128 </span>            :         FMT_32_BIT(V_038004_COLOR_8_24_FLOAT, 1),
<span class="lineNum">     129 </span>            :         FMT_32_BIT(V_038004_COLOR_24_8, 1),
<span class="lineNum">     130 </span>            :         FMT_32_BIT(V_038004_COLOR_24_8_FLOAT, 1),
<span class="lineNum">     131 </span>            :         FMT_32_BIT(V_038004_COLOR_10_11_11, 1),
<span class="lineNum">     132 </span>            :         FMT_32_BIT(V_038004_COLOR_10_11_11_FLOAT, 1),
<span class="lineNum">     133 </span>            :         FMT_32_BIT(V_038004_COLOR_11_11_10, 1),
<span class="lineNum">     134 </span>            :         FMT_32_BIT(V_038004_COLOR_11_11_10_FLOAT, 1),
<span class="lineNum">     135 </span>            :         FMT_32_BIT(V_038004_COLOR_2_10_10_10, 1),
<span class="lineNum">     136 </span>            :         FMT_32_BIT(V_038004_COLOR_8_8_8_8, 1),
<span class="lineNum">     137 </span>            :         FMT_32_BIT(V_038004_COLOR_10_10_10_2, 1),
<span class="lineNum">     138 </span>            :         FMT_32_BIT(V_038004_FMT_5_9_9_9_SHAREDEXP, 0),
<span class="lineNum">     139 </span>            :         FMT_32_BIT(V_038004_FMT_32_AS_8, 0),
<span class="lineNum">     140 </span>            :         FMT_32_BIT(V_038004_FMT_32_AS_8_8, 0),
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            :         /* 48-bit */
<span class="lineNum">     143 </span>            :         FMT_48_BIT(V_038004_FMT_16_16_16),
<span class="lineNum">     144 </span>            :         FMT_48_BIT(V_038004_FMT_16_16_16_FLOAT),
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            :         /* 64-bit */
<span class="lineNum">     147 </span>            :         FMT_64_BIT(V_038004_COLOR_X24_8_32_FLOAT, 1),
<span class="lineNum">     148 </span>            :         FMT_64_BIT(V_038004_COLOR_32_32, 1),
<span class="lineNum">     149 </span>            :         FMT_64_BIT(V_038004_COLOR_32_32_FLOAT, 1),
<span class="lineNum">     150 </span>            :         FMT_64_BIT(V_038004_COLOR_16_16_16_16, 1),
<span class="lineNum">     151 </span>            :         FMT_64_BIT(V_038004_COLOR_16_16_16_16_FLOAT, 1),
<span class="lineNum">     152 </span>            : 
<span class="lineNum">     153 </span>            :         FMT_96_BIT(V_038004_FMT_32_32_32),
<span class="lineNum">     154 </span>            :         FMT_96_BIT(V_038004_FMT_32_32_32_FLOAT),
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            :         /* 128-bit */
<span class="lineNum">     157 </span>            :         FMT_128_BIT(V_038004_COLOR_32_32_32_32, 1),
<span class="lineNum">     158 </span>            :         FMT_128_BIT(V_038004_COLOR_32_32_32_32_FLOAT, 1),
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span>            :         [V_038004_FMT_GB_GR] = { 2, 1, 4, 0 },
<span class="lineNum">     161 </span>            :         [V_038004_FMT_BG_RG] = { 2, 1, 4, 0 },
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            :         /* block compressed formats */
<span class="lineNum">     164 </span>            :         [V_038004_FMT_BC1] = { 4, 4, 8, 0 },
<span class="lineNum">     165 </span>            :         [V_038004_FMT_BC2] = { 4, 4, 16, 0 },
<span class="lineNum">     166 </span>            :         [V_038004_FMT_BC3] = { 4, 4, 16, 0 },
<span class="lineNum">     167 </span>            :         [V_038004_FMT_BC4] = { 4, 4, 8, 0 },
<span class="lineNum">     168 </span>            :         [V_038004_FMT_BC5] = { 4, 4, 16, 0},
<span class="lineNum">     169 </span>            :         [V_038004_FMT_BC6] = { 4, 4, 16, 0, CHIP_CEDAR}, /* Evergreen-only */
<span class="lineNum">     170 </span>            :         [V_038004_FMT_BC7] = { 4, 4, 16, 0, CHIP_CEDAR}, /* Evergreen-only */
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            :         /* The other Evergreen formats */
<span class="lineNum">     173 </span>            :         [V_038004_FMT_32_AS_32_32_32_32] = { 1, 1, 4, 0, CHIP_CEDAR},
<a name="174"><span class="lineNum">     174 </span>            : };</a>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 : bool r600_fmt_is_valid_color(u32 format)</span>
<span class="lineNum">     177 </span>            : {
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         if (format &gt;= ARRAY_SIZE(color_formats_table))</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         if (color_formats_table[format].valid_color)</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span><span class="lineNoCov">          0 : bool r600_fmt_is_valid_texture(u32 format, enum radeon_family family)</span>
<span class="lineNum">     188 </span>            : {
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         if (format &gt;= ARRAY_SIZE(color_formats_table))</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         if (family &lt; color_formats_table[format].min_family)</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         if (color_formats_table[format].blockwidth &gt; 0)</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span><span class="lineNoCov">          0 : int r600_fmt_get_blocksize(u32 format)</span>
<span class="lineNum">     202 </span>            : {
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         if (format &gt;= ARRAY_SIZE(color_formats_table))</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         return color_formats_table[format].blocksize;</span>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 : int r600_fmt_get_nblocksx(u32 format, u32 w)</span>
<span class="lineNum">     210 </span>            : {
<span class="lineNum">     211 </span>            :         unsigned bw;
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         if (format &gt;= ARRAY_SIZE(color_formats_table))</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     215 </span>            : 
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         bw = color_formats_table[format].blockwidth;</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         if (bw == 0)</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     219 </span>            : 
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         return (w + bw - 1) / bw;</span>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span><span class="lineNoCov">          0 : int r600_fmt_get_nblocksy(u32 format, u32 h)</span>
<span class="lineNum">     224 </span>            : {
<span class="lineNum">     225 </span>            :         unsigned bh;
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         if (format &gt;= ARRAY_SIZE(color_formats_table))</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         bh = color_formats_table[format].blockheight;</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (bh == 0)</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         return (h + bh - 1) / bh;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            : struct array_mode_checker {
<span class="lineNum">     238 </span>            :         int array_mode;
<span class="lineNum">     239 </span>            :         u32 group_size;
<span class="lineNum">     240 </span>            :         u32 nbanks;
<span class="lineNum">     241 </span>            :         u32 npipes;
<span class="lineNum">     242 </span>            :         u32 nsamples;
<span class="lineNum">     243 </span>            :         u32 blocksize;
<span class="lineNum">     244 </span>            : };
<a name="245"><span class="lineNum">     245 </span>            : </a>
<span class="lineNum">     246 </span>            : /* returns alignment in pixels for pitch/height/depth and bytes for base */
<span class="lineNum">     247 </span><span class="lineNoCov">          0 : static int r600_get_array_mode_alignment(struct array_mode_checker *values,</span>
<span class="lineNum">     248 </span>            :                                                 u32 *pitch_align,
<span class="lineNum">     249 </span>            :                                                 u32 *height_align,
<span class="lineNum">     250 </span>            :                                                 u32 *depth_align,
<span class="lineNum">     251 </span>            :                                                 u64 *base_align)
<span class="lineNum">     252 </span>            : {
<span class="lineNum">     253 </span>            :         u32 tile_width = 8;
<span class="lineNum">     254 </span>            :         u32 tile_height = 8;
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         u32 macro_tile_width = values-&gt;nbanks;</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         u32 macro_tile_height = values-&gt;npipes;</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         u32 tile_bytes = tile_width * tile_height * values-&gt;blocksize * values-&gt;nsamples;</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         u32 macro_tile_bytes = macro_tile_width * macro_tile_height * tile_bytes;</span>
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         switch (values-&gt;array_mode) {</span>
<span class="lineNum">     261 </span>            :         case ARRAY_LINEAR_GENERAL:
<span class="lineNum">     262 </span>            :                 /* technically tile_width/_height for pitch/height */
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 *pitch_align = 1; /* tile_width */</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 *height_align = 1; /* tile_height */</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 *depth_align = 1;</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 *base_align = 1;</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     268 </span>            :         case ARRAY_LINEAR_ALIGNED:
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 *pitch_align = max((u32)64, (u32)(values-&gt;group_size / values-&gt;blocksize));</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 *height_align = 1;</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 *depth_align = 1;</span>
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 *base_align = values-&gt;group_size;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     274 </span>            :         case ARRAY_1D_TILED_THIN1:
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 *pitch_align = max((u32)tile_width,</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                                    (u32)(values-&gt;group_size /</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                                          (tile_height * values-&gt;blocksize * values-&gt;nsamples)));</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 *height_align = tile_height;</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 *depth_align = 1;</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 *base_align = values-&gt;group_size;</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     282 </span>            :         case ARRAY_2D_TILED_THIN1:
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 *pitch_align = max((u32)macro_tile_width * tile_width,</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                                 (u32)((values-&gt;group_size * values-&gt;nbanks) /</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                                 (values-&gt;blocksize * values-&gt;nsamples * tile_width)));</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 *height_align = macro_tile_height * tile_height;</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 *depth_align = 1;</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 *base_align = max(macro_tile_bytes,</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                                   (*pitch_align) * values-&gt;blocksize * (*height_align) * values-&gt;nsamples);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     291 </span>            :         default:
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     293 </span>            :         }
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 : static void r600_cs_track_init(struct r600_cs_track *track)</span>
<span class="lineNum">     299 </span>            : {
<span class="lineNum">     300 </span>            :         int i;
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span>            :         /* assume DX9 mode */
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         track-&gt;sq_config = DX9_CONSTS;</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++) {</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_base_last[i] = 0;</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_size[i] = 0;</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_size_idx[i] = 0;</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_info[i] = 0;</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_view[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo[i] = NULL;</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_offset[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_mc[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_frag_bo[i] = NULL;</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_frag_offset[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_tile_bo[i] = NULL;</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_tile_offset[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_mask[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     318 </span>            :         }
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         track-&gt;is_resolve = false;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         track-&gt;nsamples = 16;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         track-&gt;log_nsamples = 4;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         track-&gt;cb_target_mask = 0xFFFFFFFF;</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         track-&gt;cb_shader_mask = 0xFFFFFFFF;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         track-&gt;cb_dirty = true;</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         track-&gt;db_bo = NULL;</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         track-&gt;db_bo_mc = 0xFFFFFFFF;</span>
<span class="lineNum">     327 </span>            :         /* assume the biggest format and that htile is enabled */
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_info = 7 | (1 &lt;&lt; 25);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_view = 0xFFFFC000;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_size = 0xFFFFFFFF;</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_size_idx = 0;</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_control = 0xFFFFFFFF;</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         track-&gt;db_dirty = true;</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         track-&gt;htile_bo = NULL;</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         track-&gt;htile_offset = 0xFFFFFFFF;</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         track-&gt;htile_surface = 0;</span>
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_size[i] = 0;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo[i] = NULL;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo_offset[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo_mc[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     343 </span>            :         }
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         track-&gt;streamout_dirty = true;</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         track-&gt;sx_misc_kill_all_prims = false;</span>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span><span class="lineNoCov">          0 : static int r600_cs_track_validate_cb(struct radeon_cs_parser *p, int i)</span>
<span class="lineNum">     349 </span>            : {
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         struct r600_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     351 </span>            :         u32 slice_tile_max, size, tmp;
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         u32 height, height_align, pitch, pitch_align, depth_align;</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         u64 base_offset, base_align;</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         struct array_mode_checker array_check;</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         volatile u32 *ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     356 </span>            :         unsigned array_mode;
<span class="lineNum">     357 </span>            :         u32 format;
<span class="lineNum">     358 </span>            :         /* When resolve is used, the second colorbuffer has always 1 sample. */
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         unsigned nsamples = track-&gt;is_resolve &amp;&amp; i == 1 ? 1 : track-&gt;nsamples;</span>
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         size = radeon_bo_size(track-&gt;cb_color_bo[i]) - track-&gt;cb_color_bo_offset[i];</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         format = G_0280A0_FORMAT(track-&gt;cb_color_info[i]);</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         if (!r600_fmt_is_valid_color(format)) {</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb invalid format %d for %d (0x%08X)\n&quot;,</span>
<span class="lineNum">     365 </span>            :                          __func__, __LINE__, format,
<span class="lineNum">     366 </span>            :                         i, track-&gt;cb_color_info[i]);
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     368 </span>            :         }
<span class="lineNum">     369 </span>            :         /* pitch in pixels */
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         pitch = (G_028060_PITCH_TILE_MAX(track-&gt;cb_color_size[i]) + 1) * 8;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         slice_tile_max = G_028060_SLICE_TILE_MAX(track-&gt;cb_color_size[i]) + 1;</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         slice_tile_max *= 64;</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         height = slice_tile_max / pitch;</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         if (height &gt; 8192)</span>
<span class="lineNum">     375 </span>            :                 height = 8192;
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         array_mode = G_0280A0_ARRAY_MODE(track-&gt;cb_color_info[i]);</span>
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         base_offset = track-&gt;cb_color_bo_mc[i] + track-&gt;cb_color_bo_offset[i];</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         array_check.array_mode = array_mode;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         array_check.group_size = track-&gt;group_size;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         array_check.nbanks = track-&gt;nbanks;</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         array_check.npipes = track-&gt;npipes;</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         array_check.nsamples = nsamples;</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         array_check.blocksize = r600_fmt_get_blocksize(format);</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         if (r600_get_array_mode_alignment(&amp;array_check,</span>
<span class="lineNum">     386 </span>            :                                           &amp;pitch_align, &amp;height_align, &amp;depth_align, &amp;base_align)) {
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s invalid tiling %d for %d (0x%08X)\n&quot;, __func__,</span>
<span class="lineNum">     388 </span>            :                          G_0280A0_ARRAY_MODE(track-&gt;cb_color_info[i]), i,
<span class="lineNum">     389 </span>            :                          track-&gt;cb_color_info[i]);
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     391 </span>            :         }
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         switch (array_mode) {</span>
<span class="lineNum">     393 </span>            :         case V_0280A0_ARRAY_LINEAR_GENERAL:
<span class="lineNum">     394 </span>            :                 break;
<span class="lineNum">     395 </span>            :         case V_0280A0_ARRAY_LINEAR_ALIGNED:
<span class="lineNum">     396 </span>            :                 break;
<span class="lineNum">     397 </span>            :         case V_0280A0_ARRAY_1D_TILED_THIN1:
<span class="lineNum">     398 </span>            :                 /* avoid breaking userspace */
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 if (height &gt; 7)</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                         height &amp;= ~0x7;</span>
<span class="lineNum">     401 </span>            :                 break;
<span class="lineNum">     402 </span>            :         case V_0280A0_ARRAY_2D_TILED_THIN1:
<span class="lineNum">     403 </span>            :                 break;
<span class="lineNum">     404 </span>            :         default:
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s invalid tiling %d for %d (0x%08X)\n&quot;, __func__,</span>
<span class="lineNum">     406 </span>            :                         G_0280A0_ARRAY_MODE(track-&gt;cb_color_info[i]), i,
<span class="lineNum">     407 </span>            :                         track-&gt;cb_color_info[i]);
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     409 </span>            :         }
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         if (!IS_ALIGNED(pitch, pitch_align)) {</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb pitch (%d, 0x%x, %d) invalid\n&quot;,</span>
<span class="lineNum">     413 </span>            :                          __func__, __LINE__, pitch, pitch_align, array_mode);
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     415 </span>            :         }
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         if (!IS_ALIGNED(height, height_align)) {</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb height (%d, 0x%x, %d) invalid\n&quot;,</span>
<span class="lineNum">     418 </span>            :                          __func__, __LINE__, height, height_align, array_mode);
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     420 </span>            :         }
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         if (!IS_ALIGNED(base_offset, base_align)) {</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s offset[%d] 0x%llx 0x%llx, %d not aligned\n&quot;, __func__, i,</span>
<span class="lineNum">     423 </span>            :                          base_offset, base_align, array_mode);
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     425 </span>            :         }
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span>            :         /* check offset */
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         tmp = r600_fmt_get_nblocksy(format, height) * r600_fmt_get_nblocksx(format, pitch) *</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :               r600_fmt_get_blocksize(format) * nsamples;</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         switch (array_mode) {</span>
<span class="lineNum">     431 </span>            :         default:
<span class="lineNum">     432 </span>            :         case V_0280A0_ARRAY_LINEAR_GENERAL:
<span class="lineNum">     433 </span>            :         case V_0280A0_ARRAY_LINEAR_ALIGNED:
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 tmp += track-&gt;cb_color_view[i] &amp; 0xFF;</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     436 </span>            :         case V_0280A0_ARRAY_1D_TILED_THIN1:
<span class="lineNum">     437 </span>            :         case V_0280A0_ARRAY_2D_TILED_THIN1:
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 tmp += G_028080_SLICE_MAX(track-&gt;cb_color_view[i]) * tmp;</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     440 </span>            :         }
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         if ((tmp + track-&gt;cb_color_bo_offset[i]) &gt; radeon_bo_size(track-&gt;cb_color_bo[i])) {</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 if (array_mode == V_0280A0_ARRAY_LINEAR_GENERAL) {</span>
<span class="lineNum">     443 </span>            :                         /* the initial DDX does bad things with the CB size occasionally */
<span class="lineNum">     444 </span>            :                         /* it rounds up height too far for slice tile max but the BO is smaller */
<span class="lineNum">     445 </span>            :                         /* r600c,g also seem to flush at bad times in some apps resulting in
<span class="lineNum">     446 </span>            :                          * bogus values here. So for linear just allow anything to avoid breaking
<span class="lineNum">     447 </span>            :                          * broken userspace.
<span class="lineNum">     448 </span>            :                          */
<span class="lineNum">     449 </span>            :                 } else {
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s offset[%d] %d %llu %d %lu too big (%d %d) (%d %d %d)\n&quot;,</span>
<span class="lineNum">     451 </span>            :                                  __func__, i, array_mode,
<span class="lineNum">     452 </span>            :                                  track-&gt;cb_color_bo_offset[i], tmp,
<span class="lineNum">     453 </span>            :                                  radeon_bo_size(track-&gt;cb_color_bo[i]),
<span class="lineNum">     454 </span>            :                                  pitch, height, r600_fmt_get_nblocksx(format, pitch),
<span class="lineNum">     455 </span>            :                                  r600_fmt_get_nblocksy(format, height),
<span class="lineNum">     456 </span>            :                                  r600_fmt_get_blocksize(format));
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     458 </span>            :                 }
<span class="lineNum">     459 </span>            :         }
<span class="lineNum">     460 </span>            :         /* limit max tile */
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :         tmp = (height * pitch) &gt;&gt; 6;</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         if (tmp &lt; slice_tile_max)</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 slice_tile_max = tmp;</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         tmp = S_028060_PITCH_TILE_MAX((pitch / 8) - 1) |</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                 S_028060_SLICE_TILE_MAX(slice_tile_max - 1);</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         ib[track-&gt;cb_color_size_idx[i]] = tmp;</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            :         /* FMASK/CMASK */
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         switch (G_0280A0_TILE_MODE(track-&gt;cb_color_info[i])) {</span>
<span class="lineNum">     470 </span>            :         case V_0280A0_TILE_DISABLE:
<span class="lineNum">     471 </span>            :                 break;
<span class="lineNum">     472 </span>            :         case V_0280A0_FRAG_ENABLE:
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 if (track-&gt;nsamples &gt; 1) {</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                         uint32_t tile_max = G_028100_FMASK_TILE_MAX(track-&gt;cb_color_mask[i]);</span>
<span class="lineNum">     475 </span>            :                         /* the tile size is 8x8, but the size is in units of bits.
<span class="lineNum">     476 </span>            :                          * for bytes, do just * 8. */
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                         uint32_t bytes = track-&gt;nsamples * track-&gt;log_nsamples * 8 * (tile_max + 1);</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                         if (bytes + track-&gt;cb_color_frag_offset[i] &gt;</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                             radeon_bo_size(track-&gt;cb_color_frag_bo[i])) {</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;%s FMASK_TILE_MAX too large &quot;</span>
<span class="lineNum">     482 </span>            :                                          &quot;(tile_max=%u, bytes=%u, offset=%llu, bo_size=%lu)\n&quot;,
<span class="lineNum">     483 </span>            :                                          __func__, tile_max, bytes,
<span class="lineNum">     484 </span>            :                                          track-&gt;cb_color_frag_offset[i],
<span class="lineNum">     485 </span>            :                                          radeon_bo_size(track-&gt;cb_color_frag_bo[i]));
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">     487 </span>            :                         }
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     489 </span>            :                 /* fall through */
<span class="lineNum">     490 </span>            :         case V_0280A0_CLEAR_ENABLE:
<span class="lineNum">     491 </span>            :         {
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 uint32_t block_max = G_028100_CMASK_BLOCK_MAX(track-&gt;cb_color_mask[i]);</span>
<span class="lineNum">     493 </span>            :                 /* One block = 128x128 pixels, one 8x8 tile has 4 bits..
<span class="lineNum">     494 </span>            :                  * (128*128) / (8*8) / 2 = 128 bytes per block. */
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 uint32_t bytes = (block_max + 1) * 128;</span>
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 if (bytes + track-&gt;cb_color_tile_offset[i] &gt;</span>
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                     radeon_bo_size(track-&gt;cb_color_tile_bo[i])) {</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s CMASK_BLOCK_MAX too large &quot;</span>
<span class="lineNum">     500 </span>            :                                  &quot;(block_max=%u, bytes=%u, offset=%llu, bo_size=%lu)\n&quot;,
<span class="lineNum">     501 </span>            :                                  __func__, block_max, bytes,
<span class="lineNum">     502 </span>            :                                  track-&gt;cb_color_tile_offset[i],
<span class="lineNum">     503 </span>            :                                  radeon_bo_size(track-&gt;cb_color_tile_bo[i]));
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     505 </span>            :                 }
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     507 </span>            :         }
<span class="lineNum">     508 </span>            :         default:
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s invalid tile mode\n&quot;, __func__);</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     511 </span>            :         }
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 : static int r600_cs_track_validate_db(struct radeon_cs_parser *p)</span>
<span class="lineNum">     516 </span>            : {
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :         struct r600_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     518 </span>            :         u32 nviews, bpe, ntiles, size, slice_tile_max, tmp;
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         u32 height_align, pitch_align, depth_align;</span>
<span class="lineNum">     520 </span>            :         u32 pitch = 8192;
<span class="lineNum">     521 </span>            :         u32 height = 8192;
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :         u64 base_offset, base_align;</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         struct array_mode_checker array_check;</span>
<span class="lineNum">     524 </span>            :         int array_mode;
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         volatile u32 *ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         if (track-&gt;db_bo == NULL) {</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;z/stencil with no depth buffer\n&quot;);</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     531 </span>            :         }
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         switch (G_028010_FORMAT(track-&gt;db_depth_info)) {</span>
<span class="lineNum">     533 </span>            :         case V_028010_DEPTH_16:
<span class="lineNum">     534 </span>            :                 bpe = 2;
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     536 </span>            :         case V_028010_DEPTH_X8_24:
<span class="lineNum">     537 </span>            :         case V_028010_DEPTH_8_24:
<span class="lineNum">     538 </span>            :         case V_028010_DEPTH_X8_24_FLOAT:
<span class="lineNum">     539 </span>            :         case V_028010_DEPTH_8_24_FLOAT:
<span class="lineNum">     540 </span>            :         case V_028010_DEPTH_32_FLOAT:
<span class="lineNum">     541 </span>            :                 bpe = 4;
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     543 </span>            :         case V_028010_DEPTH_X24_8_32_FLOAT:
<span class="lineNum">     544 </span>            :                 bpe = 8;
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     546 </span>            :         default:
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;z/stencil with invalid format %d\n&quot;, G_028010_FORMAT(track-&gt;db_depth_info));</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     549 </span>            :         }
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         if ((track-&gt;db_depth_size &amp; 0xFFFFFC00) == 0xFFFFFC00) {</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 if (!track-&gt;db_depth_size_idx) {</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;z/stencil buffer size not set\n&quot;);</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     554 </span>            :                 }
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 tmp = radeon_bo_size(track-&gt;db_bo) - track-&gt;db_offset;</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 tmp = (tmp / bpe) &gt;&gt; 6;</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 if (!tmp) {</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;z/stencil buffer too small (0x%08X %d %d %ld)\n&quot;,</span>
<span class="lineNum">     559 </span>            :                                         track-&gt;db_depth_size, bpe, track-&gt;db_offset,
<span class="lineNum">     560 </span>            :                                         radeon_bo_size(track-&gt;db_bo));
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     562 </span>            :                 }
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 ib[track-&gt;db_depth_size_idx] = S_028000_SLICE_TILE_MAX(tmp - 1) | (track-&gt;db_depth_size &amp; 0x3FF);</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 size = radeon_bo_size(track-&gt;db_bo);</span>
<span class="lineNum">     566 </span>            :                 /* pitch in pixels */
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 pitch = (G_028000_PITCH_TILE_MAX(track-&gt;db_depth_size) + 1) * 8;</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 slice_tile_max = G_028000_SLICE_TILE_MAX(track-&gt;db_depth_size) + 1;</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 slice_tile_max *= 64;</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :                 height = slice_tile_max / pitch;</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 if (height &gt; 8192)</span>
<span class="lineNum">     572 </span>            :                         height = 8192;
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 base_offset = track-&gt;db_bo_mc + track-&gt;db_offset;</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 array_mode = G_028010_ARRAY_MODE(track-&gt;db_depth_info);</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 array_check.array_mode = array_mode;</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 array_check.group_size = track-&gt;group_size;</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 array_check.nbanks = track-&gt;nbanks;</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 array_check.npipes = track-&gt;npipes;</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 array_check.nsamples = track-&gt;nsamples;</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 array_check.blocksize = bpe;</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :                 if (r600_get_array_mode_alignment(&amp;array_check,</span>
<span class="lineNum">     582 </span>            :                                         &amp;pitch_align, &amp;height_align, &amp;depth_align, &amp;base_align)) {
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s invalid tiling %d (0x%08X)\n&quot;, __func__,</span>
<span class="lineNum">     584 </span>            :                                         G_028010_ARRAY_MODE(track-&gt;db_depth_info),
<span class="lineNum">     585 </span>            :                                         track-&gt;db_depth_info);
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     587 </span>            :                 }
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 switch (array_mode) {</span>
<span class="lineNum">     589 </span>            :                 case V_028010_ARRAY_1D_TILED_THIN1:
<span class="lineNum">     590 </span>            :                         /* don't break userspace */
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                         height &amp;= ~0x7;</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     593 </span>            :                 case V_028010_ARRAY_2D_TILED_THIN1:
<span class="lineNum">     594 </span>            :                         break;
<span class="lineNum">     595 </span>            :                 default:
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s invalid tiling %d (0x%08X)\n&quot;, __func__,</span>
<span class="lineNum">     597 </span>            :                                         G_028010_ARRAY_MODE(track-&gt;db_depth_info),
<span class="lineNum">     598 </span>            :                                         track-&gt;db_depth_info);
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     600 </span>            :                 }
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 if (!IS_ALIGNED(pitch, pitch_align)) {</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d db pitch (%d, 0x%x, %d) invalid\n&quot;,</span>
<span class="lineNum">     604 </span>            :                                         __func__, __LINE__, pitch, pitch_align, array_mode);
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     606 </span>            :                 }
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 if (!IS_ALIGNED(height, height_align)) {</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d db height (%d, 0x%x, %d) invalid\n&quot;,</span>
<span class="lineNum">     609 </span>            :                                         __func__, __LINE__, height, height_align, array_mode);
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     611 </span>            :                 }
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 if (!IS_ALIGNED(base_offset, base_align)) {</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s offset 0x%llx, 0x%llx, %d not aligned\n&quot;, __func__,</span>
<span class="lineNum">     614 </span>            :                                         base_offset, base_align, array_mode);
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     616 </span>            :                 }
<span class="lineNum">     617 </span>            : 
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 ntiles = G_028000_SLICE_TILE_MAX(track-&gt;db_depth_size) + 1;</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 nviews = G_028004_SLICE_MAX(track-&gt;db_depth_view) + 1;</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 tmp = ntiles * bpe * 64 * nviews * track-&gt;nsamples;</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 if ((tmp + track-&gt;db_offset) &gt; radeon_bo_size(track-&gt;db_bo)) {</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;z/stencil buffer (%d) too small (0x%08X %d %d %d -&gt; %u have %lu)\n&quot;,</span>
<span class="lineNum">     623 </span>            :                                         array_mode,
<span class="lineNum">     624 </span>            :                                         track-&gt;db_depth_size, ntiles, nviews, bpe, tmp + track-&gt;db_offset,
<span class="lineNum">     625 </span>            :                                         radeon_bo_size(track-&gt;db_bo));
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     627 </span>            :                 }
<span class="lineNum">     628 </span>            :         }
<span class="lineNum">     629 </span>            : 
<span class="lineNum">     630 </span>            :         /* hyperz */
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         if (G_028010_TILE_SURFACE_ENABLE(track-&gt;db_depth_info)) {</span>
<span class="lineNum">     632 </span>            :                 unsigned long size;
<span class="lineNum">     633 </span>            :                 unsigned nbx, nby;
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :                 if (track-&gt;htile_bo == NULL) {</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d htile enabled without htile surface 0x%08x\n&quot;,</span>
<span class="lineNum">     637 </span>            :                                  __func__, __LINE__, track-&gt;db_depth_info);
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     639 </span>            :                 }
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 if ((track-&gt;db_depth_size &amp; 0xFFFFFC00) == 0xFFFFFC00) {</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d htile can't be enabled with bogus db_depth_size 0x%08x\n&quot;,</span>
<span class="lineNum">     642 </span>            :                                  __func__, __LINE__, track-&gt;db_depth_size);
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     644 </span>            :                 }
<span class="lineNum">     645 </span>            : 
<span class="lineNum">     646 </span>            :                 nbx = pitch;
<span class="lineNum">     647 </span>            :                 nby = height;
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 if (G_028D24_LINEAR(track-&gt;htile_surface)) {</span>
<span class="lineNum">     649 </span>            :                         /* nbx must be 16 htiles aligned == 16 * 8 pixel aligned */
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         nbx = round_up(nbx, 16 * 8);</span>
<span class="lineNum">     651 </span>            :                         /* nby is npipes htiles aligned == npipes * 8 pixel aligned */
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                         nby = round_up(nby, track-&gt;npipes * 8);</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     654 </span>            :                         /* always assume 8x8 htile */
<span class="lineNum">     655 </span>            :                         /* align is htile align * 8, htile align vary according to
<span class="lineNum">     656 </span>            :                          * number of pipe and tile width and nby
<span class="lineNum">     657 </span>            :                          */
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :                         switch (track-&gt;npipes) {</span>
<span class="lineNum">     659 </span>            :                         case 8:
<span class="lineNum">     660 </span>            :                                 /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                                 nbx = round_up(nbx, 64 * 8);</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                                 nby = round_up(nby, 64 * 8);</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     664 </span>            :                         case 4:
<span class="lineNum">     665 </span>            :                                 /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                                 nbx = round_up(nbx, 64 * 8);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                                 nby = round_up(nby, 32 * 8);</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     669 </span>            :                         case 2:
<span class="lineNum">     670 </span>            :                                 /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                                 nbx = round_up(nbx, 32 * 8);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                                 nby = round_up(nby, 32 * 8);</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     674 </span>            :                         case 1:
<span class="lineNum">     675 </span>            :                                 /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :                                 nbx = round_up(nbx, 32 * 8);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                                 nby = round_up(nby, 16 * 8);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     679 </span>            :                         default:
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;%s:%d invalid num pipes %d\n&quot;,</span>
<span class="lineNum">     681 </span>            :                                          __func__, __LINE__, track-&gt;npipes);
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">     683 </span>            :                         }
<span class="lineNum">     684 </span>            :                 }
<span class="lineNum">     685 </span>            :                 /* compute number of htile */
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 nbx = nbx &gt;&gt; 3;</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 nby = nby &gt;&gt; 3;</span>
<span class="lineNum">     688 </span>            :                 /* size must be aligned on npipes * 2K boundary */
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :                 size = roundup(nbx * nby * 4, track-&gt;npipes * (2 &lt;&lt; 10));</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 size += track-&gt;htile_offset;</span>
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 if (size &gt; radeon_bo_size(track-&gt;htile_bo)) {</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d htile surface too small %ld for %ld (%d %d)\n&quot;,</span>
<span class="lineNum">     694 </span>            :                                  __func__, __LINE__, radeon_bo_size(track-&gt;htile_bo),
<span class="lineNum">     695 </span>            :                                  size, nbx, nby);
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     697 </span>            :                 }
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     699 </span>            : 
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         track-&gt;db_dirty = false;</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineNoCov">          0 : static int r600_cs_track_check(struct radeon_cs_parser *p)</span>
<span class="lineNum">     705 </span>            : {
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         struct r600_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     707 </span>            :         u32 tmp;
<span class="lineNum">     708 </span>            :         int r, i;
<span class="lineNum">     709 </span>            : 
<span class="lineNum">     710 </span>            :         /* on legacy kernel we don't perform advanced check */
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         if (p-&gt;rdev == NULL)</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span>            :         /* check streamout */
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         if (track-&gt;streamout_dirty &amp;&amp; track-&gt;vgt_strmout_en) {</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                         if (track-&gt;vgt_strmout_buffer_en &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                                 if (track-&gt;vgt_strmout_bo[i]) {</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                                         u64 offset = (u64)track-&gt;vgt_strmout_bo_offset[i] +</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                                                 (u64)track-&gt;vgt_strmout_size[i];</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                                         if (offset &gt; radeon_bo_size(track-&gt;vgt_strmout_bo[i])) {</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                                                 DRM_ERROR(&quot;streamout %d bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">     723 </span>            :                                                           i, offset,
<span class="lineNum">     724 </span>            :                                                           radeon_bo_size(track-&gt;vgt_strmout_bo[i]));
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                                                 return -EINVAL;</span>
<span class="lineNum">     726 </span>            :                                         }
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;No buffer for streamout %d\n&quot;, i);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">     730 </span>            :                                 }
<span class="lineNum">     731 </span>            :                         }
<span class="lineNum">     732 </span>            :                 }
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = false;</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         if (track-&gt;sx_misc_kill_all_prims)</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     738 </span>            : 
<span class="lineNum">     739 </span>            :         /* check that we have a cb for each enabled target, we don't check
<span class="lineNum">     740 </span>            :          * shader_mask because it seems mesa isn't always setting it :(
<span class="lineNum">     741 </span>            :          */
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         if (track-&gt;cb_dirty) {</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 tmp = track-&gt;cb_target_mask;</span>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span>            :                 /* We must check both colorbuffers for RESOLVE. */
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 if (track-&gt;is_resolve) {</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                         tmp |= 0xff;</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 8; i++) {</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :                         u32 format = G_0280A0_FORMAT(track-&gt;cb_color_info[i]);</span>
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                         if (format != V_0280A0_COLOR_INVALID &amp;&amp;</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                             (tmp &gt;&gt; (i * 4)) &amp; 0xF) {</span>
<span class="lineNum">     755 </span>            :                                 /* at least one component is enabled */
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                                 if (track-&gt;cb_color_bo[i] == NULL) {</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;%s:%d mask 0x%08X | 0x%08X no cb for %d\n&quot;,</span>
<span class="lineNum">     758 </span>            :                                                 __func__, __LINE__, track-&gt;cb_target_mask, track-&gt;cb_shader_mask, i);
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">     760 </span>            :                                 }
<span class="lineNum">     761 </span>            :                                 /* perform rewrite of CB_COLOR[0-7]_SIZE */
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                                 r = r600_cs_track_validate_cb(p, i);</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                                 if (r)</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                                         return r;</span>
<span class="lineNum">     765 </span>            :                         }
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = false;</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     769 </span>            : 
<span class="lineNum">     770 </span>            :         /* Check depth buffer */
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         if (track-&gt;db_dirty &amp;&amp;</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :             G_028010_FORMAT(track-&gt;db_depth_info) != V_028010_DEPTH_INVALID &amp;&amp;</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :             (G_028800_STENCIL_ENABLE(track-&gt;db_depth_control) ||</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :              G_028800_Z_ENABLE(track-&gt;db_depth_control))) {</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 r = r600_cs_track_validate_db(p);</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     778 </span>            :         }
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span>            : /**
<span class="lineNum">     784 </span>            :  * r600_cs_packet_parse_vline() - parse userspace VLINE packet
<span class="lineNum">     785 </span>            :  * @parser:             parser structure holding parsing context.
<span class="lineNum">     786 </span>            :  *
<span class="lineNum">     787 </span>            :  * This is an R600-specific function for parsing VLINE packets.
<span class="lineNum">     788 </span>            :  * Real work is done by r600_cs_common_vline_parse function.
<span class="lineNum">     789 </span>            :  * Here we just set up ASIC-specific register table and call
<a name="790"><span class="lineNum">     790 </span>            :  * the common implementation function.</a>
<span class="lineNum">     791 </span>            :  */
<span class="lineNum">     792 </span><span class="lineNoCov">          0 : static int r600_cs_packet_parse_vline(struct radeon_cs_parser *p)</span>
<span class="lineNum">     793 </span>            : {
<span class="lineNum">     794 </span>            :         static uint32_t vline_start_end[2] = {AVIVO_D1MODE_VLINE_START_END,
<span class="lineNum">     795 </span>            :                                               AVIVO_D2MODE_VLINE_START_END};
<span class="lineNum">     796 </span>            :         static uint32_t vline_status[2] = {AVIVO_D1MODE_VLINE_STATUS,
<span class="lineNum">     797 </span>            :                                            AVIVO_D2MODE_VLINE_STATUS};
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         return r600_cs_common_vline_parse(p, vline_start_end, vline_status);</span>
<span class="lineNum">     800 </span>            : }
<span class="lineNum">     801 </span>            : 
<span class="lineNum">     802 </span>            : /**
<span class="lineNum">     803 </span>            :  * r600_cs_common_vline_parse() - common vline parser
<span class="lineNum">     804 </span>            :  * @parser:             parser structure holding parsing context.
<span class="lineNum">     805 </span>            :  * @vline_start_end:    table of vline_start_end registers
<span class="lineNum">     806 </span>            :  * @vline_status:       table of vline_status registers
<span class="lineNum">     807 </span>            :  *
<span class="lineNum">     808 </span>            :  * Userspace sends a special sequence for VLINE waits.
<span class="lineNum">     809 </span>            :  * PACKET0 - VLINE_START_END + value
<span class="lineNum">     810 </span>            :  * PACKET3 - WAIT_REG_MEM poll vline status reg
<span class="lineNum">     811 </span>            :  * RELOC (P3) - crtc_id in reloc.
<span class="lineNum">     812 </span>            :  *
<span class="lineNum">     813 </span>            :  * This function parses this and relocates the VLINE START END
<span class="lineNum">     814 </span>            :  * and WAIT_REG_MEM packets to the correct crtc.
<span class="lineNum">     815 </span>            :  * It also detects a switched off crtc and nulls out the
<span class="lineNum">     816 </span>            :  * wait in that case. This function is common for all ASICs that
<span class="lineNum">     817 </span>            :  * are R600 and newer. The parsing algorithm is the same, and only
<span class="lineNum">     818 </span>            :  * differs in which registers are used.
<span class="lineNum">     819 </span>            :  *
<span class="lineNum">     820 </span>            :  * Caller is the ASIC-specific function which passes the parser
<a name="821"><span class="lineNum">     821 </span>            :  * context and ASIC-specific register table</a>
<span class="lineNum">     822 </span>            :  */
<span class="lineNum">     823 </span><span class="lineNoCov">          0 : int r600_cs_common_vline_parse(struct radeon_cs_parser *p,</span>
<span class="lineNum">     824 </span>            :                                uint32_t *vline_start_end,
<span class="lineNum">     825 </span>            :                                uint32_t *vline_status)
<span class="lineNum">     826 </span>            : {
<span class="lineNum">     827 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     828 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet p3reloc, wait_reg_mem;</span>
<span class="lineNum">     830 </span>            :         int crtc_id;
<span class="lineNum">     831 </span>            :         int r;
<span class="lineNum">     832 </span>            :         uint32_t header, h_idx, reg, wait_reg_mem_info;
<span class="lineNum">     833 </span>            :         volatile uint32_t *ib;
<span class="lineNum">     834 </span>            : 
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span>            :         /* parse the WAIT_REG_MEM */
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :         r = radeon_cs_packet_parse(p, &amp;wait_reg_mem, p-&gt;idx);</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     841 </span>            : 
<span class="lineNum">     842 </span>            :         /* check its a WAIT_REG_MEM */
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         if (wait_reg_mem.type != RADEON_PACKET_TYPE3 ||</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :             wait_reg_mem.opcode != PACKET3_WAIT_REG_MEM) {</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline wait missing WAIT_REG_MEM segment\n&quot;);</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     847 </span>            :         }
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         wait_reg_mem_info = radeon_get_ib_value(p, wait_reg_mem.idx + 1);</span>
<span class="lineNum">     850 </span>            :         /* bit 4 is reg (0) or mem (1) */
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         if (wait_reg_mem_info &amp; 0x10) {</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline WAIT_REG_MEM waiting on MEM instead of REG\n&quot;);</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     854 </span>            :         }
<span class="lineNum">     855 </span>            :         /* bit 8 is me (0) or pfp (1) */
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         if (wait_reg_mem_info &amp; 0x100) {</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline WAIT_REG_MEM waiting on PFP instead of ME\n&quot;);</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     859 </span>            :         }
<span class="lineNum">     860 </span>            :         /* waiting for value to be equal */
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         if ((wait_reg_mem_info &amp; 0x7) != 0x3) {</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline WAIT_REG_MEM function not equal\n&quot;);</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     864 </span>            :         }
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :         if ((radeon_get_ib_value(p, wait_reg_mem.idx + 2) &lt;&lt; 2) != vline_status[0]) {</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline WAIT_REG_MEM bad reg\n&quot;);</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     868 </span>            :         }
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         if (radeon_get_ib_value(p, wait_reg_mem.idx + 5) != RADEON_VLINE_STAT) {</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline WAIT_REG_MEM bad bit mask\n&quot;);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     873 </span>            :         }
<span class="lineNum">     874 </span>            : 
<span class="lineNum">     875 </span>            :         /* jump over the NOP */
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         r = radeon_cs_packet_parse(p, &amp;p3reloc, p-&gt;idx + wait_reg_mem.count + 2);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         h_idx = p-&gt;idx - 2;</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         p-&gt;idx += wait_reg_mem.count + 2;</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         p-&gt;idx += p3reloc.count + 2;</span>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         header = radeon_get_ib_value(p, h_idx);</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         crtc_id = radeon_get_ib_value(p, h_idx + 2 + 7 + 1);</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :         reg = R600_CP_PACKET0_GET_REG(header);</span>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         crtc = drm_crtc_find(p-&gt;rdev-&gt;ddev, crtc_id);</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :         if (!crtc) {</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;cannot find crtc %d\n&quot;, crtc_id);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">     892 </span>            :         }
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         crtc_id = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     895 </span>            : 
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;enabled) {</span>
<span class="lineNum">     897 </span>            :                 /* CRTC isn't enabled - we need to nop out the WAIT_REG_MEM */
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 ib[h_idx + 2] = PACKET2(0);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 ib[h_idx + 3] = PACKET2(0);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                 ib[h_idx + 4] = PACKET2(0);</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 ib[h_idx + 5] = PACKET2(0);</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :                 ib[h_idx + 6] = PACKET2(0);</span>
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :                 ib[h_idx + 7] = PACKET2(0);</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 ib[h_idx + 8] = PACKET2(0);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :         } else if (reg == vline_start_end[0]) {</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 header &amp;= ~R600_CP_PACKET0_REG_MASK;</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 header |= vline_start_end[crtc_id] &gt;&gt; 2;</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 ib[h_idx] = header;</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 ib[h_idx + 4] = vline_status[crtc_id] &gt;&gt; 2;</span>
<span class="lineNum">     910 </span>            :         } else {
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unknown crtc reloc\n&quot;);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     913 </span>            :         }
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     916 </span>            : 
<span class="lineNum">     917 </span><span class="lineNoCov">          0 : static int r600_packet0_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">     918 </span>            :                                 struct radeon_cs_packet *pkt,
<span class="lineNum">     919 </span>            :                                 unsigned idx, unsigned reg)
<span class="lineNum">     920 </span>            : {
<span class="lineNum">     921 </span>            :         int r;
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">     924 </span>            :         case AVIVO_D1MODE_VLINE_START_END:
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 r = r600_cs_packet_parse_vline(p);</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     928 </span>            :                                         idx, reg);
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     930 </span>            :                 }
<span class="lineNum">     931 </span>            :                 break;
<span class="lineNum">     932 </span>            :         default:
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR &quot;Forbidden register 0x%04X in cs at %d\n&quot;,</span>
<span class="lineNum">     934 </span>            :                        reg, idx);
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     936 </span>            :         }
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     939 </span>            : 
<span class="lineNum">     940 </span><span class="lineNoCov">          0 : static int r600_cs_parse_packet0(struct radeon_cs_parser *p,</span>
<span class="lineNum">     941 </span>            :                                 struct radeon_cs_packet *pkt)
<span class="lineNum">     942 </span>            : {
<span class="lineNum">     943 </span>            :         unsigned reg, i;
<span class="lineNum">     944 </span>            :         unsigned idx;
<span class="lineNum">     945 </span>            :         int r;
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         reg = pkt-&gt;reg;</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= pkt-&gt;count; i++, idx++, reg += 4) {</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 r = r600_packet0_check(p, pkt, idx, reg);</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     953 </span>            :                 }
<span class="lineNum">     954 </span>            :         }
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span>            : /**
<span class="lineNum">     959 </span>            :  * r600_cs_check_reg() - check if register is authorized or not
<span class="lineNum">     960 </span>            :  * @parser: parser structure holding parsing context
<span class="lineNum">     961 </span>            :  * @reg: register we are testing
<span class="lineNum">     962 </span>            :  * @idx: index into the cs buffer
<span class="lineNum">     963 </span>            :  *
<span class="lineNum">     964 </span>            :  * This function will test against r600_reg_safe_bm and return 0
<span class="lineNum">     965 </span>            :  * if register is safe. If register is not flag as safe this function
<a name="966"><span class="lineNum">     966 </span>            :  * will test it against a list of register needind special handling.</a>
<span class="lineNum">     967 </span>            :  */
<span class="lineNum">     968 </span><span class="lineNoCov">          0 : static int r600_cs_check_reg(struct radeon_cs_parser *p, u32 reg, u32 idx)</span>
<span class="lineNum">     969 </span>            : {
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         struct r600_cs_track *track = (struct r600_cs_track *)p-&gt;track;</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">     972 </span>            :         u32 m, i, tmp, *ib;
<span class="lineNum">     973 </span>            :         int r;
<span class="lineNum">     974 </span>            : 
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :         i = (reg &gt;&gt; 7);</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :         if (i &gt;= ARRAY_SIZE(r600_reg_safe_bm)) {</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;, reg, idx);</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     979 </span>            :         }
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :         m = 1 &lt;&lt; ((reg &gt;&gt; 2) &amp; 31);</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         if (!(r600_reg_safe_bm[i] &amp; m))</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">     985 </span>            :         /* force following reg to 0 in an attempt to disable out buffer
<span class="lineNum">     986 </span>            :          * which will need us to better understand how it works to perform
<span class="lineNum">     987 </span>            :          * security check on it (Jerome)
<span class="lineNum">     988 </span>            :          */
<span class="lineNum">     989 </span>            :         case R_0288A8_SQ_ESGS_RING_ITEMSIZE:
<span class="lineNum">     990 </span>            :         case R_008C44_SQ_ESGS_RING_SIZE:
<span class="lineNum">     991 </span>            :         case R_0288B0_SQ_ESTMP_RING_ITEMSIZE:
<span class="lineNum">     992 </span>            :         case R_008C54_SQ_ESTMP_RING_SIZE:
<span class="lineNum">     993 </span>            :         case R_0288C0_SQ_FBUF_RING_ITEMSIZE:
<span class="lineNum">     994 </span>            :         case R_008C74_SQ_FBUF_RING_SIZE:
<span class="lineNum">     995 </span>            :         case R_0288B4_SQ_GSTMP_RING_ITEMSIZE:
<span class="lineNum">     996 </span>            :         case R_008C5C_SQ_GSTMP_RING_SIZE:
<span class="lineNum">     997 </span>            :         case R_0288AC_SQ_GSVS_RING_ITEMSIZE:
<span class="lineNum">     998 </span>            :         case R_008C4C_SQ_GSVS_RING_SIZE:
<span class="lineNum">     999 </span>            :         case R_0288BC_SQ_PSTMP_RING_ITEMSIZE:
<span class="lineNum">    1000 </span>            :         case R_008C6C_SQ_PSTMP_RING_SIZE:
<span class="lineNum">    1001 </span>            :         case R_0288C4_SQ_REDUC_RING_ITEMSIZE:
<span class="lineNum">    1002 </span>            :         case R_008C7C_SQ_REDUC_RING_SIZE:
<span class="lineNum">    1003 </span>            :         case R_0288B8_SQ_VSTMP_RING_ITEMSIZE:
<span class="lineNum">    1004 </span>            :         case R_008C64_SQ_VSTMP_RING_SIZE:
<span class="lineNum">    1005 </span>            :         case R_0288C8_SQ_GS_VERT_ITEMSIZE:
<span class="lineNum">    1006 </span>            :                 /* get value to populate the IB don't remove */
<span class="lineNum">    1007 </span>            :                 /*tmp =radeon_get_ib_value(p, idx);
<span class="lineNum">    1008 </span>            :                   ib[idx] = 0;*/
<span class="lineNum">    1009 </span>            :                 break;
<span class="lineNum">    1010 </span>            :         case SQ_ESGS_RING_BASE:
<span class="lineNum">    1011 </span>            :         case SQ_GSVS_RING_BASE:
<span class="lineNum">    1012 </span>            :         case SQ_ESTMP_RING_BASE:
<span class="lineNum">    1013 </span>            :         case SQ_GSTMP_RING_BASE:
<span class="lineNum">    1014 </span>            :         case SQ_PSTMP_RING_BASE:
<span class="lineNum">    1015 </span>            :         case SQ_VSTMP_RING_BASE:
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1019 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1021 </span>            :                 }
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1024 </span>            :         case SQ_CONFIG:
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                 track-&gt;sq_config = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1027 </span>            :         case R_028800_DB_DEPTH_CONTROL:
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_control = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1031 </span>            :         case R_028010_DB_DEPTH_INFO:
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS) &amp;&amp;</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                     radeon_cs_packet_next_is_pkt3_nop(p)) {</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1037 </span>            :                                          &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1039 </span>            :                         }
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                         track-&gt;db_depth_info = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                         ib[idx] &amp;= C_028010_ARRAY_MODE;</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                         track-&gt;db_depth_info &amp;= C_028010_ARRAY_MODE;</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                                 ib[idx] |= S_028010_ARRAY_MODE(V_028010_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                                 track-&gt;db_depth_info |= S_028010_ARRAY_MODE(V_028010_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                                 ib[idx] |= S_028010_ARRAY_MODE(V_028010_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                                 track-&gt;db_depth_info |= S_028010_ARRAY_MODE(V_028010_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1049 </span>            :                         }
<span class="lineNum">    1050 </span>            :                 } else {
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                         track-&gt;db_depth_info = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1052 </span>            :                 }
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1055 </span>            :         case R_028004_DB_DEPTH_VIEW:
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_view = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1059 </span>            :         case R_028000_DB_DEPTH_SIZE:
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_size = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_size_idx = idx;</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1064 </span>            :         case R_028AB0_VGT_STRMOUT_EN:
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_en = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1068 </span>            :         case R_028B20_VGT_STRMOUT_BUFFER_EN:
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_buffer_en = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1072 </span>            :         case VGT_STRMOUT_BUFFER_BASE_0:
<span class="lineNum">    1073 </span>            :         case VGT_STRMOUT_BUFFER_BASE_1:
<span class="lineNum">    1074 </span>            :         case VGT_STRMOUT_BUFFER_BASE_2:
<span class="lineNum">    1075 </span>            :         case VGT_STRMOUT_BUFFER_BASE_3:
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1079 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1081 </span>            :                 }
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                 tmp = (reg - VGT_STRMOUT_BUFFER_BASE_0) / 16;</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo_offset[tmp] = radeon_get_ib_value(p, idx) &lt;&lt; 8;</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo_mc[tmp] = reloc-&gt;gpu_offset;</span>
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1089 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_0:
<span class="lineNum">    1090 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_1:
<span class="lineNum">    1091 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_2:
<span class="lineNum">    1092 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_3:
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                 tmp = (reg - VGT_STRMOUT_BUFFER_SIZE_0) / 16;</span>
<span class="lineNum">    1094 </span>            :                 /* size in register is DWs, convert to bytes */
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_size[tmp] = radeon_get_ib_value(p, idx) * 4;</span>
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1098 </span>            :         case CP_COHER_BASE:
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;missing reloc for CP_COHER_BASE &quot;</span>
<span class="lineNum">    1102 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1104 </span>            :                 }
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1107 </span>            :         case R_028238_CB_TARGET_MASK:
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 track-&gt;cb_target_mask = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1111 </span>            :         case R_02823C_CB_SHADER_MASK:
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 track-&gt;cb_shader_mask = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1114 </span>            :         case R_028C04_PA_SC_AA_CONFIG:
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 tmp = G_028C04_MSAA_NUM_SAMPLES(radeon_get_ib_value(p, idx));</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                 track-&gt;log_nsamples = tmp;</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 track-&gt;nsamples = 1 &lt;&lt; tmp;</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1120 </span>            :         case R_028808_CB_COLOR_CONTROL:
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 tmp = G_028808_SPECIAL_OP(radeon_get_ib_value(p, idx));</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 track-&gt;is_resolve = tmp == V_028808_SPECIAL_RESOLVE_BOX;</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1125 </span>            :         case R_0280A0_CB_COLOR0_INFO:
<span class="lineNum">    1126 </span>            :         case R_0280A4_CB_COLOR1_INFO:
<span class="lineNum">    1127 </span>            :         case R_0280A8_CB_COLOR2_INFO:
<span class="lineNum">    1128 </span>            :         case R_0280AC_CB_COLOR3_INFO:
<span class="lineNum">    1129 </span>            :         case R_0280B0_CB_COLOR4_INFO:
<span class="lineNum">    1130 </span>            :         case R_0280B4_CB_COLOR5_INFO:
<span class="lineNum">    1131 </span>            :         case R_0280B8_CB_COLOR6_INFO:
<span class="lineNum">    1132 </span>            :         case R_0280BC_CB_COLOR7_INFO:
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS) &amp;&amp;</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                      radeon_cs_packet_next_is_pkt3_nop(p)) {</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                                 dev_err(p-&gt;dev, &quot;bad SET_CONTEXT_REG 0x%04X\n&quot;, reg);</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1139 </span>            :                         }
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                         tmp = (reg - R_0280A0_CB_COLOR0_INFO) / 4;</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_info[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                                 ib[idx] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                                 track-&gt;cb_color_info[tmp] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                         } else if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO) {</span>
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                                 ib[idx] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                                 track-&gt;cb_color_info[tmp] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1149 </span>            :                 } else {
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                         tmp = (reg - R_0280A0_CB_COLOR0_INFO) / 4;</span>
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_info[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1152 </span>            :                 }
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1155 </span>            :         case R_028080_CB_COLOR0_VIEW:
<span class="lineNum">    1156 </span>            :         case R_028084_CB_COLOR1_VIEW:
<span class="lineNum">    1157 </span>            :         case R_028088_CB_COLOR2_VIEW:
<span class="lineNum">    1158 </span>            :         case R_02808C_CB_COLOR3_VIEW:
<span class="lineNum">    1159 </span>            :         case R_028090_CB_COLOR4_VIEW:
<span class="lineNum">    1160 </span>            :         case R_028094_CB_COLOR5_VIEW:
<span class="lineNum">    1161 </span>            :         case R_028098_CB_COLOR6_VIEW:
<span class="lineNum">    1162 </span>            :         case R_02809C_CB_COLOR7_VIEW:
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 tmp = (reg - R_028080_CB_COLOR0_VIEW) / 4;</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_view[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1167 </span>            :         case R_028060_CB_COLOR0_SIZE:
<span class="lineNum">    1168 </span>            :         case R_028064_CB_COLOR1_SIZE:
<span class="lineNum">    1169 </span>            :         case R_028068_CB_COLOR2_SIZE:
<span class="lineNum">    1170 </span>            :         case R_02806C_CB_COLOR3_SIZE:
<span class="lineNum">    1171 </span>            :         case R_028070_CB_COLOR4_SIZE:
<span class="lineNum">    1172 </span>            :         case R_028074_CB_COLOR5_SIZE:
<span class="lineNum">    1173 </span>            :         case R_028078_CB_COLOR6_SIZE:
<span class="lineNum">    1174 </span>            :         case R_02807C_CB_COLOR7_SIZE:
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 tmp = (reg - R_028060_CB_COLOR0_SIZE) / 4;</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_size[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_size_idx[tmp] = idx;</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1180 </span>            :                 /* This register were added late, there is userspace
<span class="lineNum">    1181 </span>            :                  * which does provide relocation for those but set
<span class="lineNum">    1182 </span>            :                  * 0 offset. In order to avoid breaking old userspace
<span class="lineNum">    1183 </span>            :                  * we detect this and set address to point to last
<span class="lineNum">    1184 </span>            :                  * CB_COLOR0_BASE, note that if userspace doesn't set
<span class="lineNum">    1185 </span>            :                  * CB_COLOR0_BASE before this register we will report
<span class="lineNum">    1186 </span>            :                  * error. Old userspace always set CB_COLOR0_BASE
<span class="lineNum">    1187 </span>            :                  * before any of this.
<span class="lineNum">    1188 </span>            :                  */
<span class="lineNum">    1189 </span>            :         case R_0280E0_CB_COLOR0_FRAG:
<span class="lineNum">    1190 </span>            :         case R_0280E4_CB_COLOR1_FRAG:
<span class="lineNum">    1191 </span>            :         case R_0280E8_CB_COLOR2_FRAG:
<span class="lineNum">    1192 </span>            :         case R_0280EC_CB_COLOR3_FRAG:
<span class="lineNum">    1193 </span>            :         case R_0280F0_CB_COLOR4_FRAG:
<span class="lineNum">    1194 </span>            :         case R_0280F4_CB_COLOR5_FRAG:
<span class="lineNum">    1195 </span>            :         case R_0280F8_CB_COLOR6_FRAG:
<span class="lineNum">    1196 </span>            :         case R_0280FC_CB_COLOR7_FRAG:
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 tmp = (reg - R_0280E0_CB_COLOR0_FRAG) / 4;</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 if (!radeon_cs_packet_next_is_pkt3_nop(p)) {</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                         if (!track-&gt;cb_color_base_last[tmp]) {</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                                 dev_err(p-&gt;dev, &quot;Broken old userspace ? no cb_color0_base supplied before trying to write 0x%08X\n&quot;, reg);</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1202 </span>            :                         }
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_frag_bo[tmp] = track-&gt;cb_color_bo[tmp];</span>
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_frag_offset[tmp] = track-&gt;cb_color_bo_offset[tmp];</span>
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                         ib[idx] = track-&gt;cb_color_base_last[tmp];</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                                 dev_err(p-&gt;dev, &quot;bad SET_CONTEXT_REG 0x%04X\n&quot;, reg);</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1211 </span>            :                         }
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_frag_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_frag_offset[tmp] = (u64)ib[idx] &lt;&lt; 8;</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                         ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1215 </span>            :                 }
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 if (G_0280A0_TILE_MODE(track-&gt;cb_color_info[tmp])) {</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                         track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1219 </span>            :                 break;
<span class="lineNum">    1220 </span>            :         case R_0280C0_CB_COLOR0_TILE:
<span class="lineNum">    1221 </span>            :         case R_0280C4_CB_COLOR1_TILE:
<span class="lineNum">    1222 </span>            :         case R_0280C8_CB_COLOR2_TILE:
<span class="lineNum">    1223 </span>            :         case R_0280CC_CB_COLOR3_TILE:
<span class="lineNum">    1224 </span>            :         case R_0280D0_CB_COLOR4_TILE:
<span class="lineNum">    1225 </span>            :         case R_0280D4_CB_COLOR5_TILE:
<span class="lineNum">    1226 </span>            :         case R_0280D8_CB_COLOR6_TILE:
<span class="lineNum">    1227 </span>            :         case R_0280DC_CB_COLOR7_TILE:
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 tmp = (reg - R_0280C0_CB_COLOR0_TILE) / 4;</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 if (!radeon_cs_packet_next_is_pkt3_nop(p)) {</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                         if (!track-&gt;cb_color_base_last[tmp]) {</span>
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                                 dev_err(p-&gt;dev, &quot;Broken old userspace ? no cb_color0_base supplied before trying to write 0x%08X\n&quot;, reg);</span>
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1233 </span>            :                         }
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_tile_bo[tmp] = track-&gt;cb_color_bo[tmp];</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_tile_offset[tmp] = track-&gt;cb_color_bo_offset[tmp];</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                         ib[idx] = track-&gt;cb_color_base_last[tmp];</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                                 dev_err(p-&gt;dev, &quot;bad SET_CONTEXT_REG 0x%04X\n&quot;, reg);</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1242 </span>            :                         }
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_tile_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_tile_offset[tmp] = (u64)ib[idx] &lt;&lt; 8;</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                         ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1246 </span>            :                 }
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 if (G_0280A0_TILE_MODE(track-&gt;cb_color_info[tmp])) {</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                         track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1250 </span>            :                 break;
<span class="lineNum">    1251 </span>            :         case R_028100_CB_COLOR0_MASK:
<span class="lineNum">    1252 </span>            :         case R_028104_CB_COLOR1_MASK:
<span class="lineNum">    1253 </span>            :         case R_028108_CB_COLOR2_MASK:
<span class="lineNum">    1254 </span>            :         case R_02810C_CB_COLOR3_MASK:
<span class="lineNum">    1255 </span>            :         case R_028110_CB_COLOR4_MASK:
<span class="lineNum">    1256 </span>            :         case R_028114_CB_COLOR5_MASK:
<span class="lineNum">    1257 </span>            :         case R_028118_CB_COLOR6_MASK:
<span class="lineNum">    1258 </span>            :         case R_02811C_CB_COLOR7_MASK:
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 tmp = (reg - R_028100_CB_COLOR0_MASK) / 4;</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_mask[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 if (G_0280A0_TILE_MODE(track-&gt;cb_color_info[tmp])) {</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                         track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1264 </span>            :                 break;
<span class="lineNum">    1265 </span>            :         case CB_COLOR0_BASE:
<span class="lineNum">    1266 </span>            :         case CB_COLOR1_BASE:
<span class="lineNum">    1267 </span>            :         case CB_COLOR2_BASE:
<span class="lineNum">    1268 </span>            :         case CB_COLOR3_BASE:
<span class="lineNum">    1269 </span>            :         case CB_COLOR4_BASE:
<span class="lineNum">    1270 </span>            :         case CB_COLOR5_BASE:
<span class="lineNum">    1271 </span>            :         case CB_COLOR6_BASE:
<span class="lineNum">    1272 </span>            :         case CB_COLOR7_BASE:
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1276 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1278 </span>            :                 }
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_BASE) / 4;</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_offset[tmp] = radeon_get_ib_value(p, idx) &lt;&lt; 8;</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_base_last[tmp] = ib[idx];</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_mc[tmp] = reloc-&gt;gpu_offset;</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1287 </span>            :         case DB_DEPTH_BASE:
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1291 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1293 </span>            :                 }
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 track-&gt;db_offset = radeon_get_ib_value(p, idx) &lt;&lt; 8;</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 track-&gt;db_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                 track-&gt;db_bo_mc = reloc-&gt;gpu_offset;</span>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1300 </span>            :         case DB_HTILE_DATA_BASE:
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1304 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1306 </span>            :                 }
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                 track-&gt;htile_offset = radeon_get_ib_value(p, idx) &lt;&lt; 8;</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                 track-&gt;htile_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1312 </span>            :         case DB_HTILE_SURFACE:
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 track-&gt;htile_surface = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1314 </span>            :                 /* force 8x8 htile width and height */
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 ib[idx] |= 3;</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1318 </span>            :         case SQ_PGM_START_FS:
<span class="lineNum">    1319 </span>            :         case SQ_PGM_START_ES:
<span class="lineNum">    1320 </span>            :         case SQ_PGM_START_VS:
<span class="lineNum">    1321 </span>            :         case SQ_PGM_START_GS:
<span class="lineNum">    1322 </span>            :         case SQ_PGM_START_PS:
<span class="lineNum">    1323 </span>            :         case SQ_ALU_CONST_CACHE_GS_0:
<span class="lineNum">    1324 </span>            :         case SQ_ALU_CONST_CACHE_GS_1:
<span class="lineNum">    1325 </span>            :         case SQ_ALU_CONST_CACHE_GS_2:
<span class="lineNum">    1326 </span>            :         case SQ_ALU_CONST_CACHE_GS_3:
<span class="lineNum">    1327 </span>            :         case SQ_ALU_CONST_CACHE_GS_4:
<span class="lineNum">    1328 </span>            :         case SQ_ALU_CONST_CACHE_GS_5:
<span class="lineNum">    1329 </span>            :         case SQ_ALU_CONST_CACHE_GS_6:
<span class="lineNum">    1330 </span>            :         case SQ_ALU_CONST_CACHE_GS_7:
<span class="lineNum">    1331 </span>            :         case SQ_ALU_CONST_CACHE_GS_8:
<span class="lineNum">    1332 </span>            :         case SQ_ALU_CONST_CACHE_GS_9:
<span class="lineNum">    1333 </span>            :         case SQ_ALU_CONST_CACHE_GS_10:
<span class="lineNum">    1334 </span>            :         case SQ_ALU_CONST_CACHE_GS_11:
<span class="lineNum">    1335 </span>            :         case SQ_ALU_CONST_CACHE_GS_12:
<span class="lineNum">    1336 </span>            :         case SQ_ALU_CONST_CACHE_GS_13:
<span class="lineNum">    1337 </span>            :         case SQ_ALU_CONST_CACHE_GS_14:
<span class="lineNum">    1338 </span>            :         case SQ_ALU_CONST_CACHE_GS_15:
<span class="lineNum">    1339 </span>            :         case SQ_ALU_CONST_CACHE_PS_0:
<span class="lineNum">    1340 </span>            :         case SQ_ALU_CONST_CACHE_PS_1:
<span class="lineNum">    1341 </span>            :         case SQ_ALU_CONST_CACHE_PS_2:
<span class="lineNum">    1342 </span>            :         case SQ_ALU_CONST_CACHE_PS_3:
<span class="lineNum">    1343 </span>            :         case SQ_ALU_CONST_CACHE_PS_4:
<span class="lineNum">    1344 </span>            :         case SQ_ALU_CONST_CACHE_PS_5:
<span class="lineNum">    1345 </span>            :         case SQ_ALU_CONST_CACHE_PS_6:
<span class="lineNum">    1346 </span>            :         case SQ_ALU_CONST_CACHE_PS_7:
<span class="lineNum">    1347 </span>            :         case SQ_ALU_CONST_CACHE_PS_8:
<span class="lineNum">    1348 </span>            :         case SQ_ALU_CONST_CACHE_PS_9:
<span class="lineNum">    1349 </span>            :         case SQ_ALU_CONST_CACHE_PS_10:
<span class="lineNum">    1350 </span>            :         case SQ_ALU_CONST_CACHE_PS_11:
<span class="lineNum">    1351 </span>            :         case SQ_ALU_CONST_CACHE_PS_12:
<span class="lineNum">    1352 </span>            :         case SQ_ALU_CONST_CACHE_PS_13:
<span class="lineNum">    1353 </span>            :         case SQ_ALU_CONST_CACHE_PS_14:
<span class="lineNum">    1354 </span>            :         case SQ_ALU_CONST_CACHE_PS_15:
<span class="lineNum">    1355 </span>            :         case SQ_ALU_CONST_CACHE_VS_0:
<span class="lineNum">    1356 </span>            :         case SQ_ALU_CONST_CACHE_VS_1:
<span class="lineNum">    1357 </span>            :         case SQ_ALU_CONST_CACHE_VS_2:
<span class="lineNum">    1358 </span>            :         case SQ_ALU_CONST_CACHE_VS_3:
<span class="lineNum">    1359 </span>            :         case SQ_ALU_CONST_CACHE_VS_4:
<span class="lineNum">    1360 </span>            :         case SQ_ALU_CONST_CACHE_VS_5:
<span class="lineNum">    1361 </span>            :         case SQ_ALU_CONST_CACHE_VS_6:
<span class="lineNum">    1362 </span>            :         case SQ_ALU_CONST_CACHE_VS_7:
<span class="lineNum">    1363 </span>            :         case SQ_ALU_CONST_CACHE_VS_8:
<span class="lineNum">    1364 </span>            :         case SQ_ALU_CONST_CACHE_VS_9:
<span class="lineNum">    1365 </span>            :         case SQ_ALU_CONST_CACHE_VS_10:
<span class="lineNum">    1366 </span>            :         case SQ_ALU_CONST_CACHE_VS_11:
<span class="lineNum">    1367 </span>            :         case SQ_ALU_CONST_CACHE_VS_12:
<span class="lineNum">    1368 </span>            :         case SQ_ALU_CONST_CACHE_VS_13:
<span class="lineNum">    1369 </span>            :         case SQ_ALU_CONST_CACHE_VS_14:
<span class="lineNum">    1370 </span>            :         case SQ_ALU_CONST_CACHE_VS_15:
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1374 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1376 </span>            :                 }
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1379 </span>            :         case SX_MEMORY_EXPORT_BASE:
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONFIG_REG &quot;</span>
<span class="lineNum">    1383 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1385 </span>            :                 }
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1388 </span>            :         case SX_MISC:
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 track-&gt;sx_misc_kill_all_prims = (radeon_get_ib_value(p, idx) &amp; 0x1) != 0;</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1391 </span>            :         default:
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;, reg, idx);</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1394 </span>            :         }
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 : unsigned r600_mip_minify(unsigned size, unsigned level)</span>
<span class="lineNum">    1399 </span>            : {
<span class="lineNum">    1400 </span>            :         unsigned val;
<span class="lineNum">    1401 </span>            : 
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         val = max(1U, size &gt;&gt; level);</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         if (level &gt; 0)</span>
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                 val = roundup_pow_of_two(val);</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="1406"><span class="lineNum">    1406 </span>            : }</a>
<span class="lineNum">    1407 </span>            : 
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 : static void r600_texture_size(unsigned nfaces, unsigned blevel, unsigned llevel,</span>
<span class="lineNum">    1409 </span>            :                               unsigned w0, unsigned h0, unsigned d0, unsigned nsamples, unsigned format,
<span class="lineNum">    1410 </span>            :                               unsigned block_align, unsigned height_align, unsigned base_align,
<span class="lineNum">    1411 </span>            :                               unsigned *l0_size, unsigned *mipmap_size)
<span class="lineNum">    1412 </span>            : {
<span class="lineNum">    1413 </span>            :         unsigned offset, i, level;
<span class="lineNum">    1414 </span>            :         unsigned width, height, depth, size;
<span class="lineNum">    1415 </span>            :         unsigned blocksize;
<span class="lineNum">    1416 </span>            :         unsigned nbx, nby;
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :         unsigned nlevels = llevel - blevel + 1;</span>
<span class="lineNum">    1418 </span>            : 
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         *l0_size = -1;</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :         blocksize = r600_fmt_get_blocksize(format);</span>
<span class="lineNum">    1421 </span>            : 
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         w0 = r600_mip_minify(w0, 0);</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         h0 = r600_mip_minify(h0, 0);</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :         d0 = r600_mip_minify(d0, 0);</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         for(i = 0, offset = 0, level = blevel; i &lt; nlevels; i++, level++) {</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                 width = r600_mip_minify(w0, i);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 nbx = r600_fmt_get_nblocksx(format, width);</span>
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 nbx = round_up(nbx, block_align);</span>
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                 height = r600_mip_minify(h0, i);</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                 nby = r600_fmt_get_nblocksy(format, height);</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 nby = round_up(nby, height_align);</span>
<span class="lineNum">    1434 </span>            : 
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 depth = r600_mip_minify(d0, i);</span>
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 size = nbx * nby * blocksize * nsamples;</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 if (nfaces)</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                         size *= nfaces;</span>
<span class="lineNum">    1440 </span>            :                 else
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                         size *= depth;</span>
<span class="lineNum">    1442 </span>            : 
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 if (i == 0)</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                         *l0_size = size;</span>
<span class="lineNum">    1445 </span>            : 
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                 if (i == 0 || i == 1)</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                         offset = round_up(offset, base_align);</span>
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                 offset += size;</span>
<span class="lineNum">    1450 </span>            :         }
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         *mipmap_size = offset;</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         if (llevel == 0)</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                 *mipmap_size = *l0_size;</span>
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         if (!blevel)</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                 *mipmap_size -= *l0_size;</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1457 </span>            : 
<span class="lineNum">    1458 </span>            : /**
<span class="lineNum">    1459 </span>            :  * r600_check_texture_resource() - check if register is authorized or not
<span class="lineNum">    1460 </span>            :  * @p: parser structure holding parsing context
<span class="lineNum">    1461 </span>            :  * @idx: index into the cs buffer
<span class="lineNum">    1462 </span>            :  * @texture: texture's bo structure
<span class="lineNum">    1463 </span>            :  * @mipmap: mipmap's bo structure
<span class="lineNum">    1464 </span>            :  *
<span class="lineNum">    1465 </span>            :  * This function will check that the resource has valid field and that
<a name="1466"><span class="lineNum">    1466 </span>            :  * the texture and mipmap bo object are big enough to cover this resource.</a>
<span class="lineNum">    1467 </span>            :  */
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 : static int r600_check_texture_resource(struct radeon_cs_parser *p,  u32 idx,</span>
<span class="lineNum">    1469 </span>            :                                               struct radeon_bo *texture,
<span class="lineNum">    1470 </span>            :                                               struct radeon_bo *mipmap,
<span class="lineNum">    1471 </span>            :                                               u64 base_offset,
<span class="lineNum">    1472 </span>            :                                               u64 mip_offset,
<span class="lineNum">    1473 </span>            :                                               u32 tiling_flags)
<span class="lineNum">    1474 </span>            : {
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         struct r600_cs_track *track = p-&gt;track;</span>
<span class="lineNum">    1476 </span>            :         u32 dim, nfaces, llevel, blevel, w0, h0, d0;
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :         u32 word0, word1, l0_size, mipmap_size, word2, word3, word4, word5;</span>
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :         u32 height_align, pitch, pitch_align, depth_align;</span>
<span class="lineNum">    1479 </span>            :         u32 barray, larray;
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         u64 base_align;</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         struct array_mode_checker array_check;</span>
<span class="lineNum">    1482 </span>            :         u32 format;
<span class="lineNum">    1483 </span>            :         bool is_array;
<span class="lineNum">    1484 </span>            : 
<span class="lineNum">    1485 </span>            :         /* on legacy kernel we don't perform advanced check */
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         if (p-&gt;rdev == NULL)</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1488 </span>            : 
<span class="lineNum">    1489 </span>            :         /* convert to bytes */
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :         base_offset &lt;&lt;= 8;</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         mip_offset &lt;&lt;= 8;</span>
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :         word0 = radeon_get_ib_value(p, idx + 0);</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :         if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                         word0 |= S_038000_TILE_MODE(V_038000_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 else if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                         word0 |= S_038000_TILE_MODE(V_038000_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1499 </span>            :         }
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         word1 = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         word2 = radeon_get_ib_value(p, idx + 2) &lt;&lt; 8;</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         word3 = radeon_get_ib_value(p, idx + 3) &lt;&lt; 8;</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         word4 = radeon_get_ib_value(p, idx + 4);</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         word5 = radeon_get_ib_value(p, idx + 5);</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :         dim = G_038000_DIM(word0);</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         w0 = G_038000_TEX_WIDTH(word0) + 1;</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         pitch = (G_038000_PITCH(word0) + 1) * 8;</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         h0 = G_038004_TEX_HEIGHT(word1) + 1;</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         d0 = G_038004_TEX_DEPTH(word1);</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         format = G_038004_DATA_FORMAT(word1);</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         blevel = G_038010_BASE_LEVEL(word4);</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         llevel = G_038014_LAST_LEVEL(word5);</span>
<span class="lineNum">    1513 </span>            :         /* pitch in texels */
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         array_check.array_mode = G_038000_TILE_MODE(word0);</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         array_check.group_size = track-&gt;group_size;</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :         array_check.nbanks = track-&gt;nbanks;</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :         array_check.npipes = track-&gt;npipes;</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         array_check.nsamples = 1;</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :         array_check.blocksize = r600_fmt_get_blocksize(format);</span>
<span class="lineNum">    1520 </span>            :         nfaces = 1;
<span class="lineNum">    1521 </span>            :         is_array = false;
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         switch (dim) {</span>
<span class="lineNum">    1523 </span>            :         case V_038000_SQ_TEX_DIM_1D:
<span class="lineNum">    1524 </span>            :         case V_038000_SQ_TEX_DIM_2D:
<span class="lineNum">    1525 </span>            :         case V_038000_SQ_TEX_DIM_3D:
<span class="lineNum">    1526 </span>            :                 break;
<span class="lineNum">    1527 </span>            :         case V_038000_SQ_TEX_DIM_CUBEMAP:
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 if (p-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         nfaces = 8;</span>
<span class="lineNum">    1530 </span>            :                 else
<span class="lineNum">    1531 </span>            :                         nfaces = 6;
<span class="lineNum">    1532 </span>            :                 break;
<span class="lineNum">    1533 </span>            :         case V_038000_SQ_TEX_DIM_1D_ARRAY:
<span class="lineNum">    1534 </span>            :         case V_038000_SQ_TEX_DIM_2D_ARRAY:
<span class="lineNum">    1535 </span>            :                 is_array = true;
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1537 </span>            :         case V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA:
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 is_array = true;</span>
<span class="lineNum">    1539 </span>            :                 /* fall through */
<span class="lineNum">    1540 </span>            :         case V_038000_SQ_TEX_DIM_2D_MSAA:
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                 array_check.nsamples = 1 &lt;&lt; llevel;</span>
<span class="lineNum">    1542 </span>            :                 llevel = 0;
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1544 </span>            :         default:
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;this kernel doesn't support %d texture dim\n&quot;, G_038000_DIM(word0));</span>
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1547 </span>            :         }
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         if (!r600_fmt_is_valid_texture(format, p-&gt;family)) {</span>
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d texture invalid format %d\n&quot;,</span>
<span class="lineNum">    1550 </span>            :                          __func__, __LINE__, format);
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1552 </span>            :         }
<span class="lineNum">    1553 </span>            : 
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         if (r600_get_array_mode_alignment(&amp;array_check,</span>
<span class="lineNum">    1555 </span>            :                                           &amp;pitch_align, &amp;height_align, &amp;depth_align, &amp;base_align)) {
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d tex array mode (%d) invalid\n&quot;,</span>
<span class="lineNum">    1557 </span>            :                          __func__, __LINE__, G_038000_TILE_MODE(word0));
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1559 </span>            :         }
<span class="lineNum">    1560 </span>            : 
<span class="lineNum">    1561 </span>            :         /* XXX check height as well... */
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         if (!IS_ALIGNED(pitch, pitch_align)) {</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d tex pitch (%d, 0x%x, %d) invalid\n&quot;,</span>
<span class="lineNum">    1565 </span>            :                          __func__, __LINE__, pitch, pitch_align, G_038000_TILE_MODE(word0));
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1567 </span>            :         }
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         if (!IS_ALIGNED(base_offset, base_align)) {</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d tex base offset (0x%llx, 0x%llx, %d) invalid\n&quot;,</span>
<span class="lineNum">    1570 </span>            :                          __func__, __LINE__, base_offset, base_align, G_038000_TILE_MODE(word0));
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1572 </span>            :         }
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         if (!IS_ALIGNED(mip_offset, base_align)) {</span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d tex mip offset (0x%llx, 0x%llx, %d) invalid\n&quot;,</span>
<span class="lineNum">    1575 </span>            :                          __func__, __LINE__, mip_offset, base_align, G_038000_TILE_MODE(word0));
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1577 </span>            :         }
<span class="lineNum">    1578 </span>            : 
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         if (blevel &gt; llevel) {</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;texture blevel %d &gt; llevel %d\n&quot;,</span>
<span class="lineNum">    1581 </span>            :                          blevel, llevel);
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         if (is_array) {</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 barray = G_038014_BASE_ARRAY(word5);</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                 larray = G_038014_LAST_ARRAY(word5);</span>
<span class="lineNum">    1586 </span>            : 
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                 nfaces = larray - barray + 1;</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         r600_texture_size(nfaces, blevel, llevel, w0, h0, d0, array_check.nsamples, format,</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                           pitch_align, height_align, base_align,</span>
<span class="lineNum">    1591 </span>            :                           &amp;l0_size, &amp;mipmap_size);
<span class="lineNum">    1592 </span>            :         /* using get ib will give us the offset into the texture bo */
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         if ((l0_size + word2) &gt; radeon_bo_size(texture)) {</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;texture bo too small ((%d %d) (%d %d) %d %d %d -&gt; %d have %ld)\n&quot;,</span>
<span class="lineNum">    1595 </span>            :                          w0, h0, pitch_align, height_align,
<span class="lineNum">    1596 </span>            :                          array_check.array_mode, format, word2,
<span class="lineNum">    1597 </span>            :                          l0_size, radeon_bo_size(texture));
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;alignments %d %d %d %lld\n&quot;, pitch, pitch_align, height_align, base_align);</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1600 </span>            :         }
<span class="lineNum">    1601 </span>            :         /* using get ib will give us the offset into the mipmap bo */
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         if ((mipmap_size + word3) &gt; radeon_bo_size(mipmap)) {</span>
<span class="lineNum">    1603 </span>            :                 /*dev_warn(p-&gt;dev, &quot;mipmap bo too small (%d %d %d %d %d %d -&gt; %d have %ld)\n&quot;,
<span class="lineNum">    1604 </span>            :                   w0, h0, format, blevel, nlevels, word3, mipmap_size, radeon_bo_size(texture));*/
<span class="lineNum">    1605 </span>            :         }
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 : static bool r600_is_safe_reg(struct radeon_cs_parser *p, u32 reg, u32 idx)</span>
<span class="lineNum">    1610 </span>            : {
<span class="lineNum">    1611 </span>            :         u32 m, i;
<span class="lineNum">    1612 </span>            : 
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         i = (reg &gt;&gt; 7);</span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         if (i &gt;= ARRAY_SIZE(r600_reg_safe_bm)) {</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;, reg, idx);</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1617 </span>            :         }
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         m = 1 &lt;&lt; ((reg &gt;&gt; 2) &amp; 31);</span>
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         if (!(r600_reg_safe_bm[i] &amp; m))</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;, reg, idx);</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1624 </span>            : 
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 : static int r600_packet3_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1626 </span>            :                                 struct radeon_cs_packet *pkt)
<span class="lineNum">    1627 </span>            : {
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1629 </span>            :         struct r600_cs_track *track;
<span class="lineNum">    1630 </span>            :         volatile u32 *ib;
<span class="lineNum">    1631 </span>            :         unsigned idx;
<span class="lineNum">    1632 </span>            :         unsigned i;
<span class="lineNum">    1633 </span>            :         unsigned start_reg, end_reg, reg;
<span class="lineNum">    1634 </span>            :         int r;
<span class="lineNum">    1635 </span>            :         u32 idx_value;
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         track = (struct r600_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1641 </span>            : 
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         switch (pkt-&gt;opcode) {</span>
<span class="lineNum">    1643 </span>            :         case PACKET3_SET_PREDICATION:
<span class="lineNum">    1644 </span>            :         {
<span class="lineNum">    1645 </span>            :                 int pred_op;
<span class="lineNum">    1646 </span>            :                 int tmp;
<span class="lineNum">    1647 </span>            :                 uint64_t offset;
<span class="lineNum">    1648 </span>            : 
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET PREDICATION\n&quot;);</span>
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1652 </span>            :                 }
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :                 tmp = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :                 pred_op = (tmp &gt;&gt; 16) &amp; 0x7;</span>
<span class="lineNum">    1656 </span>            : 
<span class="lineNum">    1657 </span>            :                 /* for the clear predicate operation */
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :                 if (pred_op == 0)</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                 if (pred_op &gt; 2) {</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET PREDICATION operation %d\n&quot;, pred_op);</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1664 </span>            :                 }
<span class="lineNum">    1665 </span>            : 
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET PREDICATION\n&quot;);</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1670 </span>            :                 }
<span class="lineNum">    1671 </span>            : 
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                          (idx_value &amp; 0xfffffff0) +</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :                          ((u64)(tmp &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1675 </span>            : 
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                 ib[idx + 0] = offset;</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :                 ib[idx + 1] = (tmp &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1679 </span>            :         break;
<span class="lineNum">    1680 </span>            : 
<span class="lineNum">    1681 </span>            :         case PACKET3_START_3D_CMDBUF:
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :                 if (p-&gt;family &gt;= CHIP_RV770 || pkt-&gt;count) {</span>
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad START_3D\n&quot;);</span>
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1685 </span>            :                 }
<span class="lineNum">    1686 </span>            :                 break;
<span class="lineNum">    1687 </span>            :         case PACKET3_CONTEXT_CONTROL:
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad CONTEXT_CONTROL\n&quot;);</span>
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1691 </span>            :                 }
<span class="lineNum">    1692 </span>            :                 break;
<span class="lineNum">    1693 </span>            :         case PACKET3_INDEX_TYPE:
<span class="lineNum">    1694 </span>            :         case PACKET3_NUM_INSTANCES:
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count) {</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad INDEX_TYPE/NUM_INSTANCES\n&quot;);</span>
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1698 </span>            :                 }
<span class="lineNum">    1699 </span>            :                 break;
<span class="lineNum">    1700 </span>            :         case PACKET3_DRAW_INDEX:
<span class="lineNum">    1701 </span>            :         {
<span class="lineNum">    1702 </span>            :                 uint64_t offset;
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX\n&quot;);</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1706 </span>            :                 }
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX\n&quot;);</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1711 </span>            :                 }
<span class="lineNum">    1712 </span>            : 
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                          idx_value +</span>
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1716 </span>            : 
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                 ib[idx+0] = offset;</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 ib[idx+1] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 r = r600_cs_track_check(p);</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1723 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1724 </span>            :                 }
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1726 </span>            :         }
<span class="lineNum">    1727 </span>            :         case PACKET3_DRAW_INDEX_AUTO:
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_AUTO\n&quot;);</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1731 </span>            :                 }
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :                 r = r600_cs_track_check(p);</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream %d\n&quot;, __func__, __LINE__, idx);</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1736 </span>            :                 }
<span class="lineNum">    1737 </span>            :                 break;
<span class="lineNum">    1738 </span>            :         case PACKET3_DRAW_INDEX_IMMD_BE:
<span class="lineNum">    1739 </span>            :         case PACKET3_DRAW_INDEX_IMMD:
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count &lt; 2) {</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_IMMD\n&quot;);</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1743 </span>            :                 }
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 r = r600_cs_track_check(p);</span>
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1748 </span>            :                 }
<span class="lineNum">    1749 </span>            :                 break;
<span class="lineNum">    1750 </span>            :         case PACKET3_WAIT_REG_MEM:
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 5) {</span>
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad WAIT_REG_MEM\n&quot;);</span>
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1754 </span>            :                 }
<span class="lineNum">    1755 </span>            :                 /* bit 4 is reg (0) or mem (1) */
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x10) {</span>
<span class="lineNum">    1757 </span>            :                         uint64_t offset;
<span class="lineNum">    1758 </span>            : 
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad WAIT_REG_MEM\n&quot;);</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1763 </span>            :                         }
<span class="lineNum">    1764 </span>            : 
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :                         offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                                  (radeon_get_ib_value(p, idx+1) &amp; 0xfffffff0) +</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :                                  ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1768 </span>            : 
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :                         ib[idx+1] = (ib[idx+1] &amp; 0x3) | (offset &amp; 0xfffffff0);</span>
<span class="lineNum">    1770 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :                 } else if (idx_value &amp; 0x100) {</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;cannot use PFP on REG wait\n&quot;);</span>
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1774 </span>            :                 }
<span class="lineNum">    1775 </span>            :                 break;
<span class="lineNum">    1776 </span>            :         case PACKET3_CP_DMA:
<span class="lineNum">    1777 </span>            :         {
<span class="lineNum">    1778 </span>            :                 u32 command, size;
<span class="lineNum">    1779 </span>            :                 u64 offset, tmp;
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad CP DMA\n&quot;);</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1783 </span>            :                 }
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :                 command = radeon_get_ib_value(p, idx+4);</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :                 size = command &amp; 0x1fffff;</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :                 if (command &amp; PACKET3_CP_DMA_CMD_SAS) {</span>
<span class="lineNum">    1787 </span>            :                         /* src address space is register */
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;CP DMA SAS not supported\n&quot;);</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1790 </span>            :                 } else {
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :                         if (command &amp; PACKET3_CP_DMA_CMD_SAIC) {</span>
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA SAIC only supported for registers\n&quot;);</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1794 </span>            :                         }
<span class="lineNum">    1795 </span>            :                         /* src address space is memory */
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad CP DMA SRC\n&quot;);</span>
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1800 </span>            :                         }
<span class="lineNum">    1801 </span>            : 
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                         tmp = radeon_get_ib_value(p, idx) +</span>
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :                                 ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1804 </span>            : 
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                         offset = reloc-&gt;gpu_offset + tmp;</span>
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                         if ((tmp + size) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;CP DMA src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    1809 </span>            :                                          tmp + size, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1811 </span>            :                         }
<span class="lineNum">    1812 </span>            : 
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :                         ib[idx] = offset;</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                         ib[idx+1] = (ib[idx+1] &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    1815 </span>            :                 }
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                 if (command &amp; PACKET3_CP_DMA_CMD_DAS) {</span>
<span class="lineNum">    1817 </span>            :                         /* dst address space is register */
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;CP DMA DAS not supported\n&quot;);</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1820 </span>            :                 } else {
<span class="lineNum">    1821 </span>            :                         /* dst address space is memory */
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                         if (command &amp; PACKET3_CP_DMA_CMD_DAIC) {</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA DAIC only supported for registers\n&quot;);</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1825 </span>            :                         }
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad CP DMA DST\n&quot;);</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1830 </span>            :                         }
<span class="lineNum">    1831 </span>            : 
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                         tmp = radeon_get_ib_value(p, idx+2) +</span>
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                                 ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1834 </span>            : 
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                         offset = reloc-&gt;gpu_offset + tmp;</span>
<span class="lineNum">    1836 </span>            : 
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                         if ((tmp + size) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;CP DMA dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    1839 </span>            :                                          tmp + size, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1841 </span>            :                         }
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                         ib[idx+2] = offset;</span>
<span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                         ib[idx+3] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1845 </span>            :                 }
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1847 </span>            :         }
<span class="lineNum">    1848 </span>            :         case PACKET3_SURFACE_SYNC:
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SURFACE_SYNC\n&quot;);</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1852 </span>            :                 }
<span class="lineNum">    1853 </span>            :                 /* 0xffffffff/0x0 is flush all cache flag */
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 if (radeon_get_ib_value(p, idx + 1) != 0xffffffff ||</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                     radeon_get_ib_value(p, idx + 2) != 0) {</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad SURFACE_SYNC\n&quot;);</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1860 </span>            :                         }
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                         ib[idx+2] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1863 </span>            :                 break;
<span class="lineNum">    1864 </span>            :         case PACKET3_EVENT_WRITE:
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 2 &amp;&amp; pkt-&gt;count != 0) {</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE\n&quot;);</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1868 </span>            :                 }
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count) {</span>
<span class="lineNum">    1870 </span>            :                         uint64_t offset;
<span class="lineNum">    1871 </span>            : 
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad EVENT_WRITE\n&quot;);</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1876 </span>            :                         }
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                         offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                                  (radeon_get_ib_value(p, idx+1) &amp; 0xfffffff8) +</span>
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                                  ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1880 </span>            : 
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                         ib[idx+1] = offset &amp; 0xfffffff8;</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1884 </span>            :                 break;
<span class="lineNum">    1885 </span>            :         case PACKET3_EVENT_WRITE_EOP:
<span class="lineNum">    1886 </span>            :         {
<span class="lineNum">    1887 </span>            :                 uint64_t offset;
<span class="lineNum">    1888 </span>            : 
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE_EOP\n&quot;);</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1892 </span>            :                 }
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE\n&quot;);</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1897 </span>            :                 }
<span class="lineNum">    1898 </span>            : 
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                          (radeon_get_ib_value(p, idx+1) &amp; 0xfffffffc) +</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1902 </span>            : 
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 ib[idx+1] = offset &amp; 0xfffffffc;</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 ib[idx+2] = (ib[idx+2] &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1906 </span>            :         }
<span class="lineNum">    1907 </span>            :         case PACKET3_SET_CONFIG_REG:
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CONFIG_REG_OFFSET;</span>
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CONFIG_REG_OFFSET) ||</span>
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CONFIG_REG_END) ||</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CONFIG_REG_END)) {</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad PACKET3_SET_CONFIG_REG\n&quot;);</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1915 </span>            :                 }
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; pkt-&gt;count; i++) {</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                         reg = start_reg + (4 * i);</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                         r = r600_cs_check_reg(p, reg, idx+1+i);</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    1921 </span>            :                 }
<span class="lineNum">    1922 </span>            :                 break;
<span class="lineNum">    1923 </span>            :         case PACKET3_SET_CONTEXT_REG:
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CONTEXT_REG_OFFSET;</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CONTEXT_REG_OFFSET) ||</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CONTEXT_REG_END) ||</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CONTEXT_REG_END)) {</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad PACKET3_SET_CONTEXT_REG\n&quot;);</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1931 </span>            :                 }
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; pkt-&gt;count; i++) {</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                         reg = start_reg + (4 * i);</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                         r = r600_cs_check_reg(p, reg, idx+1+i);</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    1937 </span>            :                 }
<span class="lineNum">    1938 </span>            :                 break;
<span class="lineNum">    1939 </span>            :         case PACKET3_SET_RESOURCE:
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count % 7) {</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1943 </span>            :                 }
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_RESOURCE_OFFSET;</span>
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_RESOURCE_OFFSET) ||</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_RESOURCE_END) ||</span>
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_RESOURCE_END)) {</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1951 </span>            :                 }
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; (pkt-&gt;count / 7); i++) {</span>
<span class="lineNum">    1953 </span>            :                         struct radeon_bo *texture, *mipmap;
<span class="lineNum">    1954 </span>            :                         u32 size, offset, base_offset, mip_offset;
<span class="lineNum">    1955 </span>            : 
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                         switch (G__SQ_VTX_CONSTANT_TYPE(radeon_get_ib_value(p, idx+(i*7)+6+1))) {</span>
<span class="lineNum">    1957 </span>            :                         case SQ_TEX_VTX_VALID_TEXTURE:
<span class="lineNum">    1958 </span>            :                                 /* tex base */
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    1963 </span>            :                                 }
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :                                 base_offset = (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :                                                 ib[idx+1+(i*7)+0] |= S_038000_TILE_MODE(V_038000_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                                         else if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                                                 ib[idx+1+(i*7)+0] |= S_038000_TILE_MODE(V_038000_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1970 </span>            :                                 }
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                                 texture = reloc-&gt;robj;</span>
<span class="lineNum">    1972 </span>            :                                 /* tex mip base */
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    1977 </span>            :                                 }
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                                 mip_offset = (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                                 mipmap = reloc-&gt;robj;</span>
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                                 r = r600_check_texture_resource(p,  idx+(i*7)+1,</span>
<span class="lineNum">    1981 </span>            :                                                                 texture, mipmap,
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                                                                 base_offset + radeon_get_ib_value(p, idx+1+(i*7)+2),</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :                                                                 mip_offset + radeon_get_ib_value(p, idx+1+(i*7)+3),</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                                                                 reloc-&gt;tiling_flags);</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :                                 if (r)</span>
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                                         return r;</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*7)+2] += base_offset;</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*7)+3] += mip_offset;</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1990 </span>            :                         case SQ_TEX_VTX_VALID_BUFFER:
<span class="lineNum">    1991 </span>            :                         {
<span class="lineNum">    1992 </span>            :                                 uint64_t offset64;
<span class="lineNum">    1993 </span>            :                                 /* vtx base */
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    1998 </span>            :                                 }
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                                 offset = radeon_get_ib_value(p, idx+1+(i*7)+0);</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                                 size = radeon_get_ib_value(p, idx+1+(i*7)+1) + 1;</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                                 if (p-&gt;rdev &amp;&amp; (size + offset) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2002 </span>            :                                         /* force size to size of the buffer */
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;vbo resource seems too big (%d) for the bo (%ld)\n&quot;,</span>
<span class="lineNum">    2004 </span>            :                                                  size + offset, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                                         ib[idx+1+(i*7)+1] = radeon_bo_size(reloc-&gt;robj) - offset;</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2007 </span>            : 
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                                 offset64 = reloc-&gt;gpu_offset + offset;</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*8)+0] = offset64;</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*8)+2] = (ib[idx+1+(i*8)+2] &amp; 0xffffff00) |</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                                                     (upper_32_bits(offset64) &amp; 0xff);</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2013 </span>            :                         }
<span class="lineNum">    2014 </span>            :                         case SQ_TEX_VTX_INVALID_TEXTURE:
<span class="lineNum">    2015 </span>            :                         case SQ_TEX_VTX_INVALID_BUFFER:
<span class="lineNum">    2016 </span>            :                         default:
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2019 </span>            :                         }
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2021 </span>            :                 break;
<span class="lineNum">    2022 </span>            :         case PACKET3_SET_ALU_CONST:
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 if (track-&gt;sq_config &amp; DX9_CONSTS) {</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                         start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_ALU_CONST_OFFSET;</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                         end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                         if ((start_reg &lt; PACKET3_SET_ALU_CONST_OFFSET) ||</span>
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                             (start_reg &gt;= PACKET3_SET_ALU_CONST_END) ||</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                             (end_reg &gt;= PACKET3_SET_ALU_CONST_END)) {</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad SET_ALU_CONST\n&quot;);</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2031 </span>            :                         }
<span class="lineNum">    2032 </span>            :                 }
<span class="lineNum">    2033 </span>            :                 break;
<span class="lineNum">    2034 </span>            :         case PACKET3_SET_BOOL_CONST:
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_BOOL_CONST_OFFSET;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_BOOL_CONST_OFFSET) ||</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_BOOL_CONST_END) ||</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_BOOL_CONST_END)) {</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_BOOL_CONST\n&quot;);</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2042 </span>            :                 }
<span class="lineNum">    2043 </span>            :                 break;
<span class="lineNum">    2044 </span>            :         case PACKET3_SET_LOOP_CONST:
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_LOOP_CONST_OFFSET;</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_LOOP_CONST_OFFSET) ||</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_LOOP_CONST_END) ||</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_LOOP_CONST_END)) {</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_LOOP_CONST\n&quot;);</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2052 </span>            :                 }
<span class="lineNum">    2053 </span>            :                 break;
<span class="lineNum">    2054 </span>            :         case PACKET3_SET_CTL_CONST:
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CTL_CONST_OFFSET;</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CTL_CONST_OFFSET) ||</span>
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CTL_CONST_END) ||</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CTL_CONST_END)) {</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_CTL_CONST\n&quot;);</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2062 </span>            :                 }
<span class="lineNum">    2063 </span>            :                 break;
<span class="lineNum">    2064 </span>            :         case PACKET3_SET_SAMPLER:
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count % 3) {</span>
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_SAMPLER\n&quot;);</span>
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2068 </span>            :                 }
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_SAMPLER_OFFSET;</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_SAMPLER_OFFSET) ||</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_SAMPLER_END) ||</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_SAMPLER_END)) {</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_SAMPLER\n&quot;);</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2076 </span>            :                 }
<span class="lineNum">    2077 </span>            :                 break;
<span class="lineNum">    2078 </span>            :         case PACKET3_STRMOUT_BASE_UPDATE:
<span class="lineNum">    2079 </span>            :                 /* RS780 and RS880 also need this */
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                 if (p-&gt;family &lt; CHIP_RS780) {</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;STRMOUT_BASE_UPDATE only supported on 7xx\n&quot;);</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2083 </span>            :                 }
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad STRMOUT_BASE_UPDATE packet count\n&quot;);</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2087 </span>            :                 }
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                 if (idx_value &gt; 3) {</span>
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad STRMOUT_BASE_UPDATE index\n&quot;);</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2091 </span>            :                 }
<span class="lineNum">    2092 </span>            :                 {
<span class="lineNum">    2093 </span>            :                         u64 offset;
<span class="lineNum">    2094 </span>            : 
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BASE_UPDATE reloc\n&quot;);</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2099 </span>            :                         }
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;robj != track-&gt;vgt_strmout_bo[idx_value]) {</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BASE_UPDATE, bo does not match\n&quot;);</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2104 </span>            :                         }
<span class="lineNum">    2105 </span>            : 
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+1) &lt;&lt; 8;</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                         if (offset != track-&gt;vgt_strmout_bo_offset[idx_value]) {</span>
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BASE_UPDATE, bo offset does not match: 0x%llx, 0x%x\n&quot;,</span>
<span class="lineNum">    2109 </span>            :                                           offset, track-&gt;vgt_strmout_bo_offset[idx_value]);
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2111 </span>            :                         }
<span class="lineNum">    2112 </span>            : 
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BASE_UPDATE bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2115 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2117 </span>            :                         }
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :                         ib[idx+1] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2120 </span>            :                 break;
<span class="lineNum">    2121 </span>            :         case PACKET3_SURFACE_BASE_UPDATE:
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                 if (p-&gt;family &gt;= CHIP_RV770 || p-&gt;family == CHIP_R600) {</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SURFACE_BASE_UPDATE\n&quot;);</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2125 </span>            :                 }
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count) {</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SURFACE_BASE_UPDATE\n&quot;);</span>
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2129 </span>            :                 }
<span class="lineNum">    2130 </span>            :                 break;
<span class="lineNum">    2131 </span>            :         case PACKET3_STRMOUT_BUFFER_UPDATE:
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE (invalid count)\n&quot;);</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2135 </span>            :                 }
<span class="lineNum">    2136 </span>            :                 /* Updating memory at DST_ADDRESS. */
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x1) {</span>
<span class="lineNum">    2138 </span>            :                         u64 offset;
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE (missing dst reloc)\n&quot;);</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2143 </span>            :                         }
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE dst bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2148 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2150 </span>            :                         }
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                         ib[idx+1] = offset;</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2155 </span>            :                 /* Reading data from SRC_ADDRESS. */
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 if (((idx_value &gt;&gt; 1) &amp; 0x3) == 2) {</span>
<span class="lineNum">    2157 </span>            :                         u64 offset;
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE (missing src reloc)\n&quot;);</span>
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2162 </span>            :                         }
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+3);</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE src bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2167 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2169 </span>            :                         }
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                         ib[idx+3] = offset;</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                         ib[idx+4] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2174 </span>            :                 break;
<span class="lineNum">    2175 </span>            :         case PACKET3_MEM_WRITE:
<span class="lineNum">    2176 </span>            :         {
<span class="lineNum">    2177 </span>            :                 u64 offset;
<span class="lineNum">    2178 </span>            : 
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE (invalid count)\n&quot;);</span>
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2182 </span>            :                 }
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE (missing reloc)\n&quot;);</span>
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2187 </span>            :                 }
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                 offset = radeon_get_ib_value(p, idx+0);</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 offset += ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff)) &lt;&lt; 32UL;</span>
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                 if (offset &amp; 0x7) {</span>
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE (address not qwords aligned)\n&quot;);</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2193 </span>            :                 }
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                 if ((offset + 8) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2196 </span>            :                                   offset + 8, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2198 </span>            :                 }
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                 offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :                 ib[idx+0] = offset;</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                 ib[idx+1] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2203 </span>            :         }
<span class="lineNum">    2204 </span>            :         case PACKET3_COPY_DW:
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad COPY_DW (invalid count)\n&quot;);</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2208 </span>            :                 }
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x1) {</span>
<span class="lineNum">    2210 </span>            :                         u64 offset;
<span class="lineNum">    2211 </span>            :                         /* SRC is memory. */
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW (missing src reloc)\n&quot;);</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2216 </span>            :                         }
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW src bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2221 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2223 </span>            :                         }
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                         ib[idx+1] = offset;</span>
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2228 </span>            :                         /* SRC is a reg. */
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                         reg = radeon_get_ib_value(p, idx+1) &lt;&lt; 2;</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                         if (!r600_is_safe_reg(p, reg, idx+1))</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2232 </span>            :                 }
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x2) {</span>
<span class="lineNum">    2234 </span>            :                         u64 offset;
<span class="lineNum">    2235 </span>            :                         /* DST is memory. */
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, r600_nomm);</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW (missing dst reloc)\n&quot;);</span>
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2240 </span>            :                         }
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+3);</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW dst bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2245 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2247 </span>            :                         }
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                         ib[idx+3] = offset;</span>
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                         ib[idx+4] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2252 </span>            :                         /* DST is a reg. */
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                         reg = radeon_get_ib_value(p, idx+3) &lt;&lt; 2;</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                         if (!r600_is_safe_reg(p, reg, idx+3))</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2256 </span>            :                 }
<span class="lineNum">    2257 </span>            :                 break;
<span class="lineNum">    2258 </span>            :         case PACKET3_NOP:
<span class="lineNum">    2259 </span>            :                 break;
<span class="lineNum">    2260 </span>            :         default:
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Packet3 opcode %x not supported\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2263 </span>            :         }
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2265"><span class="lineNum">    2265 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 : int r600_cs_parse(struct radeon_cs_parser *p)</span>
<span class="lineNum">    2268 </span>            : {
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet pkt;</span>
<span class="lineNum">    2270 </span>            :         struct r600_cs_track *track;
<span class="lineNum">    2271 </span>            :         int r;
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         if (p-&gt;track == NULL) {</span>
<span class="lineNum">    2274 </span>            :                 /* initialize tracker, we are in kms */
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                 track = kzalloc(sizeof(*track), GFP_KERNEL);</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                 if (track == NULL)</span>
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                 r600_cs_track_init(track);</span>
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_RV770) {</span>
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :                         track-&gt;npipes = p-&gt;rdev-&gt;config.r600.tiling_npipes;</span>
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :                         track-&gt;nbanks = p-&gt;rdev-&gt;config.r600.tiling_nbanks;</span>
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :                         track-&gt;group_size = p-&gt;rdev-&gt;config.r600.tiling_group_size;</span>
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                 } else if (p-&gt;rdev-&gt;family &lt;= CHIP_RV740) {</span>
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                         track-&gt;npipes = p-&gt;rdev-&gt;config.rv770.tiling_npipes;</span>
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                         track-&gt;nbanks = p-&gt;rdev-&gt;config.rv770.tiling_nbanks;</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                         track-&gt;group_size = p-&gt;rdev-&gt;config.rv770.tiling_group_size;</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :                 p-&gt;track = track;</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_parse(p, &amp;pkt, p-&gt;idx);</span>
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 :                         kfree(p-&gt;track);</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                         p-&gt;track = NULL;</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2296 </span>            :                 }
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                 p-&gt;idx += pkt.count + 2;</span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                 switch (pkt.type) {</span>
<span class="lineNum">    2299 </span>            :                 case RADEON_PACKET_TYPE0:
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                         r = r600_cs_parse_packet0(p, &amp;pkt);</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2302 </span>            :                 case RADEON_PACKET_TYPE2:
<span class="lineNum">    2303 </span>            :                         break;
<span class="lineNum">    2304 </span>            :                 case RADEON_PACKET_TYPE3:
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                         r = r600_packet3_check(p, &amp;pkt);</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2307 </span>            :                 default:
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d !\n&quot;, pkt.type);</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                         kfree(p-&gt;track);</span>
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                         p-&gt;track = NULL;</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2312 </span>            :                 }
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                         kfree(p-&gt;track);</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                         p-&gt;track = NULL;</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2317 </span>            :                 }
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :         } while (p-&gt;idx &lt; p-&gt;chunk_ib-&gt;length_dw);</span>
<span class="lineNum">    2319 </span>            : #if 0
<span class="lineNum">    2320 </span>            :         for (r = 0; r &lt; p-&gt;ib.length_dw; r++) {
<span class="lineNum">    2321 </span>            :                 printk(KERN_INFO &quot;%05d  0x%08X\n&quot;, r, p-&gt;ib.ptr[r]);
<span class="lineNum">    2322 </span>            :                 mdelay(1);
<span class="lineNum">    2323 </span>            :         }
<span class="lineNum">    2324 </span>            : #endif
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :         kfree(p-&gt;track);</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         p-&gt;track = NULL;</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2329 </span>            : 
<span class="lineNum">    2330 </span>            : #ifdef CONFIG_DRM_RADEON_UMS
<span class="lineNum">    2331 </span>            : 
<span class="lineNum">    2332 </span>            : /**
<span class="lineNum">    2333 </span>            :  * cs_parser_fini() - clean parser states
<span class="lineNum">    2334 </span>            :  * @parser:     parser structure holding parsing context.
<span class="lineNum">    2335 </span>            :  * @error:      error number
<span class="lineNum">    2336 </span>            :  *
<span class="lineNum">    2337 </span>            :  * If error is set than unvalidate buffer, otherwise just free memory
<span class="lineNum">    2338 </span>            :  * used by parsing context.
<span class="lineNum">    2339 </span>            :  **/
<span class="lineNum">    2340 </span>            : static void r600_cs_parser_fini(struct radeon_cs_parser *parser, int error)
<span class="lineNum">    2341 </span>            : {
<span class="lineNum">    2342 </span>            :         unsigned i;
<span class="lineNum">    2343 </span>            : 
<span class="lineNum">    2344 </span>            :         kfree(parser-&gt;relocs);
<span class="lineNum">    2345 </span>            :         for (i = 0; i &lt; parser-&gt;nchunks; i++)
<span class="lineNum">    2346 </span>            :                 drm_free_large(parser-&gt;chunks[i].kdata);
<span class="lineNum">    2347 </span>            :         kfree(parser-&gt;chunks);
<span class="lineNum">    2348 </span>            :         kfree(parser-&gt;chunks_array);
<span class="lineNum">    2349 </span>            : }
<span class="lineNum">    2350 </span>            : 
<span class="lineNum">    2351 </span>            : static int r600_cs_parser_relocs_legacy(struct radeon_cs_parser *p)
<span class="lineNum">    2352 </span>            : {
<span class="lineNum">    2353 </span>            :         if (p-&gt;chunk_relocs == NULL) {
<span class="lineNum">    2354 </span>            :                 return 0;
<span class="lineNum">    2355 </span>            :         }
<span class="lineNum">    2356 </span>            :         p-&gt;relocs = kzalloc(sizeof(struct radeon_bo_list), GFP_KERNEL);
<span class="lineNum">    2357 </span>            :         if (p-&gt;relocs == NULL) {
<span class="lineNum">    2358 </span>            :                 return -ENOMEM;
<span class="lineNum">    2359 </span>            :         }
<span class="lineNum">    2360 </span>            :         return 0;
<span class="lineNum">    2361 </span>            : }
<span class="lineNum">    2362 </span>            : 
<span class="lineNum">    2363 </span>            : int r600_cs_legacy(struct drm_device *dev, void *data, struct drm_file *filp,
<span class="lineNum">    2364 </span>            :                         unsigned family, u32 *ib, int *l)
<span class="lineNum">    2365 </span>            : {
<span class="lineNum">    2366 </span>            :         struct radeon_cs_parser parser;
<span class="lineNum">    2367 </span>            :         struct radeon_cs_chunk *ib_chunk;
<span class="lineNum">    2368 </span>            :         struct r600_cs_track *track;
<span class="lineNum">    2369 </span>            :         int r;
<span class="lineNum">    2370 </span>            : 
<span class="lineNum">    2371 </span>            :         /* initialize tracker */
<span class="lineNum">    2372 </span>            :         track = kzalloc(sizeof(*track), GFP_KERNEL);
<span class="lineNum">    2373 </span>            :         if (track == NULL)
<span class="lineNum">    2374 </span>            :                 return -ENOMEM;
<span class="lineNum">    2375 </span>            :         r600_cs_track_init(track);
<span class="lineNum">    2376 </span>            :         r600_cs_legacy_get_tiling_conf(dev, &amp;track-&gt;npipes, &amp;track-&gt;nbanks, &amp;track-&gt;group_size);
<span class="lineNum">    2377 </span>            :         /* initialize parser */
<span class="lineNum">    2378 </span>            :         memset(&amp;parser, 0, sizeof(struct radeon_cs_parser));
<span class="lineNum">    2379 </span>            :         parser.filp = filp;
<span class="lineNum">    2380 </span>            :         parser.dev = &amp;dev-&gt;pdev-&gt;dev;
<span class="lineNum">    2381 </span>            :         parser.rdev = NULL;
<span class="lineNum">    2382 </span>            :         parser.family = family;
<span class="lineNum">    2383 </span>            :         parser.track = track;
<span class="lineNum">    2384 </span>            :         parser.ib.ptr = ib;
<span class="lineNum">    2385 </span>            :         r = radeon_cs_parser_init(&amp;parser, data);
<span class="lineNum">    2386 </span>            :         if (r) {
<span class="lineNum">    2387 </span>            :                 DRM_ERROR(&quot;Failed to initialize parser !\n&quot;);
<span class="lineNum">    2388 </span>            :                 r600_cs_parser_fini(&amp;parser, r);
<span class="lineNum">    2389 </span>            :                 return r;
<span class="lineNum">    2390 </span>            :         }
<span class="lineNum">    2391 </span>            :         r = r600_cs_parser_relocs_legacy(&amp;parser);
<span class="lineNum">    2392 </span>            :         if (r) {
<span class="lineNum">    2393 </span>            :                 DRM_ERROR(&quot;Failed to parse relocation !\n&quot;);
<span class="lineNum">    2394 </span>            :                 r600_cs_parser_fini(&amp;parser, r);
<span class="lineNum">    2395 </span>            :                 return r;
<span class="lineNum">    2396 </span>            :         }
<span class="lineNum">    2397 </span>            :         /* Copy the packet into the IB, the parser will read from the
<span class="lineNum">    2398 </span>            :          * input memory (cached) and write to the IB (which can be
<span class="lineNum">    2399 </span>            :          * uncached). */
<span class="lineNum">    2400 </span>            :         ib_chunk = parser.chunk_ib;
<span class="lineNum">    2401 </span>            :         parser.ib.length_dw = ib_chunk-&gt;length_dw;
<span class="lineNum">    2402 </span>            :         *l = parser.ib.length_dw;
<span class="lineNum">    2403 </span>            :         if (copy_from_user(ib, ib_chunk-&gt;user_ptr, ib_chunk-&gt;length_dw * 4)) {
<span class="lineNum">    2404 </span>            :                 r = -EFAULT;
<span class="lineNum">    2405 </span>            :                 r600_cs_parser_fini(&amp;parser, r);
<span class="lineNum">    2406 </span>            :                 return r;
<span class="lineNum">    2407 </span>            :         }
<span class="lineNum">    2408 </span>            :         r = r600_cs_parse(&amp;parser);
<span class="lineNum">    2409 </span>            :         if (r) {
<span class="lineNum">    2410 </span>            :                 DRM_ERROR(&quot;Invalid command stream !\n&quot;);
<span class="lineNum">    2411 </span>            :                 r600_cs_parser_fini(&amp;parser, r);
<span class="lineNum">    2412 </span>            :                 return r;
<span class="lineNum">    2413 </span>            :         }
<span class="lineNum">    2414 </span>            :         r600_cs_parser_fini(&amp;parser, r);
<span class="lineNum">    2415 </span>            :         return r;
<span class="lineNum">    2416 </span>            : }
<span class="lineNum">    2417 </span>            : 
<span class="lineNum">    2418 </span>            : void r600_cs_legacy_init(void)
<span class="lineNum">    2419 </span>            : {
<span class="lineNum">    2420 </span>            :         r600_nomm = 1;
<span class="lineNum">    2421 </span>            : }
<span class="lineNum">    2422 </span>            : 
<span class="lineNum">    2423 </span>            : #endif
<span class="lineNum">    2424 </span>            : 
<span class="lineNum">    2425 </span>            : /*
<span class="lineNum">    2426 </span>            :  *  DMA
<span class="lineNum">    2427 </span>            :  */
<span class="lineNum">    2428 </span>            : /**
<span class="lineNum">    2429 </span>            :  * r600_dma_cs_next_reloc() - parse next reloc
<span class="lineNum">    2430 </span>            :  * @p:          parser structure holding parsing context.
<span class="lineNum">    2431 </span>            :  * @cs_reloc:           reloc informations
<span class="lineNum">    2432 </span>            :  *
<span class="lineNum">    2433 </span>            :  * Return the next reloc, do bo validation and compute
<a name="2434"><span class="lineNum">    2434 </span>            :  * GPU offset using the provided start.</a>
<span class="lineNum">    2435 </span>            :  **/
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 : int r600_dma_cs_next_reloc(struct radeon_cs_parser *p,</span>
<span class="lineNum">    2437 </span>            :                            struct radeon_bo_list **cs_reloc)
<span class="lineNum">    2438 </span>            : {
<span class="lineNum">    2439 </span>            :         struct radeon_cs_chunk *relocs_chunk;
<span class="lineNum">    2440 </span>            :         unsigned idx;
<span class="lineNum">    2441 </span>            : 
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :         *cs_reloc = NULL;</span>
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :         if (p-&gt;chunk_relocs == NULL) {</span>
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;No relocation chunk !\n&quot;);</span>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2446 </span>            :         }
<span class="lineNum">    2447 </span>            :         relocs_chunk = p-&gt;chunk_relocs;
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :         idx = p-&gt;dma_reloc_idx;</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :         if (idx &gt;= p-&gt;nrelocs) {</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Relocs at %d after relocations chunk end %d !\n&quot;,</span>
<span class="lineNum">    2451 </span>            :                           idx, p-&gt;nrelocs);
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2453 </span>            :         }
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :         *cs_reloc = &amp;p-&gt;relocs[idx];</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :         p-&gt;dma_reloc_idx++;</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2458 </span>            : 
<span class="lineNum">    2459 </span>            : #define GET_DMA_CMD(h) (((h) &amp; 0xf0000000) &gt;&gt; 28)
<span class="lineNum">    2460 </span>            : #define GET_DMA_COUNT(h) ((h) &amp; 0x0000ffff)
<span class="lineNum">    2461 </span>            : #define GET_DMA_T(h) (((h) &amp; 0x00800000) &gt;&gt; 23)
<span class="lineNum">    2462 </span>            : 
<span class="lineNum">    2463 </span>            : /**
<span class="lineNum">    2464 </span>            :  * r600_dma_cs_parse() - parse the DMA IB
<span class="lineNum">    2465 </span>            :  * @p:          parser structure holding parsing context.
<span class="lineNum">    2466 </span>            :  *
<span class="lineNum">    2467 </span>            :  * Parses the DMA IB from the CS ioctl and updates
<span class="lineNum">    2468 </span>            :  * the GPU addresses based on the reloc information and
<span class="lineNum">    2469 </span>            :  * checks for errors. (R6xx-R7xx)
<a name="2470"><span class="lineNum">    2470 </span>            :  * Returns 0 for success and an error on failure.</a>
<span class="lineNum">    2471 </span>            :  **/
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 : int r600_dma_cs_parse(struct radeon_cs_parser *p)</span>
<span class="lineNum">    2473 </span>            : {
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :         struct radeon_cs_chunk *ib_chunk = p-&gt;chunk_ib;</span>
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *src_reloc, *dst_reloc;</span>
<span class="lineNum">    2476 </span>            :         u32 header, cmd, count, tiled;
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         volatile u32 *ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    2478 </span>            :         u32 idx, idx_value;
<span class="lineNum">    2479 </span>            :         u64 src_offset, dst_offset;
<span class="lineNum">    2480 </span>            :         int r;
<span class="lineNum">    2481 </span>            : 
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    2483 </span><span class="lineNoCov">          0 :                 if (p-&gt;idx &gt;= ib_chunk-&gt;length_dw) {</span>
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Can not parse packet at %d after CS end %d !\n&quot;,</span>
<span class="lineNum">    2485 </span>            :                                   p-&gt;idx, ib_chunk-&gt;length_dw);
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2487 </span>            :                 }
<span class="lineNum">    2488 </span>            :                 idx = p-&gt;idx;
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :                 header = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 cmd = GET_DMA_CMD(header);</span>
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 :                 count = GET_DMA_COUNT(header);</span>
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                 tiled = GET_DMA_T(header);</span>
<span class="lineNum">    2493 </span>            : 
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                 switch (cmd) {</span>
<span class="lineNum">    2495 </span>            :                 case DMA_PACKET_WRITE:
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;dst_reloc);</span>
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_WRITE\n&quot;);</span>
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2500 </span>            :                         }
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                         if (tiled) {</span>
<span class="lineNum">    2502 </span>            :                                 dst_offset = radeon_get_ib_value(p, idx+1);
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :                                 dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += count + 5;</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    2508 </span>            :                                 dst_offset = radeon_get_ib_value(p, idx+1);
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                                 dst_offset |= ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2510 </span>            : 
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += count + 3;</span>
<span class="lineNum">    2514 </span>            :                         }
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :                         if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;DMA write buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2517 </span>            :                                          dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2519 </span>            :                         }
<span class="lineNum">    2520 </span>            :                         break;
<span class="lineNum">    2521 </span>            :                 case DMA_PACKET_COPY:
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;src_reloc);</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2526 </span>            :                         }
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;dst_reloc);</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2531 </span>            :                         }
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :                         if (tiled) {</span>
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                                 idx_value = radeon_get_ib_value(p, idx + 2);</span>
<span class="lineNum">    2534 </span>            :                                 /* detile bit */
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                                 if (idx_value &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    2536 </span>            :                                         /* tiled src, linear dst */
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :                                         src_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :                                         src_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(src_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2540 </span>            : 
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+5);</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+6) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                                         ib[idx+5] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :                                         ib[idx+6] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2546 </span>            :                                         /* linear src, tiled dst */
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                                         src_offset = radeon_get_ib_value(p, idx+5);</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                                         src_offset |= ((u64)(radeon_get_ib_value(p, idx+6) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                                         ib[idx+5] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :                                         ib[idx+6] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2551 </span>            : 
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                                         dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2555 </span>            :                                 }
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 7;</span>
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :                                 if (p-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    2559 </span>            :                                         src_offset = radeon_get_ib_value(p, idx+2);
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                                         src_offset |= ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :                                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2563 </span>            : 
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :                                         ib[idx+2] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :                                         ib[idx+3] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :                                         ib[idx+4] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2568 </span><span class="lineNoCov">          0 :                                         p-&gt;idx += 5;</span>
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2570 </span>            :                                         src_offset = radeon_get_ib_value(p, idx+2);
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :                                         src_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :                                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff0000)) &lt;&lt; 16;</span>
<span class="lineNum">    2574 </span>            : 
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :                                         ib[idx+2] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :                                         ib[idx+3] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :                                         ib[idx+3] += (upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff) &lt;&lt; 16;</span>
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :                                         p-&gt;idx += 4;</span>
<span class="lineNum">    2580 </span>            :                                 }
<span class="lineNum">    2581 </span>            :                         }
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :                         if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;DMA copy src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2584 </span>            :                                          src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2586 </span>            :                         }
<span class="lineNum">    2587 </span><span class="lineNoCov">          0 :                         if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;DMA write dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2589 </span>            :                                          dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2591 </span>            :                         }
<span class="lineNum">    2592 </span>            :                         break;
<span class="lineNum">    2593 </span>            :                 case DMA_PACKET_CONSTANT_FILL:
<span class="lineNum">    2594 </span><span class="lineNoCov">          0 :                         if (p-&gt;family &lt; CHIP_RV770) {</span>
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Constant Fill is 7xx only !\n&quot;);</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2597 </span>            :                         }
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;dst_reloc);</span>
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_WRITE\n&quot;);</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2602 </span>            :                         }
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0x00ff0000)) &lt;&lt; 16;</span>
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                         if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;DMA constant fill buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2607 </span>            :                                          dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2609 </span>            :                         }
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :                         ib[idx+3] += (upper_32_bits(dst_reloc-&gt;gpu_offset) &lt;&lt; 16) &amp; 0x00ff0000;</span>
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :                         p-&gt;idx += 4;</span>
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2614 </span>            :                 case DMA_PACKET_NOP:
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :                         p-&gt;idx += 1;</span>
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2617 </span>            :                 default:
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d at %d !\n&quot;, cmd, idx);</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2620 </span>            :                 }
<span class="lineNum">    2621 </span><span class="lineNoCov">          0 :         } while (p-&gt;idx &lt; p-&gt;chunk_ib-&gt;length_dw);</span>
<span class="lineNum">    2622 </span>            : #if 0
<span class="lineNum">    2623 </span>            :         for (r = 0; r &lt; p-&gt;ib-&gt;length_dw; r++) {
<span class="lineNum">    2624 </span>            :                 printk(KERN_INFO &quot;%05d  0x%08X\n&quot;, r, p-&gt;ib.ptr[r]);
<span class="lineNum">    2625 </span>            :                 mdelay(1);
<span class="lineNum">    2626 </span>            :         }
<span class="lineNum">    2627 </span>            : #endif
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
