
ra_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd5c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  0800cf00  0800cf00  0000df00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d580  0800d580  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d580  0800d580  0000e580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d588  0800d588  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d588  0800d588  0000e588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d58c  0800d58c  0000e58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d590  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005174  200001d8  0800d768  0000f1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000534c  0800d768  0000f34c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030370  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006235  00000000  00000000  0003f578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00018379  00000000  00000000  000457ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001758  00000000  00000000  0005db28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000028e7  00000000  00000000  0005f280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d612  00000000  00000000  00061b67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00032703  00000000  00000000  0007f179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a026f  00000000  00000000  000b187c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  00151aeb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005bc0  00000000  00000000  00151ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00157768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001577d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cee4 	.word	0x0800cee4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800cee4 	.word	0x0800cee4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <App_InitMotors>:

/*🥊🥊🥊 Motors 🥊🥊🥊*/
STEPMOTOR_HandleTypeDef appStepMotors[NUM_MOTORS];
STEPMOTOR_StatusTypeDef appStepMotorStatus;

void App_InitMotors(void) {
 8001030:	b508      	push	{r3, lr}
    for (int i = 0; i < NUM_MOTORS; i++) {
        appStepMotorStatus = STEPMOTOR_Init(&appStepMotors[i], i);
 8001032:	4803      	ldr	r0, [pc, #12]	@ (8001040 <App_InitMotors+0x10>)
 8001034:	2100      	movs	r1, #0
 8001036:	f000 f955 	bl	80012e4 <STEPMOTOR_Init>
 800103a:	4b02      	ldr	r3, [pc, #8]	@ (8001044 <App_InitMotors+0x14>)
 800103c:	7018      	strb	r0, [r3, #0]
    }
}
 800103e:	bd08      	pop	{r3, pc}
 8001040:	200003ac 	.word	0x200003ac
 8001044:	200003a8 	.word	0x200003a8

08001048 <MultivariablePID_Init>:
 *      Author: omart
 */

#include "PID_Control.h"

void MultivariablePID_Init(MultivariablePID *pid) {
 8001048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i = 0; i < NUM_JOINTS*NUM_JOINTS; i++) {
		pid->Kp_data[i] = 0.0f;
 800104c:	22c0      	movs	r2, #192	@ 0xc0
 800104e:	2100      	movs	r1, #0
void MultivariablePID_Init(MultivariablePID *pid) {
 8001050:	4604      	mov	r4, r0
		pid->Kp_data[i] = 0.0f;
 8001052:	f009 f951 	bl	800a2f8 <memset>
		pid->Ki_data[i] = 0.0f;
		pid->Kd_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->Kp_mat), NUM_JOINTS, NUM_JOINTS, pid->Kp_data);
 8001056:	2204      	movs	r2, #4
 8001058:	4623      	mov	r3, r4
 800105a:	4611      	mov	r1, r2
 800105c:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8001060:	f007 fb78 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Ki_mat), NUM_JOINTS, NUM_JOINTS, pid->Ki_data);
 8001064:	2204      	movs	r2, #4
 8001066:	4611      	mov	r1, r2
 8001068:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800106c:	f104 00c8 	add.w	r0, r4, #200	@ 0xc8
 8001070:	f007 fb70 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Kd_mat), NUM_JOINTS, NUM_JOINTS, pid->Kd_data);
 8001074:	2204      	movs	r2, #4
 8001076:	4611      	mov	r1, r2
 8001078:	f104 0380 	add.w	r3, r4, #128	@ 0x80
 800107c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001080:	f007 fb68 	bl	8008754 <arm_mat_init_f32>

	// Initialize data arrays to zero
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = 2048.0f;
		pid->meas_data[i] = 0.0f;
 8001084:	f04f 0820 	mov.w	r8, #32
		pid->setpoint_data[i] = 2048.0f;
 8001088:	f04f 438a 	mov.w	r3, #1157627904	@ 0x45000000
 800108c:	f104 07e8 	add.w	r7, r4, #232	@ 0xe8
 8001090:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8001094:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
 8001098:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 800109c:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
		pid->meas_data[i] = 0.0f;
 80010a0:	4642      	mov	r2, r8
 80010a2:	f504 7690 	add.w	r6, r4, #288	@ 0x120
 80010a6:	2100      	movs	r1, #0
 80010a8:	4638      	mov	r0, r7
 80010aa:	f009 f925 	bl	800a2f8 <memset>
 80010ae:	f504 75b4 	add.w	r5, r4, #360	@ 0x168
		pid->output_data[i] = 0.0f;

		pid->error_data[i] = 0.0f;
 80010b2:	2230      	movs	r2, #48	@ 0x30
 80010b4:	2100      	movs	r1, #0
 80010b6:	4630      	mov	r0, r6
 80010b8:	f009 f91e 	bl	800a2f8 <memset>
		pid->error_sum_data[i] = 0.0f;
		pid->error_prev_data[i] = 0.0f;

		pid->temp1_N_1_data[i] = 0.0f;
 80010bc:	4642      	mov	r2, r8
 80010be:	2100      	movs	r1, #0
 80010c0:	4628      	mov	r0, r5
 80010c2:	f009 f919 	bl	800a2f8 <memset>
		pid->temp2_N_1_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 80010c6:	f104 03d8 	add.w	r3, r4, #216	@ 0xd8
 80010ca:	f504 7084 	add.w	r0, r4, #264	@ 0x108
 80010ce:	2201      	movs	r2, #1
 80010d0:	2104      	movs	r1, #4
 80010d2:	f007 fb3f 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->meas_mat), NUM_JOINTS, 1, pid->meas_data);
 80010d6:	463b      	mov	r3, r7
 80010d8:	f504 7088 	add.w	r0, r4, #272	@ 0x110
 80010dc:	2201      	movs	r2, #1
 80010de:	2104      	movs	r1, #4
 80010e0:	f007 fb38 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->output_mat), NUM_JOINTS, 1, pid->output_data);
 80010e4:	f104 03f8 	add.w	r3, r4, #248	@ 0xf8
 80010e8:	f504 708c 	add.w	r0, r4, #280	@ 0x118
 80010ec:	2201      	movs	r2, #1
 80010ee:	2104      	movs	r1, #4
 80010f0:	f007 fb30 	bl	8008754 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->error_mat), NUM_JOINTS, 1, pid->error_data);
 80010f4:	4633      	mov	r3, r6
 80010f6:	f504 70a8 	add.w	r0, r4, #336	@ 0x150
 80010fa:	2201      	movs	r2, #1
 80010fc:	2104      	movs	r1, #4
 80010fe:	f007 fb29 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_sum_mat), NUM_JOINTS, 1, pid->error_sum_data);
 8001102:	f504 7398 	add.w	r3, r4, #304	@ 0x130
 8001106:	f504 70ac 	add.w	r0, r4, #344	@ 0x158
 800110a:	2201      	movs	r2, #1
 800110c:	2104      	movs	r1, #4
 800110e:	f007 fb21 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_prev_mat), NUM_JOINTS, 1, pid->error_prev_data);
 8001112:	f504 73a0 	add.w	r3, r4, #320	@ 0x140
 8001116:	f504 70b0 	add.w	r0, r4, #352	@ 0x160
 800111a:	2201      	movs	r2, #1
 800111c:	2104      	movs	r1, #4
 800111e:	f007 fb19 	bl	8008754 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->temp1_N_1_mat), NUM_JOINTS, 1, pid->temp1_N_1_data);
 8001122:	462b      	mov	r3, r5
 8001124:	f504 70c4 	add.w	r0, r4, #392	@ 0x188
 8001128:	2201      	movs	r2, #1
 800112a:	2104      	movs	r1, #4
 800112c:	f007 fb12 	bl	8008754 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 8001130:	f504 73bc 	add.w	r3, r4, #376	@ 0x178
 8001134:	f504 70c8 	add.w	r0, r4, #400	@ 0x190
 8001138:	2201      	movs	r2, #1
}
 800113a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 800113e:	2104      	movs	r1, #4
 8001140:	f007 bb08 	b.w	8008754 <arm_mat_init_f32>

08001144 <AS5600_MUX_Init>:
 */

#include "AS5600_Mux.h"

AS5600_MUX_StatusTypeDef AS5600_MUX_Init(AS5600_MUX_HandleTypeDef *handle, uint8_t num_of_sensors) {
    if (!handle || num_of_sensors > AS5600_MUX_MAX_CHANNELS) return AS5600_MUX_ERROR;
 8001144:	b108      	cbz	r0, 800114a <AS5600_MUX_Init+0x6>
 8001146:	2908      	cmp	r1, #8
 8001148:	d901      	bls.n	800114e <AS5600_MUX_Init+0xa>
 800114a:	2001      	movs	r0, #1
    handle->num_channels = num_of_sensors;
    memset(handle->channel_states, AS5600_MUX_NONE, AS5600_MUX_MAX_CHANNELS * sizeof(AS5600_MUX_StatusTypeDef));
    memset(handle->channel_raw_values, AS5600_MUX_DEFAULT_HANDLE, AS5600_MUX_MAX_CHANNELS * sizeof(uint16_t));

    return AS5600_MUX_OK;
}
 800114c:	4770      	bx	lr
    memset(handle->channel_raw_values, AS5600_MUX_DEFAULT_HANDLE, AS5600_MUX_MAX_CHANNELS * sizeof(uint16_t));
 800114e:	2300      	movs	r3, #0
    memset(handle->channel_states, AS5600_MUX_NONE, AS5600_MUX_MAX_CHANNELS * sizeof(AS5600_MUX_StatusTypeDef));
 8001150:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
    handle->is_initialized = AS5600_MUX_INITIALIZED;
 8001154:	f04f 0c01 	mov.w	ip, #1
 8001158:	f880 c000 	strb.w	ip, [r0]
    handle->num_channels = num_of_sensors;
 800115c:	7041      	strb	r1, [r0, #1]
    memset(handle->channel_states, AS5600_MUX_NONE, AS5600_MUX_MAX_CHANNELS * sizeof(AS5600_MUX_StatusTypeDef));
 800115e:	f8c0 2002 	str.w	r2, [r0, #2]
 8001162:	f8c0 2006 	str.w	r2, [r0, #6]
    memset(handle->channel_raw_values, AS5600_MUX_DEFAULT_HANDLE, AS5600_MUX_MAX_CHANNELS * sizeof(uint16_t));
 8001166:	f8c0 300a 	str.w	r3, [r0, #10]
 800116a:	f8c0 300e 	str.w	r3, [r0, #14]
 800116e:	f8c0 3012 	str.w	r3, [r0, #18]
 8001172:	f8c0 3016 	str.w	r3, [r0, #22]
    return AS5600_MUX_OK;
 8001176:	4618      	mov	r0, r3
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <AS5600_MUX_ReadAllPolling>:

AS5600_MUX_StatusTypeDef AS5600_MUX_ReadAllPolling(AS5600_MUX_HandleTypeDef *handle) {
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 800117c:	2800      	cmp	r0, #0
 800117e:	d04b      	beq.n	8001218 <AS5600_MUX_ReadAllPolling+0x9c>
AS5600_MUX_StatusTypeDef AS5600_MUX_ReadAllPolling(AS5600_MUX_HandleTypeDef *handle) {
 8001180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 8001184:	7803      	ldrb	r3, [r0, #0]
AS5600_MUX_StatusTypeDef AS5600_MUX_ReadAllPolling(AS5600_MUX_HandleTypeDef *handle) {
 8001186:	b086      	sub	sp, #24
 8001188:	4606      	mov	r6, r0
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 800118a:	2b00      	cmp	r3, #0
 800118c:	d040      	beq.n	8001210 <AS5600_MUX_ReadAllPolling+0x94>

    uint8_t channel_select = 1;
    uint8_t buffer[2];

	for (int i=0; i<handle->num_channels; i++) {
 800118e:	7843      	ldrb	r3, [r0, #1]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d039      	beq.n	8001208 <AS5600_MUX_ReadAllPolling+0x8c>
		channel_select = (1 << i);

		// Switch channel
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK) {
 8001194:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800121c <AS5600_MUX_ReadAllPolling+0xa0>
 8001198:	f100 0708 	add.w	r7, r0, #8
 800119c:	1c85      	adds	r5, r0, #2
	for (int i=0; i<handle->num_channels; i++) {
 800119e:	2400      	movs	r4, #0
		channel_select = (1 << i);
 80011a0:	f04f 0801 	mov.w	r8, #1
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK) {
 80011a4:	f04f 090a 	mov.w	r9, #10
 80011a8:	e00b      	b.n	80011c2 <AS5600_MUX_ReadAllPolling+0x46>
			handle->channel_states[i] = AS5600_MUX_ERROR;
 80011aa:	f885 8000 	strb.w	r8, [r5]
	for (int i=0; i<handle->num_channels; i++) {
 80011ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
			handle->channel_raw_values[i] = AS5600_MUX_DEFAULT_HANDLE;
 80011b2:	f827 3f02 	strh.w	r3, [r7, #2]!
	for (int i=0; i<handle->num_channels; i++) {
 80011b6:	7873      	ldrb	r3, [r6, #1]
 80011b8:	3401      	adds	r4, #1
 80011ba:	42a3      	cmp	r3, r4
 80011bc:	f105 0501 	add.w	r5, r5, #1
 80011c0:	dd22      	ble.n	8001208 <AS5600_MUX_ReadAllPolling+0x8c>
		channel_select = (1 << i);
 80011c2:	fa08 fc04 	lsl.w	ip, r8, r4
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK) {
 80011c6:	f8cd 9000 	str.w	r9, [sp]
 80011ca:	2301      	movs	r3, #1
 80011cc:	f10d 0213 	add.w	r2, sp, #19
 80011d0:	21e0      	movs	r1, #224	@ 0xe0
 80011d2:	4650      	mov	r0, sl
		channel_select = (1 << i);
 80011d4:	f88d c013 	strb.w	ip, [sp, #19]
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK) {
 80011d8:	f001 fe74 	bl	8002ec4 <HAL_I2C_Master_Transmit>
 80011dc:	2800      	cmp	r0, #0
 80011de:	d1e4      	bne.n	80011aa <AS5600_MUX_ReadAllPolling+0x2e>
		}
		else {
			// Read angle
			if (HAL_I2C_Mem_Read(AS5600_MUX_I2C, AS5600_ADDR, ANGLE_MSB_REG, I2C_MEMADD_SIZE_8BIT, buffer, 2, AS5600_MUX_TIMEOUT) != HAL_OK) {
 80011e0:	2302      	movs	r3, #2
 80011e2:	e9cd 3901 	strd	r3, r9, [sp, #4]
 80011e6:	ab05      	add	r3, sp, #20
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	220e      	movs	r2, #14
 80011ec:	2301      	movs	r3, #1
 80011ee:	216c      	movs	r1, #108	@ 0x6c
 80011f0:	4650      	mov	r0, sl
 80011f2:	f001 ffb1 	bl	8003158 <HAL_I2C_Mem_Read>
 80011f6:	2800      	cmp	r0, #0
 80011f8:	d1d7      	bne.n	80011aa <AS5600_MUX_ReadAllPolling+0x2e>
 80011fa:	f8bd 3014 	ldrh.w	r3, [sp, #20]
				handle->channel_states[i] = AS5600_MUX_ERROR;
				handle->channel_raw_values[i] = AS5600_MUX_DEFAULT_HANDLE;
			}
			else {
				handle->channel_states[i] = AS5600_MUX_OK;
 80011fe:	7028      	strb	r0, [r5, #0]
				handle->channel_raw_values[i] = ((buffer[0] << 8) | buffer[1]) & 0x0FFF;
 8001200:	ba5b      	rev16	r3, r3
 8001202:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001206:	e7d4      	b.n	80011b2 <AS5600_MUX_ReadAllPolling+0x36>
			}
		}
	}

	return AS5600_MUX_OK;
 8001208:	2000      	movs	r0, #0
}
 800120a:	b006      	add	sp, #24
 800120c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 8001210:	2001      	movs	r0, #1
}
 8001212:	b006      	add	sp, #24
 8001214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 8001218:	2001      	movs	r0, #1
}
 800121a:	4770      	bx	lr
 800121c:	200005e0 	.word	0x200005e0

08001220 <SerialComm_SetCommandCallback>:
#include "SerialComm.h"

static SerialComm_CommandCallback CommandCallback = NULL;
void SerialComm_SetCommandCallback(SerialComm_CommandCallback cb) {
    CommandCallback = cb;
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop

08001224 <SerialComm_Init>:

SerialComm_StatusTypeDef SerialComm_Init(SerialComm_HandleTypeDef* hserial, uint8_t* pRxBuffer, uint8_t* pTxBuffer) {
    if (hserial == NULL || pRxBuffer == NULL || pTxBuffer == NULL) {
 8001224:	b1a0      	cbz	r0, 8001250 <SerialComm_Init+0x2c>
 8001226:	b199      	cbz	r1, 8001250 <SerialComm_Init+0x2c>
SerialComm_StatusTypeDef SerialComm_Init(SerialComm_HandleTypeDef* hserial, uint8_t* pRxBuffer, uint8_t* pTxBuffer) {
 8001228:	b510      	push	{r4, lr}
 800122a:	4614      	mov	r4, r2
    if (hserial == NULL || pRxBuffer == NULL || pTxBuffer == NULL) {
 800122c:	b192      	cbz	r2, 8001254 <SerialComm_Init+0x30>
    hserial->pTxBuffer     = pTxBuffer;
    hserial->rxBufferSize  = SERIALCOMM_RX_BUFF_SIZE;
    hserial->txBufferSize  = SERIALCOMM_TX_BUFF_SIZE;

    hserial->rxIndex       = 0;
    hserial->isInitialized = true;
 800122e:	2201      	movs	r2, #1
    hserial->txBufferSize  = SERIALCOMM_TX_BUFF_SIZE;
 8001230:	f04f 0c32 	mov.w	ip, #50	@ 0x32
    hserial->pTxBuffer     = pTxBuffer;
 8001234:	6004      	str	r4, [r0, #0]
    hserial->rxBufferSize  = SERIALCOMM_RX_BUFF_SIZE;
 8001236:	23c8      	movs	r3, #200	@ 0xc8
    hserial->responseReadyFlag = 0;
 8001238:	2400      	movs	r4, #0
    hserial->txBufferSize  = SERIALCOMM_TX_BUFF_SIZE;
 800123a:	f8a0 c004 	strh.w	ip, [r0, #4]
    hserial->pRxBuffer     = pRxBuffer;
 800123e:	6081      	str	r1, [r0, #8]
    hserial->rxBufferSize  = SERIALCOMM_RX_BUFF_SIZE;
 8001240:	60c3      	str	r3, [r0, #12]
    hserial->isInitialized = true;
 8001242:	7502      	strb	r2, [r0, #20]
    hserial->responseReadyFlag = 0;
 8001244:	7544      	strb	r4, [r0, #21]

    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);
 8001246:	4804      	ldr	r0, [pc, #16]	@ (8001258 <SerialComm_Init+0x34>)
 8001248:	f004 fbf8 	bl	8005a3c <HAL_UART_Receive_DMA>

    return SERIALCOMM_OK;
 800124c:	4620      	mov	r0, r4
}
 800124e:	bd10      	pop	{r4, pc}
        return SERIALCOMM_INVALID_PARAM;
 8001250:	2004      	movs	r0, #4
}
 8001252:	4770      	bx	lr
        return SERIALCOMM_INVALID_PARAM;
 8001254:	2004      	movs	r0, #4
}
 8001256:	bd10      	pop	{r4, pc}
 8001258:	200007d0 	.word	0x200007d0

0800125c <SerialComm_Transmit>:

    return SERIALCOMM_OK;
}

SerialComm_StatusTypeDef SerialComm_Transmit(SerialComm_HandleTypeDef* hserial) {
    if (hserial == NULL) {
 800125c:	b168      	cbz	r0, 800127a <SerialComm_Transmit+0x1e>
SerialComm_StatusTypeDef SerialComm_Transmit(SerialComm_HandleTypeDef* hserial) {
 800125e:	b510      	push	{r4, lr}
        return SERIALCOMM_INVALID_PARAM;
    }

    uint16_t len = strlen((char*)hserial->pTxBuffer);
 8001260:	6804      	ldr	r4, [r0, #0]
 8001262:	4620      	mov	r0, r4
 8001264:	f7ff f80c 	bl	8000280 <strlen>
    if (HAL_UART_Transmit_DMA(SERIALCOMM_UART, hserial->pTxBuffer, len) != HAL_OK) {
 8001268:	4621      	mov	r1, r4
 800126a:	b282      	uxth	r2, r0
 800126c:	4804      	ldr	r0, [pc, #16]	@ (8001280 <SerialComm_Transmit+0x24>)
 800126e:	f004 f835 	bl	80052dc <HAL_UART_Transmit_DMA>
 8001272:	3800      	subs	r0, #0
 8001274:	bf18      	it	ne
 8001276:	2001      	movne	r0, #1
        return SERIALCOMM_ERROR;
    }

    return SERIALCOMM_OK;
}
 8001278:	bd10      	pop	{r4, pc}
        return SERIALCOMM_INVALID_PARAM;
 800127a:	2004      	movs	r0, #4
}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	200007d0 	.word	0x200007d0

08001284 <SerialComm_RxCpltCallback>:

void SerialComm_RxCpltCallback(SerialComm_HandleTypeDef* hserial) {
 8001284:	b410      	push	{r4}
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 8001286:	6882      	ldr	r2, [r0, #8]
    uint8_t byte = hserial->pRxBuffer[hserial->rxIndex];
 8001288:	89c3      	ldrh	r3, [r0, #14]
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 800128a:	7d04      	ldrb	r4, [r0, #20]
    uint8_t byte = hserial->pRxBuffer[hserial->rxIndex];
 800128c:	18d1      	adds	r1, r2, r3
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 800128e:	b15c      	cbz	r4, 80012a8 <SerialComm_RxCpltCallback+0x24>
 8001290:	b152      	cbz	r2, 80012a8 <SerialComm_RxCpltCallback+0x24>
    if (hserial->rxIndex < hserial->rxBufferSize - 1)
 8001292:	8981      	ldrh	r1, [r0, #12]
    uint8_t byte = hserial->pRxBuffer[hserial->rxIndex];
 8001294:	5cd4      	ldrb	r4, [r2, r3]
    if (hserial->rxIndex < hserial->rxBufferSize - 1)
 8001296:	3901      	subs	r1, #1
 8001298:	428b      	cmp	r3, r1
 800129a:	da0b      	bge.n	80012b4 <SerialComm_RxCpltCallback+0x30>
        if (byte == '\n')
 800129c:	2c0a      	cmp	r4, #10
 800129e:	d012      	beq.n	80012c6 <SerialComm_RxCpltCallback+0x42>
        	hserial->rxIndex++;
 80012a0:	3301      	adds	r3, #1
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	81c3      	strh	r3, [r0, #14]
    SerialComm_ProcessByte(hserial);                									// Process byte
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80012a6:	18d1      	adds	r1, r2, r3
 80012a8:	480d      	ldr	r0, [pc, #52]	@ (80012e0 <SerialComm_RxCpltCallback+0x5c>)
}
 80012aa:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80012ae:	2201      	movs	r2, #1
 80012b0:	f004 bbc4 	b.w	8005a3c <HAL_UART_Receive_DMA>
        hserial->rxIndex = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	81c3      	strh	r3, [r0, #14]
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 80012b8:	4611      	mov	r1, r2
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80012ba:	4809      	ldr	r0, [pc, #36]	@ (80012e0 <SerialComm_RxCpltCallback+0x5c>)
}
 80012bc:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80012c0:	2201      	movs	r2, #1
 80012c2:	f004 bbbb 	b.w	8005a3c <HAL_UART_Receive_DMA>
            hserial->pRxBuffer[hserial->rxIndex] = '\0';	// Terminate command string
 80012c6:	2400      	movs	r4, #0
 80012c8:	54d4      	strb	r4, [r2, r3]
            hserial->responseReadyFlag = true;
 80012ca:	2301      	movs	r3, #1
 80012cc:	7543      	strb	r3, [r0, #21]
            hserial->rxIndex = 0;  							// Reset for next command
 80012ce:	81c4      	strh	r4, [r0, #14]
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80012d0:	6881      	ldr	r1, [r0, #8]
}
 80012d2:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80012d6:	4802      	ldr	r0, [pc, #8]	@ (80012e0 <SerialComm_RxCpltCallback+0x5c>)
 80012d8:	2201      	movs	r2, #1
 80012da:	f004 bbaf 	b.w	8005a3c <HAL_UART_Receive_DMA>
 80012de:	bf00      	nop
 80012e0:	200007d0 	.word	0x200007d0

080012e4 <STEPMOTOR_Init>:
static inline void STEPMOTOR_SetARR(TIM_HandleTypeDef* timer, uint16_t arr) {
    __HAL_TIM_SET_AUTORELOAD(timer, arr);
}

STEPMOTOR_StatusTypeDef STEPMOTOR_Init(STEPMOTOR_HandleTypeDef* motor, uint8_t index) {
    if (!motor || index >= STEPMOTOR_MAX_CHANNELS) return STEPMOTOR_ERROR;
 80012e4:	b108      	cbz	r0, 80012ea <STEPMOTOR_Init+0x6>
 80012e6:	2907      	cmp	r1, #7
 80012e8:	d901      	bls.n	80012ee <STEPMOTOR_Init+0xa>
 80012ea:	2001      	movs	r0, #1

    STEPMOTOR_WritePin(motor->hw.dir_gpio_port, motor->hw.dir_gpio_pin, GPIO_PIN_RESET);
    STEPMOTOR_WritePin(motor->hw.en_gpio_port, motor->hw.en_gpio_pin, GPIO_PIN_RESET);

    return (HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel) == HAL_OK) ? STEPMOTOR_OK : STEPMOTOR_ERROR;
}
 80012ec:	4770      	bx	lr
STEPMOTOR_StatusTypeDef STEPMOTOR_Init(STEPMOTOR_HandleTypeDef* motor, uint8_t index) {
 80012ee:	b538      	push	{r3, r4, r5, lr}
    motor->hw = motor_hw_table[index];
 80012f0:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <STEPMOTOR_Init+0x54>)
 80012f2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80012f6:	eb03 0cc1 	add.w	ip, r3, r1, lsl #3
 80012fa:	4604      	mov	r4, r0
 80012fc:	4686      	mov	lr, r0
 80012fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001302:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8001306:	e89c 0003 	ldmia.w	ip, {r0, r1}
    motor->last_speed = 0;
 800130a:	2500      	movs	r5, #0
    motor->hw = motor_hw_table[index];
 800130c:	e88e 0003 	stmia.w	lr, {r0, r1}
    HAL_GPIO_WritePin(port, pin, state);
 8001310:	462a      	mov	r2, r5
 8001312:	89a1      	ldrh	r1, [r4, #12]
 8001314:	68a0      	ldr	r0, [r4, #8]
    motor->last_speed = 0;
 8001316:	8325      	strh	r5, [r4, #24]
    HAL_GPIO_WritePin(port, pin, state);
 8001318:	f001 fb44 	bl	80029a4 <HAL_GPIO_WritePin>
 800131c:	8aa1      	ldrh	r1, [r4, #20]
 800131e:	6920      	ldr	r0, [r4, #16]
 8001320:	462a      	mov	r2, r5
 8001322:	f001 fb3f 	bl	80029a4 <HAL_GPIO_WritePin>
    return (HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel) == HAL_OK) ? STEPMOTOR_OK : STEPMOTOR_ERROR;
 8001326:	e9d4 0100 	ldrd	r0, r1, [r4]
 800132a:	f003 fc57 	bl	8004bdc <HAL_TIM_OC_Start>
 800132e:	1b40      	subs	r0, r0, r5
 8001330:	bf18      	it	ne
 8001332:	2001      	movne	r0, #1
}
 8001334:	bd38      	pop	{r3, r4, r5, pc}
 8001336:	bf00      	nop
 8001338:	0800cf00 	.word	0x0800cf00

0800133c <STEPMOTOR_EnableControl>:
    }
    return;
}

void STEPMOTOR_EnableControl(STEPMOTOR_HandleTypeDef* motor, bool enable) {
    if (!motor) return;
 800133c:	b1c8      	cbz	r0, 8001372 <STEPMOTOR_EnableControl+0x36>
void STEPMOTOR_EnableControl(STEPMOTOR_HandleTypeDef* motor, bool enable) {
 800133e:	b538      	push	{r3, r4, r5, lr}
 8001340:	4604      	mov	r4, r0
 8001342:	460d      	mov	r5, r1

    if (enable) {
        STEPMOTOR_WritePin(motor->hw.en_gpio_port, motor->hw.en_gpio_pin, GPIO_PIN_RESET);
 8001344:	6900      	ldr	r0, [r0, #16]
 8001346:	8aa1      	ldrh	r1, [r4, #20]
    if (enable) {
 8001348:	b145      	cbz	r5, 800135c <STEPMOTOR_EnableControl+0x20>
    HAL_GPIO_WritePin(port, pin, state);
 800134a:	2200      	movs	r2, #0
 800134c:	f001 fb2a 	bl	80029a4 <HAL_GPIO_WritePin>
        HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel);
 8001350:	e9d4 0100 	ldrd	r0, r1, [r4]
    } else {
        STEPMOTOR_WritePin(motor->hw.en_gpio_port, motor->hw.en_gpio_pin, GPIO_PIN_SET);
        HAL_TIM_OC_Stop(motor->hw.timer, motor->hw.channel);
        motor->hw.timer->Instance->CNT = 0;
    }
}
 8001354:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel);
 8001358:	f003 bc40 	b.w	8004bdc <HAL_TIM_OC_Start>
    HAL_GPIO_WritePin(port, pin, state);
 800135c:	2201      	movs	r2, #1
 800135e:	f001 fb21 	bl	80029a4 <HAL_GPIO_WritePin>
        HAL_TIM_OC_Stop(motor->hw.timer, motor->hw.channel);
 8001362:	e9d4 0100 	ldrd	r0, r1, [r4]
 8001366:	f003 fc95 	bl	8004c94 <HAL_TIM_OC_Stop>
        motor->hw.timer->Instance->CNT = 0;
 800136a:	6823      	ldr	r3, [r4, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	625d      	str	r5, [r3, #36]	@ 0x24
}
 8001370:	bd38      	pop	{r3, r4, r5, pc}
 8001372:	4770      	bx	lr

08001374 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001374:	b510      	push	{r4, lr}
 8001376:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001378:	2400      	movs	r4, #0
 800137a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ec <MX_DMA_Init+0x78>)
 800137c:	9400      	str	r4, [sp, #0]
 800137e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001380:	f441 1100 	orr.w	r1, r1, #2097152	@ 0x200000
 8001384:	6319      	str	r1, [r3, #48]	@ 0x30
 8001386:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001388:	f400 1000 	and.w	r0, r0, #2097152	@ 0x200000
 800138c:	9000      	str	r0, [sp, #0]
 800138e:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001390:	9401      	str	r4, [sp, #4]
 8001392:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001394:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 8001398:	6318      	str	r0, [r3, #48]	@ 0x30
 800139a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80013a0:	4622      	mov	r2, r4
 80013a2:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013a4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80013a6:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013a8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80013aa:	f000 fef3 	bl	8002194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80013ae:	200b      	movs	r0, #11
 80013b0:	f000 ff2c 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80013b4:	4622      	mov	r2, r4
 80013b6:	2105      	movs	r1, #5
 80013b8:	200c      	movs	r0, #12
 80013ba:	f000 feeb 	bl	8002194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80013be:	200c      	movs	r0, #12
 80013c0:	f000 ff24 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80013c4:	4622      	mov	r2, r4
 80013c6:	2105      	movs	r1, #5
 80013c8:	203a      	movs	r0, #58	@ 0x3a
 80013ca:	f000 fee3 	bl	8002194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013ce:	203a      	movs	r0, #58	@ 0x3a
 80013d0:	f000 ff1c 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80013d4:	4622      	mov	r2, r4
 80013d6:	2105      	movs	r1, #5
 80013d8:	2046      	movs	r0, #70	@ 0x46
 80013da:	f000 fedb 	bl	8002194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80013de:	2046      	movs	r0, #70	@ 0x46

}
 80013e0:	b002      	add	sp, #8
 80013e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80013e6:	f000 bf11 	b.w	800220c <HAL_NVIC_EnableIRQ>
 80013ea:	bf00      	nop
 80013ec:	40023800 	.word	0x40023800

080013f0 <DataTxFcn>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DataTxFcn */
void DataTxFcn(void *argument)
{
 80013f0:	b508      	push	{r3, lr}
//	if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK) {
//	  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buf, len);
//	  osSemaphoreAcquire(uartSemHandle, osWaitForever);
//	  osMutexRelease(uartMutexHandle);
//	}
    osDelay(1);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f004 fbb4 	bl	8005b60 <osDelay>
  for(;;)
 80013f8:	e7fb      	b.n	80013f2 <DataTxFcn+0x2>
 80013fa:	bf00      	nop

080013fc <ReadAs5600Task>:
{
 80013fc:	b570      	push	{r4, r5, r6, lr}
 80013fe:	b082      	sub	sp, #8
	xLastWakeTime = xTaskGetTickCount();
 8001400:	f006 fa56 	bl	80078b0 <xTaskGetTickCount>
 8001404:	4c0b      	ldr	r4, [pc, #44]	@ (8001434 <ReadAs5600Task+0x38>)
 8001406:	4e0c      	ldr	r6, [pc, #48]	@ (8001438 <ReadAs5600Task+0x3c>)
		  appMuxStatus = AS5600_MUX_ReadAllPolling(&appMuxHandle);
 8001408:	4d0c      	ldr	r5, [pc, #48]	@ (800143c <ReadAs5600Task+0x40>)
	xLastWakeTime = xTaskGetTickCount();
 800140a:	9001      	str	r0, [sp, #4]
	  if (osMutexAcquire(as5600Handle, osWaitForever) == osOK) {
 800140c:	6820      	ldr	r0, [r4, #0]
 800140e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001412:	f004 fc03 	bl	8005c1c <osMutexAcquire>
 8001416:	b938      	cbnz	r0, 8001428 <ReadAs5600Task+0x2c>
		  appMuxStatus = AS5600_MUX_ReadAllPolling(&appMuxHandle);
 8001418:	4628      	mov	r0, r5
 800141a:	f7ff feaf 	bl	800117c <AS5600_MUX_ReadAllPolling>
 800141e:	4603      	mov	r3, r0
		  osMutexRelease(as5600Handle);
 8001420:	6820      	ldr	r0, [r4, #0]
		  appMuxStatus = AS5600_MUX_ReadAllPolling(&appMuxHandle);
 8001422:	7033      	strb	r3, [r6, #0]
		  osMutexRelease(as5600Handle);
 8001424:	f004 fc1e 	bl	8005c64 <osMutexRelease>
	  vTaskDelayUntil(&xLastWakeTime, xPeriodTicks);
 8001428:	2104      	movs	r1, #4
 800142a:	eb0d 0001 	add.w	r0, sp, r1
 800142e:	f006 f8d9 	bl	80075e4 <vTaskDelayUntil>
	  if (osMutexAcquire(as5600Handle, osWaitForever) == osOK) {
 8001432:	e7eb      	b.n	800140c <ReadAs5600Task+0x10>
 8001434:	20000508 	.word	0x20000508
 8001438:	200003c8 	.word	0x200003c8
 800143c:	200003cc 	.word	0x200003cc

08001440 <RunControllerTask>:
{
 8001440:	b500      	push	{lr}
 8001442:	b083      	sub	sp, #12
	xLastWakeTime = xTaskGetTickCount();
 8001444:	f006 fa34 	bl	80078b0 <xTaskGetTickCount>
 8001448:	9001      	str	r0, [sp, #4]
	  vTaskDelayUntil(&xLastWakeTime, xPeriodTicks);
 800144a:	210a      	movs	r1, #10
 800144c:	a801      	add	r0, sp, #4
 800144e:	f006 f8c9 	bl	80075e4 <vTaskDelayUntil>
  for(;;)
 8001452:	e7fa      	b.n	800144a <RunControllerTask+0xa>

08001454 <StartDefaultTask>:
{
 8001454:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8001458:	4c35      	ldr	r4, [pc, #212]	@ (8001530 <StartDefaultTask+0xdc>)
 800145a:	f8df a0ec 	ldr.w	sl, [pc, #236]	@ 8001548 <StartDefaultTask+0xf4>
 800145e:	4e35      	ldr	r6, [pc, #212]	@ (8001534 <StartDefaultTask+0xe0>)
 8001460:	f8df 80e8 	ldr.w	r8, [pc, #232]	@ 800154c <StartDefaultTask+0xf8>
    uint16_t encodedCommand = (data[0] << 8) | data[1];
    memset(hserial->pTxBuffer, 0, hserial->txBufferSize);

	switch(encodedCommand) {
		case CMD_TEST_LED:
			HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
 8001464:	4f34      	ldr	r7, [pc, #208]	@ (8001538 <StartDefaultTask+0xe4>)
{
 8001466:	b083      	sub	sp, #12
 8001468:	e02b      	b.n	80014c2 <StartDefaultTask+0x6e>
	switch(encodedCommand) {
 800146a:	45e1      	cmp	r9, ip
			HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
 800146c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001470:	4638      	mov	r0, r7
			STEPMOTOR_EnableControl(&appStepMotors[index], state);
			sprintf((char *)hserial->pTxBuffer, "Motor %d is at state %d\n", index, state);
			break;

		default:
			sprintf((char *)hserial->pTxBuffer, "Unknown command: 0x%04X ('%c%c')\n", encodedCommand, data[0], data[1]);
 8001472:	462a      	mov	r2, r5
	switch(encodedCommand) {
 8001474:	d151      	bne.n	800151a <StartDefaultTask+0xc6>
			HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
 8001476:	f001 fa99 	bl	80029ac <HAL_GPIO_TogglePin>
			sprintf((char *)hserial->pTxBuffer, "LED toggled.\n");
 800147a:	4b30      	ldr	r3, [pc, #192]	@ (800153c <StartDefaultTask+0xe8>)
 800147c:	6825      	ldr	r5, [r4, #0]
 800147e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	6028      	str	r0, [r5, #0]
 8001484:	6069      	str	r1, [r5, #4]
 8001486:	60aa      	str	r2, [r5, #8]
 8001488:	81ab      	strh	r3, [r5, #12]
			break;
    }

    memset(hserial->pRxBuffer, 0, hserial->rxBufferSize);
 800148a:	89a2      	ldrh	r2, [r4, #12]
 800148c:	68a0      	ldr	r0, [r4, #8]
 800148e:	2100      	movs	r1, #0
 8001490:	f008 ff32 	bl	800a2f8 <memset>
		  if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK) {
 8001494:	6830      	ldr	r0, [r6, #0]
 8001496:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800149a:	f004 fbbf 	bl	8005c1c <osMutexAcquire>
 800149e:	4605      	mov	r5, r0
			  SerialComm_Transmit(&appSerialHandle);
 80014a0:	4620      	mov	r0, r4
		  if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK) {
 80014a2:	b95d      	cbnz	r5, 80014bc <StartDefaultTask+0x68>
			  SerialComm_Transmit(&appSerialHandle);
 80014a4:	f7ff feda 	bl	800125c <SerialComm_Transmit>
			  osSemaphoreAcquire(uartSemHandle, osWaitForever);
 80014a8:	f8d8 0000 	ldr.w	r0, [r8]
 80014ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014b0:	f004 fc5a 	bl	8005d68 <osSemaphoreAcquire>
			  osMutexRelease(uartMutexHandle);
 80014b4:	6830      	ldr	r0, [r6, #0]
			  appSerialHandle.responseReadyFlag = 0;
 80014b6:	7565      	strb	r5, [r4, #21]
			  osMutexRelease(uartMutexHandle);
 80014b8:	f004 fbd4 	bl	8005c64 <osMutexRelease>
	  osDelay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f004 fb4f 	bl	8005b60 <osDelay>
	  if (appSerialHandle.responseReadyFlag) {
 80014c2:	7d63      	ldrb	r3, [r4, #21]
    memset(hserial->pTxBuffer, 0, hserial->txBufferSize);
 80014c4:	2100      	movs	r1, #0
	  if (appSerialHandle.responseReadyFlag) {
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0f8      	beq.n	80014bc <StartDefaultTask+0x68>
    uint8_t* data = hserial->pRxBuffer;
 80014ca:	f8d4 b008 	ldr.w	fp, [r4, #8]
    memset(hserial->pTxBuffer, 0, hserial->txBufferSize);
 80014ce:	88a2      	ldrh	r2, [r4, #4]
 80014d0:	f8bb 3000 	ldrh.w	r3, [fp]
 80014d4:	6820      	ldr	r0, [r4, #0]
 80014d6:	ba5b      	rev16	r3, r3
 80014d8:	fa0f f983 	sxth.w	r9, r3
 80014dc:	b29d      	uxth	r5, r3
 80014de:	f008 ff0b 	bl	800a2f8 <memset>
	switch(encodedCommand) {
 80014e2:	f644 5253 	movw	r2, #19795	@ 0x4d53
 80014e6:	4591      	cmp	r9, r2
 80014e8:	f245 4c4c 	movw	ip, #21580	@ 0x544c
 80014ec:	d1bd      	bne.n	800146a <StartDefaultTask+0x16>
			int index = hserial->pRxBuffer[2] - '0'; // Convert char to int by subtracting '0'
 80014ee:	68a3      	ldr	r3, [r4, #8]
 80014f0:	789d      	ldrb	r5, [r3, #2]
			int state = hserial->pRxBuffer[3] - '0';
 80014f2:	78db      	ldrb	r3, [r3, #3]
			int index = hserial->pRxBuffer[2] - '0'; // Convert char to int by subtracting '0'
 80014f4:	3d30      	subs	r5, #48	@ 0x30
			STEPMOTOR_EnableControl(&appStepMotors[index], state);
 80014f6:	f1b3 0b30 	subs.w	fp, r3, #48	@ 0x30
 80014fa:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 80014fe:	bf14      	ite	ne
 8001500:	2101      	movne	r1, #1
 8001502:	2100      	moveq	r1, #0
 8001504:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8001508:	f7ff ff18 	bl	800133c <STEPMOTOR_EnableControl>
			sprintf((char *)hserial->pTxBuffer, "Motor %d is at state %d\n", index, state);
 800150c:	490c      	ldr	r1, [pc, #48]	@ (8001540 <StartDefaultTask+0xec>)
 800150e:	6820      	ldr	r0, [r4, #0]
 8001510:	465b      	mov	r3, fp
 8001512:	462a      	mov	r2, r5
 8001514:	f007 ff86 	bl	8009424 <siprintf>
			break;
 8001518:	e7b7      	b.n	800148a <StartDefaultTask+0x36>
			sprintf((char *)hserial->pTxBuffer, "Unknown command: 0x%04X ('%c%c')\n", encodedCommand, data[0], data[1]);
 800151a:	f89b 5001 	ldrb.w	r5, [fp, #1]
 800151e:	f89b 3000 	ldrb.w	r3, [fp]
 8001522:	4908      	ldr	r1, [pc, #32]	@ (8001544 <StartDefaultTask+0xf0>)
 8001524:	6820      	ldr	r0, [r4, #0]
 8001526:	9500      	str	r5, [sp, #0]
 8001528:	f007 ff7c 	bl	8009424 <siprintf>
			break;
 800152c:	e7ad      	b.n	800148a <StartDefaultTask+0x36>
 800152e:	bf00      	nop
 8001530:	200004e8 	.word	0x200004e8
 8001534:	20000504 	.word	0x20000504
 8001538:	40020800 	.word	0x40020800
 800153c:	0800cfc0 	.word	0x0800cfc0
 8001540:	0800cfd0 	.word	0x0800cfd0
 8001544:	0800cfec 	.word	0x0800cfec
 8001548:	200003ac 	.word	0x200003ac
 800154c:	20000500 	.word	0x20000500

08001550 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8001550:	b510      	push	{r4, lr}
  as5600Handle = osMutexNew(&as5600_attributes);
 8001552:	481a      	ldr	r0, [pc, #104]	@ (80015bc <MX_FREERTOS_Init+0x6c>)
 8001554:	f004 fb12 	bl	8005b7c <osMutexNew>
 8001558:	4b19      	ldr	r3, [pc, #100]	@ (80015c0 <MX_FREERTOS_Init+0x70>)
 800155a:	4602      	mov	r2, r0
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 800155c:	4819      	ldr	r0, [pc, #100]	@ (80015c4 <MX_FREERTOS_Init+0x74>)
  as5600Handle = osMutexNew(&as5600_attributes);
 800155e:	601a      	str	r2, [r3, #0]
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8001560:	f004 fb0c 	bl	8005b7c <osMutexNew>
 8001564:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <MX_FREERTOS_Init+0x78>)
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001566:	4a19      	ldr	r2, [pc, #100]	@ (80015cc <MX_FREERTOS_Init+0x7c>)
 8001568:	2101      	movs	r1, #1
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 800156a:	4604      	mov	r4, r0
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 800156c:	4608      	mov	r0, r1
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 800156e:	601c      	str	r4, [r3, #0]
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001570:	f004 fb9a 	bl	8005ca8 <osSemaphoreNew>
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <MX_FREERTOS_Init+0x80>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001576:	4a17      	ldr	r2, [pc, #92]	@ (80015d4 <MX_FREERTOS_Init+0x84>)
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001578:	4604      	mov	r4, r0
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800157a:	2100      	movs	r1, #0
 800157c:	4816      	ldr	r0, [pc, #88]	@ (80015d8 <MX_FREERTOS_Init+0x88>)
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 800157e:	601c      	str	r4, [r3, #0]
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001580:	f004 faa8 	bl	8005ad4 <osThreadNew>
 8001584:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <MX_FREERTOS_Init+0x8c>)
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001586:	4a16      	ldr	r2, [pc, #88]	@ (80015e0 <MX_FREERTOS_Init+0x90>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001588:	4604      	mov	r4, r0
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 800158a:	2100      	movs	r1, #0
 800158c:	4815      	ldr	r0, [pc, #84]	@ (80015e4 <MX_FREERTOS_Init+0x94>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800158e:	601c      	str	r4, [r3, #0]
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001590:	f004 faa0 	bl	8005ad4 <osThreadNew>
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <MX_FREERTOS_Init+0x98>)
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 8001596:	4a15      	ldr	r2, [pc, #84]	@ (80015ec <MX_FREERTOS_Init+0x9c>)
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001598:	4604      	mov	r4, r0
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 800159a:	2100      	movs	r1, #0
 800159c:	4814      	ldr	r0, [pc, #80]	@ (80015f0 <MX_FREERTOS_Init+0xa0>)
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 800159e:	601c      	str	r4, [r3, #0]
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 80015a0:	f004 fa98 	bl	8005ad4 <osThreadNew>
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <MX_FREERTOS_Init+0xa4>)
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 80015a6:	4a14      	ldr	r2, [pc, #80]	@ (80015f8 <MX_FREERTOS_Init+0xa8>)
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 80015a8:	4604      	mov	r4, r0
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 80015aa:	2100      	movs	r1, #0
 80015ac:	4813      	ldr	r0, [pc, #76]	@ (80015fc <MX_FREERTOS_Init+0xac>)
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 80015ae:	601c      	str	r4, [r3, #0]
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 80015b0:	f004 fa90 	bl	8005ad4 <osThreadNew>
 80015b4:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <MX_FREERTOS_Init+0xb0>)
 80015b6:	6018      	str	r0, [r3, #0]
}
 80015b8:	bd10      	pop	{r4, pc}
 80015ba:	bf00      	nop
 80015bc:	0800d098 	.word	0x0800d098
 80015c0:	20000508 	.word	0x20000508
 80015c4:	0800d088 	.word	0x0800d088
 80015c8:	20000504 	.word	0x20000504
 80015cc:	0800d078 	.word	0x0800d078
 80015d0:	20000500 	.word	0x20000500
 80015d4:	0800d114 	.word	0x0800d114
 80015d8:	08001455 	.word	0x08001455
 80015dc:	20000518 	.word	0x20000518
 80015e0:	0800d0f0 	.word	0x0800d0f0
 80015e4:	080013fd 	.word	0x080013fd
 80015e8:	20000514 	.word	0x20000514
 80015ec:	0800d0cc 	.word	0x0800d0cc
 80015f0:	08001441 	.word	0x08001441
 80015f4:	20000510 	.word	0x20000510
 80015f8:	0800d0a8 	.word	0x0800d0a8
 80015fc:	080013f1 	.word	0x080013f1
 8001600:	2000050c 	.word	0x2000050c

08001604 <MyProcessCommand>:
void MyProcessCommand(SerialComm_HandleTypeDef* hserial) {
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t* data = hserial->pRxBuffer;
 8001606:	6886      	ldr	r6, [r0, #8]
    memset(hserial->pTxBuffer, 0, hserial->txBufferSize);
 8001608:	8882      	ldrh	r2, [r0, #4]
 800160a:	8833      	ldrh	r3, [r6, #0]
void MyProcessCommand(SerialComm_HandleTypeDef* hserial) {
 800160c:	b083      	sub	sp, #12
 800160e:	ba5b      	rev16	r3, r3
 8001610:	4604      	mov	r4, r0
    memset(hserial->pTxBuffer, 0, hserial->txBufferSize);
 8001612:	2100      	movs	r1, #0
 8001614:	6800      	ldr	r0, [r0, #0]
 8001616:	b21d      	sxth	r5, r3
 8001618:	b29f      	uxth	r7, r3
 800161a:	f008 fe6d 	bl	800a2f8 <memset>
	switch(encodedCommand) {
 800161e:	f644 5353 	movw	r3, #19795	@ 0x4d53
 8001622:	429d      	cmp	r5, r3
 8001624:	d021      	beq.n	800166a <MyProcessCommand+0x66>
 8001626:	f245 434c 	movw	r3, #21580	@ 0x544c
 800162a:	429d      	cmp	r5, r3
 800162c:	d114      	bne.n	8001658 <MyProcessCommand+0x54>
			HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
 800162e:	481a      	ldr	r0, [pc, #104]	@ (8001698 <MyProcessCommand+0x94>)
 8001630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001634:	f001 f9ba 	bl	80029ac <HAL_GPIO_TogglePin>
			sprintf((char *)hserial->pTxBuffer, "LED toggled.\n");
 8001638:	4b18      	ldr	r3, [pc, #96]	@ (800169c <MyProcessCommand+0x98>)
 800163a:	6825      	ldr	r5, [r4, #0]
 800163c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	6028      	str	r0, [r5, #0]
 8001642:	6069      	str	r1, [r5, #4]
 8001644:	60aa      	str	r2, [r5, #8]
 8001646:	81ab      	strh	r3, [r5, #12]
    memset(hserial->pRxBuffer, 0, hserial->rxBufferSize);
 8001648:	89a2      	ldrh	r2, [r4, #12]
 800164a:	68a0      	ldr	r0, [r4, #8]
 800164c:	2100      	movs	r1, #0
}
 800164e:	b003      	add	sp, #12
 8001650:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    memset(hserial->pRxBuffer, 0, hserial->rxBufferSize);
 8001654:	f008 be50 	b.w	800a2f8 <memset>
			sprintf((char *)hserial->pTxBuffer, "Unknown command: 0x%04X ('%c%c')\n", encodedCommand, data[0], data[1]);
 8001658:	7872      	ldrb	r2, [r6, #1]
 800165a:	7833      	ldrb	r3, [r6, #0]
 800165c:	9200      	str	r2, [sp, #0]
 800165e:	4910      	ldr	r1, [pc, #64]	@ (80016a0 <MyProcessCommand+0x9c>)
 8001660:	6820      	ldr	r0, [r4, #0]
 8001662:	463a      	mov	r2, r7
 8001664:	f007 fede 	bl	8009424 <siprintf>
			break;
 8001668:	e7ee      	b.n	8001648 <MyProcessCommand+0x44>
			int index = hserial->pRxBuffer[2] - '0'; // Convert char to int by subtracting '0'
 800166a:	68a3      	ldr	r3, [r4, #8]
 800166c:	789d      	ldrb	r5, [r3, #2]
			int state = hserial->pRxBuffer[3] - '0';
 800166e:	78db      	ldrb	r3, [r3, #3]
			int index = hserial->pRxBuffer[2] - '0'; // Convert char to int by subtracting '0'
 8001670:	3d30      	subs	r5, #48	@ 0x30
			STEPMOTOR_EnableControl(&appStepMotors[index], state);
 8001672:	f1b3 0630 	subs.w	r6, r3, #48	@ 0x30
 8001676:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <MyProcessCommand+0xa0>)
 8001678:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 800167c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8001680:	bf14      	ite	ne
 8001682:	2101      	movne	r1, #1
 8001684:	2100      	moveq	r1, #0
 8001686:	f7ff fe59 	bl	800133c <STEPMOTOR_EnableControl>
			sprintf((char *)hserial->pTxBuffer, "Motor %d is at state %d\n", index, state);
 800168a:	4907      	ldr	r1, [pc, #28]	@ (80016a8 <MyProcessCommand+0xa4>)
 800168c:	6820      	ldr	r0, [r4, #0]
 800168e:	4633      	mov	r3, r6
 8001690:	462a      	mov	r2, r5
 8001692:	f007 fec7 	bl	8009424 <siprintf>
			break;
 8001696:	e7d7      	b.n	8001648 <MyProcessCommand+0x44>
 8001698:	40020800 	.word	0x40020800
 800169c:	0800cfc0 	.word	0x0800cfc0
 80016a0:	0800cfec 	.word	0x0800cfec
 80016a4:	200003ac 	.word	0x200003ac
 80016a8:	0800cfd0 	.word	0x0800cfd0

080016ac <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
    if (huart == &huart1) {
 80016ac:	4b03      	ldr	r3, [pc, #12]	@ (80016bc <HAL_UART_TxCpltCallback+0x10>)
 80016ae:	4283      	cmp	r3, r0
 80016b0:	d000      	beq.n	80016b4 <HAL_UART_TxCpltCallback+0x8>
        osSemaphoreRelease(uartSemHandle);
    }
}
 80016b2:	4770      	bx	lr
        osSemaphoreRelease(uartSemHandle);
 80016b4:	4b02      	ldr	r3, [pc, #8]	@ (80016c0 <HAL_UART_TxCpltCallback+0x14>)
 80016b6:	6818      	ldr	r0, [r3, #0]
 80016b8:	f004 bb88 	b.w	8005dcc <osSemaphoreRelease>
 80016bc:	200007d0 	.word	0x200007d0
 80016c0:	20000500 	.word	0x20000500

080016c4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
    if (huart == SERIALCOMM_UART) {
 80016c4:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <HAL_UART_RxCpltCallback+0x10>)
 80016c6:	4283      	cmp	r3, r0
 80016c8:	d000      	beq.n	80016cc <HAL_UART_RxCpltCallback+0x8>
    	SerialComm_RxCpltCallback(&appSerialHandle);
    }
}
 80016ca:	4770      	bx	lr
    	SerialComm_RxCpltCallback(&appSerialHandle);
 80016cc:	4802      	ldr	r0, [pc, #8]	@ (80016d8 <HAL_UART_RxCpltCallback+0x14>)
 80016ce:	f7ff bdd9 	b.w	8001284 <SerialComm_RxCpltCallback>
 80016d2:	bf00      	nop
 80016d4:	200007d0 	.word	0x200007d0
 80016d8:	200004e8 	.word	0x200004e8

080016dc <MX_GPIO_Init>:
     PB5   ------> S_TIM3_CH2
     PB8   ------> S_TIM10_CH1
     PB9   ------> S_TIM4_CH4
*/
void MX_GPIO_Init(void)
{
 80016dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	2400      	movs	r4, #0
{
 80016e2:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80016e8:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ec:	4b51      	ldr	r3, [pc, #324]	@ (8001834 <MX_GPIO_Init+0x158>)
 80016ee:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 80016f4:	4f50      	ldr	r7, [pc, #320]	@ (8001838 <MX_GPIO_Init+0x15c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M2_DIR_Pin|M2_EN_Pin, GPIO_PIN_RESET);
 80016f6:	4e51      	ldr	r6, [pc, #324]	@ (800183c <MX_GPIO_Init+0x160>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f8:	f042 0204 	orr.w	r2, r2, #4
 80016fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80016fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001700:	f002 0204 	and.w	r2, r2, #4
 8001704:	9200      	str	r2, [sp, #0]
 8001706:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001708:	9401      	str	r4, [sp, #4]
 800170a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800170c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001710:	631a      	str	r2, [r3, #48]	@ 0x30
 8001712:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001714:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001718:	9201      	str	r2, [sp, #4]
 800171a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800171c:	9402      	str	r4, [sp, #8]
 800171e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001720:	f042 0201 	orr.w	r2, r2, #1
 8001724:	631a      	str	r2, [r3, #48]	@ 0x30
 8001726:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001728:	f002 0201 	and.w	r2, r2, #1
 800172c:	9202      	str	r2, [sp, #8]
 800172e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001730:	9403      	str	r4, [sp, #12]
 8001732:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001734:	f042 0202 	orr.w	r2, r2, #2
 8001738:	631a      	str	r2, [r3, #48]	@ 0x30
 800173a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001742:	4622      	mov	r2, r4
 8001744:	4638      	mov	r0, r7
 8001746:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 800174c:	f001 f92a 	bl	80029a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M2_DIR_Pin|M2_EN_Pin, GPIO_PIN_RESET);
 8001750:	4622      	mov	r2, r4
 8001752:	4630      	mov	r0, r6
 8001754:	210a      	movs	r1, #10
 8001756:	f001 f925 	bl	80029a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TEST_LED_Pin M1_DIR_Pin */
  GPIO_InitStruct.Pin = TEST_LED_Pin|M1_DIR_Pin;
 800175a:	2400      	movs	r4, #0
 800175c:	2500      	movs	r5, #0
 800175e:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8001762:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001764:	a904      	add	r1, sp, #16
 8001766:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = TEST_LED_Pin|M1_DIR_Pin;
 8001768:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800176c:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001770:	f000 ff60 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_EN_Pin */
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001774:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001778:	2301      	movs	r3, #1
 800177a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 800177e:	4638      	mov	r0, r7
 8001780:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001782:	2202      	movs	r2, #2
 8001784:	2300      	movs	r3, #0
 8001786:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178a:	f5a7 6780 	sub.w	r7, r7, #1024	@ 0x400
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 800178e:	f000 ff51 	bl	8002634 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin;
 8001792:	220a      	movs	r2, #10
 8001794:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	a904      	add	r1, sp, #16
 8001798:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin;
 800179a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800179e:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin;
 80017a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f000 ff45 	bl	8002634 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80017aa:	2233      	movs	r2, #51	@ 0x33
 80017ac:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ae:	a904      	add	r1, sp, #16
 80017b0:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80017b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017b6:	f04f 0901 	mov.w	r9, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80017ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017be:	f8cd 8020 	str.w	r8, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c2:	f000 ff37 	bl	8002634 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c6:	a904      	add	r1, sp, #16
 80017c8:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017ce:	2302      	movs	r3, #2
 80017d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017d4:	e9cd 4506 	strd	r4, r5, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017d8:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f000 ff2a 	bl	8002634 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	4630      	mov	r0, r6
 80017e2:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017e4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80017e8:	2302      	movs	r3, #2
 80017ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017ee:	e9cd 4506 	strd	r4, r5, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017f2:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f6:	f000 ff1d 	bl	8002634 <HAL_GPIO_Init>
  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80017fa:	2303      	movs	r3, #3
 80017fc:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fe:	a904      	add	r1, sp, #16
 8001800:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001802:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001806:	2302      	movs	r3, #2
 8001808:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800180c:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001810:	f000 ff10 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001814:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001818:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	a904      	add	r1, sp, #16
 800181c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800181e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001822:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001826:	f8cd 8020 	str.w	r8, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f000 ff03 	bl	8002634 <HAL_GPIO_Init>

}
 800182e:	b00b      	add	sp, #44	@ 0x2c
 8001830:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001834:	40023800 	.word	0x40023800
 8001838:	40020800 	.word	0x40020800
 800183c:	40020000 	.word	0x40020000

08001840 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001840:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001842:	480b      	ldr	r0, [pc, #44]	@ (8001870 <MX_I2C1_Init+0x30>)
 8001844:	4c0b      	ldr	r4, [pc, #44]	@ (8001874 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 8001846:	490c      	ldr	r1, [pc, #48]	@ (8001878 <MX_I2C1_Init+0x38>)
 8001848:	2300      	movs	r3, #0
 800184a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800184e:	e9c0 4100 	strd	r4, r1, [r0]
 8001852:	e9c0 3302 	strd	r3, r3, [r0, #8]
 8001856:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800185a:	e9c0 3306 	strd	r3, r3, [r0, #24]
 800185e:	6203      	str	r3, [r0, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001860:	f001 fa68 	bl	8002d34 <HAL_I2C_Init>
 8001864:	b900      	cbnz	r0, 8001868 <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001866:	bd10      	pop	{r4, pc}
 8001868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800186c:	f000 b928 	b.w	8001ac0 <Error_Handler>
 8001870:	200005e0 	.word	0x200005e0
 8001874:	40005400 	.word	0x40005400
 8001878:	00061a80 	.word	0x00061a80

0800187c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800187c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 800187e:	4b3a      	ldr	r3, [pc, #232]	@ (8001968 <HAL_I2C_MspInit+0xec>)
 8001880:	6802      	ldr	r2, [r0, #0]
{
 8001882:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8001886:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800188c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001890:	9406      	str	r4, [sp, #24]
  if(i2cHandle->Instance==I2C1)
 8001892:	d001      	beq.n	8001898 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001894:	b009      	add	sp, #36	@ 0x24
 8001896:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001898:	4f34      	ldr	r7, [pc, #208]	@ (800196c <HAL_I2C_MspInit+0xf0>)
 800189a:	9400      	str	r4, [sp, #0]
 800189c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800189e:	4e34      	ldr	r6, [pc, #208]	@ (8001970 <HAL_I2C_MspInit+0xf4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80018a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018b0:	22c0      	movs	r2, #192	@ 0xc0
 80018b2:	2312      	movs	r3, #18
 80018b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018b8:	2201      	movs	r2, #1
 80018ba:	2303      	movs	r3, #3
 80018bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018c2:	2304      	movs	r3, #4
 80018c4:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	482b      	ldr	r0, [pc, #172]	@ (8001974 <HAL_I2C_MspInit+0xf8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018c8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	f000 feb3 	bl	8002634 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018ce:	9401      	str	r4, [sp, #4]
 80018d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 80018d2:	6074      	str	r4, [r6, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80018da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 80018dc:	4a26      	ldr	r2, [pc, #152]	@ (8001978 <HAL_I2C_MspInit+0xfc>)
 80018de:	6032      	str	r2, [r6, #0]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018e4:	9301      	str	r3, [sp, #4]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 80018e6:	2240      	movs	r2, #64	@ 0x40
 80018e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80018ec:	4630      	mov	r0, r6
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 80018ee:	e9c6 2402 	strd	r2, r4, [r6, #8]
 80018f2:	e9c6 4405 	strd	r4, r4, [r6, #20]
 80018f6:	e9c6 4407 	strd	r4, r4, [r6, #28]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018fa:	9901      	ldr	r1, [sp, #4]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 80018fc:	6133      	str	r3, [r6, #16]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018fe:	6274      	str	r4, [r6, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001900:	f000 fc92 	bl	8002228 <HAL_DMA_Init>
 8001904:	bb50      	cbnz	r0, 800195c <HAL_I2C_MspInit+0xe0>
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001906:	4c1d      	ldr	r4, [pc, #116]	@ (800197c <HAL_I2C_MspInit+0x100>)
 8001908:	4a1d      	ldr	r2, [pc, #116]	@ (8001980 <HAL_I2C_MspInit+0x104>)
 800190a:	6022      	str	r2, [r4, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800190c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001910:	2300      	movs	r3, #0
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001912:	636e      	str	r6, [r5, #52]	@ 0x34
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001914:	6062      	str	r2, [r4, #4]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001916:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001918:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800191c:	e9c4 3302 	strd	r3, r3, [r4, #8]
 8001920:	e9c4 2304 	strd	r2, r3, [r4, #16]
 8001924:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001928:	e9c4 3308 	strd	r3, r3, [r4, #32]
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800192c:	63b5      	str	r5, [r6, #56]	@ 0x38
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800192e:	f000 fc7b 	bl	8002228 <HAL_DMA_Init>
 8001932:	b9b0      	cbnz	r0, 8001962 <HAL_I2C_MspInit+0xe6>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001934:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2105      	movs	r1, #5
 800193a:	201f      	movs	r0, #31
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800193c:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800193e:	f000 fc29 	bl	8002194 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001942:	201f      	movs	r0, #31
 8001944:	f000 fc62 	bl	800220c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001948:	2200      	movs	r2, #0
 800194a:	2105      	movs	r1, #5
 800194c:	2020      	movs	r0, #32
 800194e:	f000 fc21 	bl	8002194 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001952:	2020      	movs	r0, #32
 8001954:	f000 fc5a 	bl	800220c <HAL_NVIC_EnableIRQ>
}
 8001958:	b009      	add	sp, #36	@ 0x24
 800195a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800195c:	f000 f8b0 	bl	8001ac0 <Error_Handler>
 8001960:	e7d1      	b.n	8001906 <HAL_I2C_MspInit+0x8a>
      Error_Handler();
 8001962:	f000 f8ad 	bl	8001ac0 <Error_Handler>
 8001966:	e7e5      	b.n	8001934 <HAL_I2C_MspInit+0xb8>
 8001968:	40005400 	.word	0x40005400
 800196c:	40023800 	.word	0x40023800
 8001970:	20000580 	.word	0x20000580
 8001974:	40020400 	.word	0x40020400
 8001978:	40026028 	.word	0x40026028
 800197c:	20000520 	.word	0x20000520
 8001980:	40026010 	.word	0x40026010

08001984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001984:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001986:	2300      	movs	r3, #0
{
 8001988:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800198e:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001992:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001996:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800199a:	4920      	ldr	r1, [pc, #128]	@ (8001a1c <SystemClock_Config+0x98>)
 800199c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199e:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a0:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001a20 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a4:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80019a8:	6408      	str	r0, [r1, #64]	@ 0x40
 80019aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80019ac:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 80019b0:	9101      	str	r1, [sp, #4]
 80019b2:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b4:	9302      	str	r3, [sp, #8]
 80019b6:	6813      	ldr	r3, [r2, #0]
 80019b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019c0:	2001      	movs	r0, #1
 80019c2:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ca:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ce:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d4:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019d6:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019da:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019dc:	2104      	movs	r1, #4
 80019de:	2002      	movs	r0, #2
 80019e0:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 80019e4:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 80019e6:	2360      	movs	r3, #96	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 80019ea:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80019ec:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ee:	f002 fcd7 	bl	80043a0 <HAL_RCC_OscConfig>
 80019f2:	b108      	cbz	r0, 80019f8 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f8:	210f      	movs	r1, #15
 80019fa:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019fc:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001a00:	2280      	movs	r2, #128	@ 0x80
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a02:	a803      	add	r0, sp, #12
 8001a04:	2101      	movs	r1, #1
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a06:	e9cd 2305 	strd	r2, r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a0a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a0c:	f002 fede 	bl	80047cc <HAL_RCC_ClockConfig>
 8001a10:	b108      	cbz	r0, 8001a16 <SystemClock_Config+0x92>
 8001a12:	b672      	cpsid	i
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <SystemClock_Config+0x90>
}
 8001a16:	b014      	add	sp, #80	@ 0x50
 8001a18:	bd10      	pop	{r4, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40007000 	.word	0x40007000

08001a24 <main>:
{
 8001a24:	b508      	push	{r3, lr}
	SerialComm_SetCommandCallback(MyProcessCommand);
 8001a26:	4818      	ldr	r0, [pc, #96]	@ (8001a88 <main+0x64>)
  MultivariablePID_Init(&appPidObj);
 8001a28:	4c18      	ldr	r4, [pc, #96]	@ (8001a8c <main+0x68>)
	SerialComm_SetCommandCallback(MyProcessCommand);
 8001a2a:	f7ff fbf9 	bl	8001220 <SerialComm_SetCommandCallback>
  HAL_Init();
 8001a2e:	f000 fb61 	bl	80020f4 <HAL_Init>
  SystemClock_Config();
 8001a32:	f7ff ffa7 	bl	8001984 <SystemClock_Config>
  MX_GPIO_Init();
 8001a36:	f7ff fe51 	bl	80016dc <MX_GPIO_Init>
  MX_DMA_Init();
 8001a3a:	f7ff fc9b 	bl	8001374 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001a3e:	f000 fa97 	bl	8001f70 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001a42:	f7ff fefd 	bl	8001840 <MX_I2C1_Init>
  MX_TIM5_Init();
 8001a46:	f000 f9db 	bl	8001e00 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001a4a:	f000 fa3d 	bl	8001ec8 <MX_TIM9_Init>
  appSerialStatus = SerialComm_Init(&appSerialHandle, appSerialRxArray, appSerialTxArray);
 8001a4e:	4a10      	ldr	r2, [pc, #64]	@ (8001a90 <main+0x6c>)
 8001a50:	4910      	ldr	r1, [pc, #64]	@ (8001a94 <main+0x70>)
 8001a52:	4811      	ldr	r0, [pc, #68]	@ (8001a98 <main+0x74>)
 8001a54:	f7ff fbe6 	bl	8001224 <SerialComm_Init>
 8001a58:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <main+0x78>)
 8001a5a:	4602      	mov	r2, r0
  appMuxStatus = AS5600_MUX_Init(&appMuxHandle, NUM_MOTORS);
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	4810      	ldr	r0, [pc, #64]	@ (8001aa0 <main+0x7c>)
  appSerialStatus = SerialComm_Init(&appSerialHandle, appSerialRxArray, appSerialTxArray);
 8001a60:	701a      	strb	r2, [r3, #0]
  appMuxStatus = AS5600_MUX_Init(&appMuxHandle, NUM_MOTORS);
 8001a62:	f7ff fb6f 	bl	8001144 <AS5600_MUX_Init>
 8001a66:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <main+0x80>)
 8001a68:	7018      	strb	r0, [r3, #0]
  App_InitMotors();
 8001a6a:	f7ff fae1 	bl	8001030 <App_InitMotors>
  MultivariablePID_Init(&appPidObj);
 8001a6e:	4620      	mov	r0, r4
 8001a70:	f7ff faea 	bl	8001048 <MultivariablePID_Init>
  appPidObj.dt = 1.0f / ((float) APP_CONTROLLER_FREQ);
 8001a74:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <main+0x84>)
 8001a76:	f8c4 31b0 	str.w	r3, [r4, #432]	@ 0x1b0
  osKernelInitialize();
 8001a7a:	f003 ffff 	bl	8005a7c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001a7e:	f7ff fd67 	bl	8001550 <MX_FREERTOS_Init>
  osKernelStart();
 8001a82:	f004 f80d 	bl	8005aa0 <osKernelStart>
  while (1)
 8001a86:	e7fe      	b.n	8001a86 <main+0x62>
 8001a88:	08001605 	.word	0x08001605
 8001a8c:	200001f4 	.word	0x200001f4
 8001a90:	200003e8 	.word	0x200003e8
 8001a94:	2000041c 	.word	0x2000041c
 8001a98:	200004e8 	.word	0x200004e8
 8001a9c:	200004e4 	.word	0x200004e4
 8001aa0:	200003cc 	.word	0x200003cc
 8001aa4:	200003c8 	.word	0x200003c8
 8001aa8:	3c23d70a 	.word	0x3c23d70a

08001aac <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM11)
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001aae:	6802      	ldr	r2, [r0, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d000      	beq.n	8001ab6 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8001ab4:	4770      	bx	lr
    HAL_IncTick();
 8001ab6:	f000 bb37 	b.w	8002128 <HAL_IncTick>
 8001aba:	bf00      	nop
 8001abc:	40014800 	.word	0x40014800

08001ac0 <Error_Handler>:
 8001ac0:	b672      	cpsid	i
  while (1)
 8001ac2:	e7fe      	b.n	8001ac2 <Error_Handler+0x2>

08001ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <HAL_MspInit+0x3c>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	9200      	str	r2, [sp, #0]
 8001acc:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001ace:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001ad2:	6459      	str	r1, [r3, #68]	@ 0x44
 8001ad4:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001ad6:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 8001ada:	9000      	str	r0, [sp, #0]
 8001adc:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	9201      	str	r2, [sp, #4]
 8001ae0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001ae2:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001ae6:	6418      	str	r0, [r3, #64]	@ 0x40
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001af2:	210f      	movs	r1, #15
 8001af4:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af8:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001afa:	f000 bb4b 	b.w	8002194 <HAL_NVIC_SetPriority>
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b04:	b570      	push	{r4, r5, r6, lr}
 8001b06:	b088      	sub	sp, #32
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001b08:	2500      	movs	r5, #0
 8001b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b88 <HAL_InitTick+0x84>)
 8001b0c:	9502      	str	r5, [sp, #8]
 8001b0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8001b10:	4c1e      	ldr	r4, [pc, #120]	@ (8001b8c <HAL_InitTick+0x88>)
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001b12:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001b16:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b1e:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001b20:	9302      	str	r3, [sp, #8]
{
 8001b22:	4606      	mov	r6, r0
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b24:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001b26:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b28:	f002 ff0e 	bl	8004948 <HAL_RCC_GetClockConfig>
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b2c:	f002 fefc 	bl	8004928 <HAL_RCC_GetPCLK2Freq>
  htim11.Instance = TIM11;
 8001b30:	4a17      	ldr	r2, [pc, #92]	@ (8001b90 <HAL_InitTick+0x8c>)
 8001b32:	6022      	str	r2, [r4, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8001b34:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b38:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b3a:	4a16      	ldr	r2, [pc, #88]	@ (8001b94 <HAL_InitTick+0x90>)
  htim11.Init.Prescaler = uwPrescalerValue;
  htim11.Init.ClockDivision = 0;
 8001b3c:	6125      	str	r5, [r4, #16]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b3e:	fba2 2300 	umull	r2, r3, r2, r0
 8001b42:	0c9b      	lsrs	r3, r3, #18
 8001b44:	3b01      	subs	r3, #1
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim11);
 8001b46:	4620      	mov	r0, r4
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b48:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4c:	61a5      	str	r5, [r4, #24]
  status = HAL_TIM_Base_Init(&htim11);
 8001b4e:	f002 ff1d 	bl	800498c <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001b52:	4605      	mov	r5, r0
 8001b54:	b110      	cbz	r0, 8001b5c <HAL_InitTick+0x58>
    }
  }

 /* Return function status */
  return status;
}
 8001b56:	4628      	mov	r0, r5
 8001b58:	b008      	add	sp, #32
 8001b5a:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_TIM_Base_Start_IT(&htim11);
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	f002 ff8f 	bl	8004a80 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001b62:	4605      	mov	r5, r0
 8001b64:	2800      	cmp	r0, #0
 8001b66:	d1f6      	bne.n	8001b56 <HAL_InitTick+0x52>
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001b68:	201a      	movs	r0, #26
 8001b6a:	f000 fb4f 	bl	800220c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6e:	2e0f      	cmp	r6, #15
 8001b70:	d901      	bls.n	8001b76 <HAL_InitTick+0x72>
        status = HAL_ERROR;
 8001b72:	2501      	movs	r5, #1
 8001b74:	e7ef      	b.n	8001b56 <HAL_InitTick+0x52>
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8001b76:	462a      	mov	r2, r5
 8001b78:	4631      	mov	r1, r6
 8001b7a:	201a      	movs	r0, #26
 8001b7c:	f000 fb0a 	bl	8002194 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <HAL_InitTick+0x94>)
 8001b82:	601e      	str	r6, [r3, #0]
 8001b84:	e7e7      	b.n	8001b56 <HAL_InitTick+0x52>
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	20000634 	.word	0x20000634
 8001b90:	40014800 	.word	0x40014800
 8001b94:	431bde83 	.word	0x431bde83
 8001b98:	20000008 	.word	0x20000008

08001b9c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b9c:	e7fe      	b.n	8001b9c <NMI_Handler>
 8001b9e:	bf00      	nop

08001ba0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba0:	b508      	push	{r3, lr}

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Toggle LED/Pin
 8001ba2:	4c09      	ldr	r4, [pc, #36]	@ (8001bc8 <HardFault_Handler+0x28>)
 8001ba4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f000 feff 	bl	80029ac <HAL_GPIO_TogglePin>
	    HAL_Delay(250);                          // 250ms on
 8001bae:	20fa      	movs	r0, #250	@ 0xfa
 8001bb0:	f000 facc 	bl	800214c <HAL_Delay>
	    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Toggle LED/Pin
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bba:	f000 fef7 	bl	80029ac <HAL_GPIO_TogglePin>
	    HAL_Delay(750);                          // 750ms off
 8001bbe:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001bc2:	f000 fac3 	bl	800214c <HAL_Delay>
  while (1)
 8001bc6:	e7ed      	b.n	8001ba4 <HardFault_Handler+0x4>
 8001bc8:	40020800 	.word	0x40020800

08001bcc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	e7fe      	b.n	8001bcc <MemManage_Handler>
 8001bce:	bf00      	nop

08001bd0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <BusFault_Handler>
 8001bd2:	bf00      	nop

08001bd4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <UsageFault_Handler>
 8001bd6:	bf00      	nop

08001bd8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop

08001bdc <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001bdc:	4801      	ldr	r0, [pc, #4]	@ (8001be4 <DMA1_Stream0_IRQHandler+0x8>)
 8001bde:	f000 bc4f 	b.w	8002480 <HAL_DMA_IRQHandler>
 8001be2:	bf00      	nop
 8001be4:	20000520 	.word	0x20000520

08001be8 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001be8:	4801      	ldr	r0, [pc, #4]	@ (8001bf0 <DMA1_Stream1_IRQHandler+0x8>)
 8001bea:	f000 bc49 	b.w	8002480 <HAL_DMA_IRQHandler>
 8001bee:	bf00      	nop
 8001bf0:	20000580 	.word	0x20000580

08001bf4 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001bf4:	4801      	ldr	r0, [pc, #4]	@ (8001bfc <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 8001bf6:	f003 ba07 	b.w	8005008 <HAL_TIM_IRQHandler>
 8001bfa:	bf00      	nop
 8001bfc:	20000634 	.word	0x20000634

08001c00 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001c00:	4801      	ldr	r0, [pc, #4]	@ (8001c08 <I2C1_EV_IRQHandler+0x8>)
 8001c02:	f001 be1f 	b.w	8003844 <HAL_I2C_EV_IRQHandler>
 8001c06:	bf00      	nop
 8001c08:	200005e0 	.word	0x200005e0

08001c0c <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001c0c:	4801      	ldr	r0, [pc, #4]	@ (8001c14 <I2C1_ER_IRQHandler+0x8>)
 8001c0e:	f002 baf9 	b.w	8004204 <HAL_I2C_ER_IRQHandler>
 8001c12:	bf00      	nop
 8001c14:	200005e0 	.word	0x200005e0

08001c18 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c18:	4801      	ldr	r0, [pc, #4]	@ (8001c20 <USART1_IRQHandler+0x8>)
 8001c1a:	f003 bcfd 	b.w	8005618 <HAL_UART_IRQHandler>
 8001c1e:	bf00      	nop
 8001c20:	200007d0 	.word	0x200007d0

08001c24 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001c24:	4801      	ldr	r0, [pc, #4]	@ (8001c2c <DMA2_Stream2_IRQHandler+0x8>)
 8001c26:	f000 bc2b 	b.w	8002480 <HAL_DMA_IRQHandler>
 8001c2a:	bf00      	nop
 8001c2c:	20000770 	.word	0x20000770

08001c30 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001c30:	4801      	ldr	r0, [pc, #4]	@ (8001c38 <DMA2_Stream7_IRQHandler+0x8>)
 8001c32:	f000 bc25 	b.w	8002480 <HAL_DMA_IRQHandler>
 8001c36:	bf00      	nop
 8001c38:	20000710 	.word	0x20000710

08001c3c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	4770      	bx	lr

08001c40 <_kill>:

int _kill(int pid, int sig)
{
 8001c40:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c42:	f008 fb73 	bl	800a32c <__errno>
 8001c46:	2316      	movs	r3, #22
 8001c48:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001c4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c4e:	bd08      	pop	{r3, pc}

08001c50 <_exit>:

void _exit (int status)
{
 8001c50:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001c52:	f008 fb6b 	bl	800a32c <__errno>
 8001c56:	2316      	movs	r3, #22
 8001c58:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001c5a:	e7fe      	b.n	8001c5a <_exit+0xa>

08001c5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c5c:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5e:	1e16      	subs	r6, r2, #0
 8001c60:	dd07      	ble.n	8001c72 <_read+0x16>
 8001c62:	460c      	mov	r4, r1
 8001c64:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001c66:	f3af 8000 	nop.w
 8001c6a:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6e:	42a5      	cmp	r5, r4
 8001c70:	d1f9      	bne.n	8001c66 <_read+0xa>
  }

  return len;
}
 8001c72:	4630      	mov	r0, r6
 8001c74:	bd70      	pop	{r4, r5, r6, pc}
 8001c76:	bf00      	nop

08001c78 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c78:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7a:	1e16      	subs	r6, r2, #0
 8001c7c:	dd07      	ble.n	8001c8e <_write+0x16>
 8001c7e:	460c      	mov	r4, r1
 8001c80:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8001c82:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001c86:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c8a:	42a5      	cmp	r5, r4
 8001c8c:	d1f9      	bne.n	8001c82 <_write+0xa>
  }
  return len;
}
 8001c8e:	4630      	mov	r0, r6
 8001c90:	bd70      	pop	{r4, r5, r6, pc}
 8001c92:	bf00      	nop

08001c94 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001c94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop

08001c9c <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001c9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ca0:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop

08001ca8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001ca8:	2001      	movs	r0, #1
 8001caa:	4770      	bx	lr

08001cac <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001cac:	2000      	movs	r0, #0
 8001cae:	4770      	bx	lr

08001cb0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb0:	490c      	ldr	r1, [pc, #48]	@ (8001ce4 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb2:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce8 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001cb4:	680b      	ldr	r3, [r1, #0]
{
 8001cb6:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb8:	4c0c      	ldr	r4, [pc, #48]	@ (8001cec <_sbrk+0x3c>)
 8001cba:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001cbc:	b12b      	cbz	r3, 8001cca <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cbe:	4418      	add	r0, r3
 8001cc0:	4290      	cmp	r0, r2
 8001cc2:	d807      	bhi.n	8001cd4 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001cc4:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001cca:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <_sbrk+0x40>)
 8001ccc:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001cce:	4418      	add	r0, r3
 8001cd0:	4290      	cmp	r0, r2
 8001cd2:	d9f7      	bls.n	8001cc4 <_sbrk+0x14>
    errno = ENOMEM;
 8001cd4:	f008 fb2a 	bl	800a32c <__errno>
 8001cd8:	230c      	movs	r3, #12
 8001cda:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001cdc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	bd10      	pop	{r4, pc}
 8001ce4:	2000067c 	.word	0x2000067c
 8001ce8:	20020000 	.word	0x20020000
 8001cec:	00000400 	.word	0x00000400
 8001cf0:	20005350 	.word	0x20005350

08001cf4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cf4:	4a03      	ldr	r2, [pc, #12]	@ (8001d04 <SystemInit+0x10>)
 8001cf6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001cfa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cfe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM5)
 8001d08:	4a12      	ldr	r2, [pc, #72]	@ (8001d54 <HAL_TIM_Base_MspInit+0x4c>)
 8001d0a:	6803      	ldr	r3, [r0, #0]
 8001d0c:	4293      	cmp	r3, r2
{
 8001d0e:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM5)
 8001d10:	d012      	beq.n	8001d38 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM9)
 8001d12:	4a11      	ldr	r2, [pc, #68]	@ (8001d58 <HAL_TIM_Base_MspInit+0x50>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d001      	beq.n	8001d1c <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001d18:	b002      	add	sp, #8
 8001d1a:	4770      	bx	lr
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <HAL_TIM_Base_MspInit+0x54>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	9201      	str	r2, [sp, #4]
 8001d22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d24:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d28:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d30:	9301      	str	r3, [sp, #4]
 8001d32:	9b01      	ldr	r3, [sp, #4]
}
 8001d34:	b002      	add	sp, #8
 8001d36:	4770      	bx	lr
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d38:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <HAL_TIM_Base_MspInit+0x54>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	9200      	str	r2, [sp, #0]
 8001d3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d40:	f042 0208 	orr.w	r2, r2, #8
 8001d44:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	9b00      	ldr	r3, [sp, #0]
}
 8001d50:	b002      	add	sp, #8
 8001d52:	4770      	bx	lr
 8001d54:	40000c00 	.word	0x40000c00
 8001d58:	40014000 	.word	0x40014000
 8001d5c:	40023800 	.word	0x40023800

08001d60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d60:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM5)
 8001d62:	6802      	ldr	r2, [r0, #0]
 8001d64:	4922      	ldr	r1, [pc, #136]	@ (8001df0 <HAL_TIM_MspPostInit+0x90>)
{
 8001d66:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM5)
 8001d6a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001d70:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001d74:	9306      	str	r3, [sp, #24]
  if(timHandle->Instance==TIM5)
 8001d76:	d004      	beq.n	8001d82 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM9)
 8001d78:	491e      	ldr	r1, [pc, #120]	@ (8001df4 <HAL_TIM_MspPostInit+0x94>)
 8001d7a:	428a      	cmp	r2, r1
 8001d7c:	d018      	beq.n	8001db0 <HAL_TIM_MspPostInit+0x50>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001d7e:	b009      	add	sp, #36	@ 0x24
 8001d80:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_TIM_MspPostInit+0x98>)
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	481c      	ldr	r0, [pc, #112]	@ (8001dfc <HAL_TIM_MspPostInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d90:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d92:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8001de8 <HAL_TIM_MspPostInit+0x88>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d9e:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001da0:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da4:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001da6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da8:	f000 fc44 	bl	8002634 <HAL_GPIO_Init>
}
 8001dac:	b009      	add	sp, #36	@ 0x24
 8001dae:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db0:	4a11      	ldr	r2, [pc, #68]	@ (8001df8 <HAL_TIM_MspPostInit+0x98>)
 8001db2:	9301      	str	r3, [sp, #4]
 8001db4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db6:	4811      	ldr	r0, [pc, #68]	@ (8001dfc <HAL_TIM_MspPostInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db8:	f041 0101 	orr.w	r1, r1, #1
 8001dbc:	6311      	str	r1, [r2, #48]	@ 0x30
 8001dbe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001dc0:	f002 0201 	and.w	r2, r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dc8:	2404      	movs	r4, #4
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001dca:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dcc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	e9cd 4302 	strd	r4, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd2:	e9cd 3304 	strd	r3, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd6:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001dd8:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dda:	f000 fc2b 	bl	8002634 <HAL_GPIO_Init>
}
 8001dde:	b009      	add	sp, #36	@ 0x24
 8001de0:	bd30      	pop	{r4, r5, pc}
 8001de2:	bf00      	nop
 8001de4:	f3af 8000 	nop.w
 8001de8:	00000001 	.word	0x00000001
 8001dec:	00000002 	.word	0x00000002
 8001df0:	40000c00 	.word	0x40000c00
 8001df4:	40014000 	.word	0x40014000
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40020000 	.word	0x40020000

08001e00 <MX_TIM5_Init>:
{
 8001e00:	b510      	push	{r4, lr}
  htim5.Instance = TIM5;
 8001e02:	4c2f      	ldr	r4, [pc, #188]	@ (8001ec0 <MX_TIM5_Init+0xc0>)
{
 8001e04:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e06:	2300      	movs	r3, #0
 8001e08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001e0c:	e9cd 3304 	strd	r3, r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e10:	e9cd 3300 	strd	r3, r3, [sp]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e14:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001e18:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8001e1c:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8001e20:	930c      	str	r3, [sp, #48]	@ 0x30
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e22:	60a3      	str	r3, [r4, #8]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e24:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e26:	2380      	movs	r3, #128	@ 0x80
 8001e28:	61a3      	str	r3, [r4, #24]
  htim5.Init.Prescaler = 65535;
 8001e2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e2e:	6063      	str	r3, [r4, #4]
  htim5.Init.Period = 65535;
 8001e30:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e32:	4620      	mov	r0, r4
  htim5.Instance = TIM5;
 8001e34:	4b23      	ldr	r3, [pc, #140]	@ (8001ec4 <MX_TIM5_Init+0xc4>)
 8001e36:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e38:	f002 fda8 	bl	800498c <HAL_TIM_Base_Init>
 8001e3c:	bb50      	cbnz	r0, 8001e94 <MX_TIM5_Init+0x94>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001e42:	481f      	ldr	r0, [pc, #124]	@ (8001ec0 <MX_TIM5_Init+0xc0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e44:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001e46:	a902      	add	r1, sp, #8
 8001e48:	f003 f82c 	bl	8004ea4 <HAL_TIM_ConfigClockSource>
 8001e4c:	bb70      	cbnz	r0, 8001eac <MX_TIM5_Init+0xac>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001e4e:	481c      	ldr	r0, [pc, #112]	@ (8001ec0 <MX_TIM5_Init+0xc0>)
 8001e50:	f002 fe4a 	bl	8004ae8 <HAL_TIM_OC_Init>
 8001e54:	bb38      	cbnz	r0, 8001ea6 <MX_TIM5_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e56:	2200      	movs	r2, #0
 8001e58:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e5a:	4819      	ldr	r0, [pc, #100]	@ (8001ec0 <MX_TIM5_Init+0xc0>)
 8001e5c:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e62:	f003 f96d 	bl	8005140 <HAL_TIMEx_MasterConfigSynchronization>
 8001e66:	b9d8      	cbnz	r0, 8001ea0 <MX_TIM5_Init+0xa0>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001e68:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 8001eb8 <MX_TIM5_Init+0xb8>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e6c:	2200      	movs	r2, #0
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e6e:	4814      	ldr	r0, [pc, #80]	@ (8001ec0 <MX_TIM5_Init+0xc0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e70:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e72:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001e74:	ed8d 7b06 	vstr	d7, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e78:	920a      	str	r2, [sp, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e7a:	f002 ff57 	bl	8004d2c <HAL_TIM_OC_ConfigChannel>
 8001e7e:	b960      	cbnz	r0, 8001e9a <MX_TIM5_Init+0x9a>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 8001e80:	6822      	ldr	r2, [r4, #0]
  HAL_TIM_MspPostInit(&htim5);
 8001e82:	480f      	ldr	r0, [pc, #60]	@ (8001ec0 <MX_TIM5_Init+0xc0>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 8001e84:	6993      	ldr	r3, [r2, #24]
 8001e86:	f043 0308 	orr.w	r3, r3, #8
 8001e8a:	6193      	str	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim5);
 8001e8c:	f7ff ff68 	bl	8001d60 <HAL_TIM_MspPostInit>
}
 8001e90:	b00e      	add	sp, #56	@ 0x38
 8001e92:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001e94:	f7ff fe14 	bl	8001ac0 <Error_Handler>
 8001e98:	e7d1      	b.n	8001e3e <MX_TIM5_Init+0x3e>
    Error_Handler();
 8001e9a:	f7ff fe11 	bl	8001ac0 <Error_Handler>
 8001e9e:	e7ef      	b.n	8001e80 <MX_TIM5_Init+0x80>
    Error_Handler();
 8001ea0:	f7ff fe0e 	bl	8001ac0 <Error_Handler>
 8001ea4:	e7e0      	b.n	8001e68 <MX_TIM5_Init+0x68>
    Error_Handler();
 8001ea6:	f7ff fe0b 	bl	8001ac0 <Error_Handler>
 8001eaa:	e7d4      	b.n	8001e56 <MX_TIM5_Init+0x56>
    Error_Handler();
 8001eac:	f7ff fe08 	bl	8001ac0 <Error_Handler>
 8001eb0:	e7cd      	b.n	8001e4e <MX_TIM5_Init+0x4e>
 8001eb2:	bf00      	nop
 8001eb4:	f3af 8000 	nop.w
 8001eb8:	00000030 	.word	0x00000030
 8001ebc:	00000000 	.word	0x00000000
 8001ec0:	200006c8 	.word	0x200006c8
 8001ec4:	40000c00 	.word	0x40000c00

08001ec8 <MX_TIM9_Init>:
{
 8001ec8:	b510      	push	{r4, lr}
  htim9.Instance = TIM9;
 8001eca:	4c27      	ldr	r4, [pc, #156]	@ (8001f68 <MX_TIM9_Init+0xa0>)
 8001ecc:	4a27      	ldr	r2, [pc, #156]	@ (8001f6c <MX_TIM9_Init+0xa4>)
{
 8001ece:	b08c      	sub	sp, #48	@ 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed0:	2300      	movs	r3, #0
  htim9.Instance = TIM9;
 8001ed2:	6022      	str	r2, [r4, #0]
  htim9.Init.Prescaler = 65535;
 8001ed4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed8:	e9c4 2301 	strd	r2, r3, [r4, #4]
  htim9.Init.Period = 65535;
 8001edc:	60e2      	str	r2, [r4, #12]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001ede:	4620      	mov	r0, r4
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ee0:	2280      	movs	r2, #128	@ 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ee2:	e9cd 3300 	strd	r3, r3, [sp]
 8001ee6:	e9cd 3302 	strd	r3, r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eea:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001eee:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001ef2:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8001ef6:	930a      	str	r3, [sp, #40]	@ 0x28
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef8:	6123      	str	r3, [r4, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001efa:	61a2      	str	r2, [r4, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001efc:	f002 fd46 	bl	800498c <HAL_TIM_Base_Init>
 8001f00:	bb08      	cbnz	r0, 8001f46 <MX_TIM9_Init+0x7e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f06:	4818      	ldr	r0, [pc, #96]	@ (8001f68 <MX_TIM9_Init+0xa0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f08:	9300      	str	r3, [sp, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f0a:	4669      	mov	r1, sp
 8001f0c:	f002 ffca 	bl	8004ea4 <HAL_TIM_ConfigClockSource>
 8001f10:	bb10      	cbnz	r0, 8001f58 <MX_TIM9_Init+0x90>
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8001f12:	4815      	ldr	r0, [pc, #84]	@ (8001f68 <MX_TIM9_Init+0xa0>)
 8001f14:	f002 fde8 	bl	8004ae8 <HAL_TIM_OC_Init>
 8001f18:	b9d8      	cbnz	r0, 8001f52 <MX_TIM9_Init+0x8a>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001f1a:	ed9f 7b11 	vldr	d7, [pc, #68]	@ 8001f60 <MX_TIM9_Init+0x98>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f1e:	2200      	movs	r2, #0
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f20:	4811      	ldr	r0, [pc, #68]	@ (8001f68 <MX_TIM9_Init+0xa0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f22:	9206      	str	r2, [sp, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f24:	a904      	add	r1, sp, #16
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001f26:	ed8d 7b04 	vstr	d7, [sp, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f2a:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f2c:	f002 fefe 	bl	8004d2c <HAL_TIM_OC_ConfigChannel>
 8001f30:	b960      	cbnz	r0, 8001f4c <MX_TIM9_Init+0x84>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 8001f32:	6822      	ldr	r2, [r4, #0]
  HAL_TIM_MspPostInit(&htim9);
 8001f34:	480c      	ldr	r0, [pc, #48]	@ (8001f68 <MX_TIM9_Init+0xa0>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 8001f36:	6993      	ldr	r3, [r2, #24]
 8001f38:	f043 0308 	orr.w	r3, r3, #8
 8001f3c:	6193      	str	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim9);
 8001f3e:	f7ff ff0f 	bl	8001d60 <HAL_TIM_MspPostInit>
}
 8001f42:	b00c      	add	sp, #48	@ 0x30
 8001f44:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001f46:	f7ff fdbb 	bl	8001ac0 <Error_Handler>
 8001f4a:	e7da      	b.n	8001f02 <MX_TIM9_Init+0x3a>
    Error_Handler();
 8001f4c:	f7ff fdb8 	bl	8001ac0 <Error_Handler>
 8001f50:	e7ef      	b.n	8001f32 <MX_TIM9_Init+0x6a>
    Error_Handler();
 8001f52:	f7ff fdb5 	bl	8001ac0 <Error_Handler>
 8001f56:	e7e0      	b.n	8001f1a <MX_TIM9_Init+0x52>
    Error_Handler();
 8001f58:	f7ff fdb2 	bl	8001ac0 <Error_Handler>
 8001f5c:	e7d9      	b.n	8001f12 <MX_TIM9_Init+0x4a>
 8001f5e:	bf00      	nop
 8001f60:	00000030 	.word	0x00000030
 8001f64:	00000000 	.word	0x00000000
 8001f68:	20000680 	.word	0x20000680
 8001f6c:	40014000 	.word	0x40014000

08001f70 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f70:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f72:	480b      	ldr	r0, [pc, #44]	@ (8001fa0 <MX_USART1_UART_Init+0x30>)
 8001f74:	4c0b      	ldr	r4, [pc, #44]	@ (8001fa4 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f76:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 8001f78:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f7c:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8001f7e:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f82:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f86:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f8a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f8e:	f003 f913 	bl	80051b8 <HAL_UART_Init>
 8001f92:	b900      	cbnz	r0, 8001f96 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f94:	bd10      	pop	{r4, pc}
 8001f96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001f9a:	f7ff bd91 	b.w	8001ac0 <Error_Handler>
 8001f9e:	bf00      	nop
 8001fa0:	200007d0 	.word	0x200007d0
 8001fa4:	40011000 	.word	0x40011000

08001fa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fa8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8001faa:	4b37      	ldr	r3, [pc, #220]	@ (8002088 <HAL_UART_MspInit+0xe0>)
 8001fac:	6802      	ldr	r2, [r0, #0]
{
 8001fae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 8001fb2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001fb8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001fbc:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 8001fbe:	d001      	beq.n	8001fc4 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001fc0:	b008      	add	sp, #32
 8001fc2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fc4:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8001fc8:	9400      	str	r4, [sp, #0]
 8001fca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001fcc:	4e2f      	ldr	r6, [pc, #188]	@ (800208c <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fce:	f042 0210 	orr.w	r2, r2, #16
 8001fd2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fd6:	f002 0210 	and.w	r2, r2, #16
 8001fda:	9200      	str	r2, [sp, #0]
 8001fdc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	9401      	str	r4, [sp, #4]
 8001fe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ff0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ffa:	4605      	mov	r5, r0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffc:	2203      	movs	r2, #3
 8001ffe:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002000:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002002:	4823      	ldr	r0, [pc, #140]	@ (8002090 <HAL_UART_MspInit+0xe8>)
 8002004:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002006:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	f000 fb13 	bl	8002634 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800200e:	4a21      	ldr	r2, [pc, #132]	@ (8002094 <HAL_UART_MspInit+0xec>)
 8002010:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002014:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002018:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800201a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800201e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002022:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002026:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800202a:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800202e:	f000 f8fb 	bl	8002228 <HAL_DMA_Init>
 8002032:	bb18      	cbnz	r0, 800207c <HAL_UART_MspInit+0xd4>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002034:	4c18      	ldr	r4, [pc, #96]	@ (8002098 <HAL_UART_MspInit+0xf0>)
 8002036:	4919      	ldr	r1, [pc, #100]	@ (800209c <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002038:	63ee      	str	r6, [r5, #60]	@ 0x3c
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800203a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800203e:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002040:	e9c4 1200 	strd	r1, r2, [r4]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002044:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002046:	2140      	movs	r1, #64	@ 0x40
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002048:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800204c:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002050:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002054:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002058:	63b5      	str	r5, [r6, #56]	@ 0x38
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800205a:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800205c:	6263      	str	r3, [r4, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800205e:	f000 f8e3 	bl	8002228 <HAL_DMA_Init>
 8002062:	b970      	cbnz	r0, 8002082 <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002064:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2105      	movs	r1, #5
 800206a:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800206c:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800206e:	f000 f891 	bl	8002194 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002072:	2025      	movs	r0, #37	@ 0x25
 8002074:	f000 f8ca 	bl	800220c <HAL_NVIC_EnableIRQ>
}
 8002078:	b008      	add	sp, #32
 800207a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800207c:	f7ff fd20 	bl	8001ac0 <Error_Handler>
 8002080:	e7d8      	b.n	8002034 <HAL_UART_MspInit+0x8c>
      Error_Handler();
 8002082:	f7ff fd1d 	bl	8001ac0 <Error_Handler>
 8002086:	e7ed      	b.n	8002064 <HAL_UART_MspInit+0xbc>
 8002088:	40011000 	.word	0x40011000
 800208c:	20000770 	.word	0x20000770
 8002090:	40020000 	.word	0x40020000
 8002094:	40026440 	.word	0x40026440
 8002098:	20000710 	.word	0x20000710
 800209c:	400264b8 	.word	0x400264b8

080020a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80020a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020a4:	f7ff fe26 	bl	8001cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020a8:	480c      	ldr	r0, [pc, #48]	@ (80020dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020aa:	490d      	ldr	r1, [pc, #52]	@ (80020e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020ac:	4a0d      	ldr	r2, [pc, #52]	@ (80020e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020b0:	e002      	b.n	80020b8 <LoopCopyDataInit>

080020b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b6:	3304      	adds	r3, #4

080020b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020bc:	d3f9      	bcc.n	80020b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020be:	4a0a      	ldr	r2, [pc, #40]	@ (80020e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020c0:	4c0a      	ldr	r4, [pc, #40]	@ (80020ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80020c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c4:	e001      	b.n	80020ca <LoopFillZerobss>

080020c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c8:	3204      	adds	r2, #4

080020ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020cc:	d3fb      	bcc.n	80020c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ce:	f008 f933 	bl	800a338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020d2:	f7ff fca7 	bl	8001a24 <main>
  bx  lr    
 80020d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80020d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80020e4:	0800d590 	.word	0x0800d590
  ldr r2, =_sbss
 80020e8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80020ec:	2000534c 	.word	0x2000534c

080020f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020f0:	e7fe      	b.n	80020f0 <ADC_IRQHandler>
	...

080020f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f4:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002124 <HAL_Init+0x30>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020fe:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002106:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800210e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002110:	2003      	movs	r0, #3
 8002112:	f000 f82d 	bl	8002170 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002116:	200f      	movs	r0, #15
 8002118:	f7ff fcf4 	bl	8001b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800211c:	f7ff fcd2 	bl	8001ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002120:	2000      	movs	r0, #0
 8002122:	bd08      	pop	{r3, pc}
 8002124:	40023c00 	.word	0x40023c00

08002128 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002128:	4a03      	ldr	r2, [pc, #12]	@ (8002138 <HAL_IncTick+0x10>)
 800212a:	4b04      	ldr	r3, [pc, #16]	@ (800213c <HAL_IncTick+0x14>)
 800212c:	6811      	ldr	r1, [r2, #0]
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	440b      	add	r3, r1
 8002132:	6013      	str	r3, [r2, #0]
}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	20000818 	.word	0x20000818
 800213c:	20000004 	.word	0x20000004

08002140 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002140:	4b01      	ldr	r3, [pc, #4]	@ (8002148 <HAL_GetTick+0x8>)
 8002142:	6818      	ldr	r0, [r3, #0]
}
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000818 	.word	0x20000818

0800214c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800214c:	b538      	push	{r3, r4, r5, lr}
 800214e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002150:	f7ff fff6 	bl	8002140 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002154:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002156:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002158:	d002      	beq.n	8002160 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800215a:	4b04      	ldr	r3, [pc, #16]	@ (800216c <HAL_Delay+0x20>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002160:	f7ff ffee 	bl	8002140 <HAL_GetTick>
 8002164:	1b40      	subs	r0, r0, r5
 8002166:	42a0      	cmp	r0, r4
 8002168:	d3fa      	bcc.n	8002160 <HAL_Delay+0x14>
  {
  }
}
 800216a:	bd38      	pop	{r3, r4, r5, pc}
 800216c:	20000004 	.word	0x20000004

08002170 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002170:	4907      	ldr	r1, [pc, #28]	@ (8002190 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002172:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002174:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002176:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800217a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800217e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002180:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002182:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800218a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002194:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <HAL_NVIC_SetPriority+0x70>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800219c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800219e:	f1c3 0e07 	rsb	lr, r3, #7
 80021a2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021aa:	bf28      	it	cs
 80021ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b0:	f1bc 0f06 	cmp.w	ip, #6
 80021b4:	d91c      	bls.n	80021f0 <HAL_NVIC_SetPriority+0x5c>
 80021b6:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021be:	fa03 f30c 	lsl.w	r3, r3, ip
 80021c2:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ca:	fa03 f30e 	lsl.w	r3, r3, lr
 80021ce:	ea21 0303 	bic.w	r3, r1, r3
 80021d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80021d6:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d8:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80021da:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021dc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80021de:	db0a      	blt.n	80021f6 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80021e4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80021e8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80021ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80021f0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f2:	4694      	mov	ip, r2
 80021f4:	e7e7      	b.n	80021c6 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f6:	4a04      	ldr	r2, [pc, #16]	@ (8002208 <HAL_NVIC_SetPriority+0x74>)
 80021f8:	f000 000f 	and.w	r0, r0, #15
 80021fc:	4402      	add	r2, r0
 80021fe:	7613      	strb	r3, [r2, #24]
 8002200:	f85d fb04 	ldr.w	pc, [sp], #4
 8002204:	e000ed00 	.word	0xe000ed00
 8002208:	e000ecfc 	.word	0xe000ecfc

0800220c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800220c:	2800      	cmp	r0, #0
 800220e:	db07      	blt.n	8002220 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002210:	4a04      	ldr	r2, [pc, #16]	@ (8002224 <HAL_NVIC_EnableIRQ+0x18>)
 8002212:	0941      	lsrs	r1, r0, #5
 8002214:	2301      	movs	r3, #1
 8002216:	f000 001f 	and.w	r0, r0, #31
 800221a:	4083      	lsls	r3, r0
 800221c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000e100 	.word	0xe000e100

08002228 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002228:	b538      	push	{r3, r4, r5, lr}
 800222a:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800222c:	f7ff ff88 	bl	8002140 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002230:	2c00      	cmp	r4, #0
 8002232:	d06d      	beq.n	8002310 <HAL_DMA_Init+0xe8>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002234:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002236:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002238:	2102      	movs	r1, #2
 800223a:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 800223e:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	f022 0201 	bic.w	r2, r2, #1
 8002248:	4605      	mov	r5, r0
 800224a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800224c:	e005      	b.n	800225a <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800224e:	f7ff ff77 	bl	8002140 <HAL_GetTick>
 8002252:	1b43      	subs	r3, r0, r5
 8002254:	2b05      	cmp	r3, #5
 8002256:	d837      	bhi.n	80022c8 <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002258:	6823      	ldr	r3, [r4, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	07d1      	lsls	r1, r2, #31
 800225e:	d4f6      	bmi.n	800224e <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002260:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002264:	68e1      	ldr	r1, [r4, #12]
 8002266:	4302      	orrs	r2, r0
 8002268:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800226a:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800226e:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002270:	432a      	orrs	r2, r5
 8002272:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002274:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8002276:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002278:	4302      	orrs	r2, r0
 800227a:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800227c:	4931      	ldr	r1, [pc, #196]	@ (8002344 <HAL_DMA_Init+0x11c>)
 800227e:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002280:	6a25      	ldr	r5, [r4, #32]
 8002282:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002284:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002286:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002288:	2904      	cmp	r1, #4
 800228a:	d024      	beq.n	80022d6 <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800228c:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800228e:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002290:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002294:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002296:	b2d8      	uxtb	r0, r3
 8002298:	4a2b      	ldr	r2, [pc, #172]	@ (8002348 <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 800229a:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800229c:	3810      	subs	r0, #16
 800229e:	fba2 5200 	umull	r5, r2, r2, r0
 80022a2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022a4:	4929      	ldr	r1, [pc, #164]	@ (800234c <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022a6:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022aa:	5c89      	ldrb	r1, [r1, r2]
 80022ac:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 80022ae:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022b0:	bf88      	it	hi
 80022b2:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022b4:	223f      	movs	r2, #63	@ 0x3f
 80022b6:	408a      	lsls	r2, r1
 80022b8:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ba:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022bc:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 80022be:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022c0:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80022c2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 80022c6:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022ca:	2220      	movs	r2, #32
 80022cc:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022ce:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 80022d2:	4618      	mov	r0, r3
}
 80022d4:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022d6:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 80022da:	4329      	orrs	r1, r5
 80022dc:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 80022de:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 80022e0:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 80022e2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022e4:	f021 0107 	bic.w	r1, r1, #7
 80022e8:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 80022ea:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022ee:	2d00      	cmp	r5, #0
 80022f0:	d0d1      	beq.n	8002296 <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022f2:	b178      	cbz	r0, 8002314 <HAL_DMA_Init+0xec>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022f4:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 80022f8:	d016      	beq.n	8002328 <HAL_DMA_Init+0x100>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022fa:	2a02      	cmp	r2, #2
 80022fc:	d903      	bls.n	8002306 <HAL_DMA_Init+0xde>
 80022fe:	2a03      	cmp	r2, #3
 8002300:	d1c9      	bne.n	8002296 <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002302:	01ea      	lsls	r2, r5, #7
 8002304:	d5c7      	bpl.n	8002296 <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002306:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8002308:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800230a:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800230c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8002310:	2001      	movs	r0, #1
}
 8002312:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002314:	2a01      	cmp	r2, #1
 8002316:	d003      	beq.n	8002320 <HAL_DMA_Init+0xf8>
 8002318:	f032 0202 	bics.w	r2, r2, #2
 800231c:	d1bb      	bne.n	8002296 <HAL_DMA_Init+0x6e>
 800231e:	e7f0      	b.n	8002302 <HAL_DMA_Init+0xda>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002320:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8002324:	d1b7      	bne.n	8002296 <HAL_DMA_Init+0x6e>
 8002326:	e7ee      	b.n	8002306 <HAL_DMA_Init+0xde>
    switch (tmp)
 8002328:	2a03      	cmp	r2, #3
 800232a:	d8b4      	bhi.n	8002296 <HAL_DMA_Init+0x6e>
 800232c:	a001      	add	r0, pc, #4	@ (adr r0, 8002334 <HAL_DMA_Init+0x10c>)
 800232e:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002332:	bf00      	nop
 8002334:	08002307 	.word	0x08002307
 8002338:	08002303 	.word	0x08002303
 800233c:	08002307 	.word	0x08002307
 8002340:	08002321 	.word	0x08002321
 8002344:	f010803f 	.word	0xf010803f
 8002348:	aaaaaaab 	.word	0xaaaaaaab
 800234c:	0800d150 	.word	0x0800d150

08002350 <HAL_DMA_Start_IT>:
{
 8002350:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8002352:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002356:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8002358:	2c01      	cmp	r4, #1
 800235a:	d00a      	beq.n	8002372 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 800235c:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8002360:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002364:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8002366:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800236a:	d005      	beq.n	8002378 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 800236c:	2300      	movs	r3, #0
 800236e:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8002372:	2002      	movs	r0, #2
}
 8002374:	bc70      	pop	{r4, r5, r6}
 8002376:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002378:	2602      	movs	r6, #2
 800237a:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800237e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002380:	2600      	movs	r6, #0
 8002382:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002384:	6826      	ldr	r6, [r4, #0]
 8002386:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 800238a:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800238c:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800238e:	6883      	ldr	r3, [r0, #8]
 8002390:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8002392:	bf0e      	itee	eq
 8002394:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002396:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002398:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800239a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 800239c:	bf08      	it	eq
 800239e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a0:	233f      	movs	r3, #63	@ 0x3f
 80023a2:	4093      	lsls	r3, r2
 80023a4:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023a6:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80023a8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023aa:	f043 0316 	orr.w	r3, r3, #22
 80023ae:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80023b0:	b11a      	cbz	r2, 80023ba <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 80023b2:	6823      	ldr	r3, [r4, #0]
 80023b4:	f043 0308 	orr.w	r3, r3, #8
 80023b8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80023ba:	6823      	ldr	r3, [r4, #0]
 80023bc:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80023c0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80023c2:	6023      	str	r3, [r4, #0]
}
 80023c4:	bc70      	pop	{r4, r5, r6}
 80023c6:	4770      	bx	lr

080023c8 <HAL_DMA_Abort>:
{
 80023c8:	b570      	push	{r4, r5, r6, lr}
 80023ca:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023cc:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 80023ce:	f7ff feb7 	bl	8002140 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023d2:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d006      	beq.n	80023e8 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023da:	2380      	movs	r3, #128	@ 0x80
 80023dc:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80023de:	2300      	movs	r3, #0
 80023e0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80023e4:	2001      	movs	r0, #1
}
 80023e6:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023e8:	6823      	ldr	r3, [r4, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	f022 0216 	bic.w	r2, r2, #22
 80023f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023f2:	695a      	ldr	r2, [r3, #20]
 80023f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023f8:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023fa:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80023fc:	4605      	mov	r5, r0
 80023fe:	b342      	cbz	r2, 8002452 <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	f022 0208 	bic.w	r2, r2, #8
 8002406:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002410:	e005      	b.n	800241e <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002412:	f7ff fe95 	bl	8002140 <HAL_GetTick>
 8002416:	1b43      	subs	r3, r0, r5
 8002418:	2b05      	cmp	r3, #5
 800241a:	d810      	bhi.n	800243e <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800241c:	6823      	ldr	r3, [r4, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f013 0301 	ands.w	r3, r3, #1
 8002424:	d1f5      	bne.n	8002412 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002426:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002428:	223f      	movs	r2, #63	@ 0x3f
 800242a:	408a      	lsls	r2, r1
  return HAL_OK;
 800242c:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 800242e:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8002430:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002432:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002434:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002438:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 800243c:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800243e:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002440:	2220      	movs	r2, #32
 8002442:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002444:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002446:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800244a:	2300      	movs	r3, #0
 800244c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002450:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002452:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002454:	2a00      	cmp	r2, #0
 8002456:	d1d3      	bne.n	8002400 <HAL_DMA_Abort+0x38>
 8002458:	e7d6      	b.n	8002408 <HAL_DMA_Abort+0x40>
 800245a:	bf00      	nop

0800245c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800245c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8002460:	2b02      	cmp	r3, #2
 8002462:	d003      	beq.n	800246c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002464:	2380      	movs	r3, #128	@ 0x80
 8002466:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8002468:	2001      	movs	r0, #1
 800246a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800246c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800246e:	2305      	movs	r3, #5
 8002470:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002474:	6813      	ldr	r3, [r2, #0]
 8002476:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 800247a:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 800247c:	6013      	str	r3, [r2, #0]
}
 800247e:	4770      	bx	lr

08002480 <HAL_DMA_IRQHandler>:
{
 8002480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002482:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8002484:	4a67      	ldr	r2, [pc, #412]	@ (8002624 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002486:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002488:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800248e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8002490:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002492:	2208      	movs	r2, #8
 8002494:	409a      	lsls	r2, r3
 8002496:	422a      	tst	r2, r5
{
 8002498:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800249a:	d003      	beq.n	80024a4 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800249c:	6801      	ldr	r1, [r0, #0]
 800249e:	6808      	ldr	r0, [r1, #0]
 80024a0:	0740      	lsls	r0, r0, #29
 80024a2:	d478      	bmi.n	8002596 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024a4:	2201      	movs	r2, #1
 80024a6:	409a      	lsls	r2, r3
 80024a8:	422a      	tst	r2, r5
 80024aa:	d003      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024ac:	6821      	ldr	r1, [r4, #0]
 80024ae:	6949      	ldr	r1, [r1, #20]
 80024b0:	0608      	lsls	r0, r1, #24
 80024b2:	d46a      	bmi.n	800258a <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024b4:	2204      	movs	r2, #4
 80024b6:	409a      	lsls	r2, r3
 80024b8:	422a      	tst	r2, r5
 80024ba:	d003      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024bc:	6821      	ldr	r1, [r4, #0]
 80024be:	6809      	ldr	r1, [r1, #0]
 80024c0:	0789      	lsls	r1, r1, #30
 80024c2:	d45c      	bmi.n	800257e <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024c4:	2210      	movs	r2, #16
 80024c6:	409a      	lsls	r2, r3
 80024c8:	422a      	tst	r2, r5
 80024ca:	d003      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024cc:	6821      	ldr	r1, [r4, #0]
 80024ce:	6808      	ldr	r0, [r1, #0]
 80024d0:	0700      	lsls	r0, r0, #28
 80024d2:	d441      	bmi.n	8002558 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024d4:	2220      	movs	r2, #32
 80024d6:	409a      	lsls	r2, r3
 80024d8:	422a      	tst	r2, r5
 80024da:	d014      	beq.n	8002506 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024dc:	6821      	ldr	r1, [r4, #0]
 80024de:	6808      	ldr	r0, [r1, #0]
 80024e0:	06c0      	lsls	r0, r0, #27
 80024e2:	d510      	bpl.n	8002506 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024e4:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024e6:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 80024ea:	2a05      	cmp	r2, #5
 80024ec:	d063      	beq.n	80025b6 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024ee:	680b      	ldr	r3, [r1, #0]
 80024f0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024f6:	d07e      	beq.n	80025f6 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f8:	0319      	lsls	r1, r3, #12
 80024fa:	f140 8089 	bpl.w	8002610 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 80024fe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002500:	b10b      	cbz	r3, 8002506 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8002502:	4620      	mov	r0, r4
 8002504:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002506:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002508:	b323      	cbz	r3, 8002554 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800250a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800250c:	07da      	lsls	r2, r3, #31
 800250e:	d51a      	bpl.n	8002546 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8002510:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002512:	4945      	ldr	r1, [pc, #276]	@ (8002628 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002514:	2305      	movs	r3, #5
 8002516:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800251a:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800251c:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8002520:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002524:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e002      	b.n	8002530 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800252a:	6813      	ldr	r3, [r2, #0]
 800252c:	07db      	lsls	r3, r3, #31
 800252e:	d504      	bpl.n	800253a <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8002530:	9b01      	ldr	r3, [sp, #4]
 8002532:	3301      	adds	r3, #1
 8002534:	42b3      	cmp	r3, r6
 8002536:	9301      	str	r3, [sp, #4]
 8002538:	d9f7      	bls.n	800252a <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 800253a:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 800253c:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 800253e:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002542:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002546:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002548:	b123      	cbz	r3, 8002554 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 800254a:	4620      	mov	r0, r4
}
 800254c:	b003      	add	sp, #12
 800254e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002552:	4718      	bx	r3
}
 8002554:	b003      	add	sp, #12
 8002556:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002558:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800255a:	680a      	ldr	r2, [r1, #0]
 800255c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002560:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002562:	d122      	bne.n	80025aa <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002564:	05d2      	lsls	r2, r2, #23
 8002566:	d403      	bmi.n	8002570 <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002568:	680a      	ldr	r2, [r1, #0]
 800256a:	f022 0208 	bic.w	r2, r2, #8
 800256e:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002570:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002572:	2a00      	cmp	r2, #0
 8002574:	d0ae      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8002576:	4620      	mov	r0, r4
 8002578:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800257a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800257c:	e7aa      	b.n	80024d4 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800257e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002580:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002582:	f042 0204 	orr.w	r2, r2, #4
 8002586:	6562      	str	r2, [r4, #84]	@ 0x54
 8002588:	e79c      	b.n	80024c4 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800258a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800258c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800258e:	f042 0202 	orr.w	r2, r2, #2
 8002592:	6562      	str	r2, [r4, #84]	@ 0x54
 8002594:	e78e      	b.n	80024b4 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002596:	6808      	ldr	r0, [r1, #0]
 8002598:	f020 0004 	bic.w	r0, r0, #4
 800259c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800259e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80025a2:	f042 0201 	orr.w	r2, r2, #1
 80025a6:	6562      	str	r2, [r4, #84]	@ 0x54
 80025a8:	e77c      	b.n	80024a4 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025aa:	0311      	lsls	r1, r2, #12
 80025ac:	d5e0      	bpl.n	8002570 <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025ae:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80025b0:	2a00      	cmp	r2, #0
 80025b2:	d1e0      	bne.n	8002576 <HAL_DMA_IRQHandler+0xf6>
 80025b4:	e78e      	b.n	80024d4 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025b6:	680a      	ldr	r2, [r1, #0]
 80025b8:	f022 0216 	bic.w	r2, r2, #22
 80025bc:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025be:	694a      	ldr	r2, [r1, #20]
 80025c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025c4:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025c6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80025c8:	b33a      	cbz	r2, 800261a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ca:	680a      	ldr	r2, [r1, #0]
 80025cc:	f022 0208 	bic.w	r2, r2, #8
 80025d0:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025d2:	223f      	movs	r2, #63	@ 0x3f
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 80025d8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025da:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80025dc:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 80025de:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 80025e0:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80025e4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80025e8:	2900      	cmp	r1, #0
 80025ea:	d0b3      	beq.n	8002554 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 80025ec:	4620      	mov	r0, r4
}
 80025ee:	b003      	add	sp, #12
 80025f0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 80025f4:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025f6:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 80025fa:	d180      	bne.n	80024fe <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025fc:	680a      	ldr	r2, [r1, #0]
 80025fe:	f022 0210 	bic.w	r2, r2, #16
 8002602:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002604:	2201      	movs	r2, #1
 8002606:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800260a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800260e:	e776      	b.n	80024fe <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8002610:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002612:	2b00      	cmp	r3, #0
 8002614:	f47f af75 	bne.w	8002502 <HAL_DMA_IRQHandler+0x82>
 8002618:	e775      	b.n	8002506 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800261a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800261c:	2a00      	cmp	r2, #0
 800261e:	d1d4      	bne.n	80025ca <HAL_DMA_IRQHandler+0x14a>
 8002620:	e7d7      	b.n	80025d2 <HAL_DMA_IRQHandler+0x152>
 8002622:	bf00      	nop
 8002624:	20000000 	.word	0x20000000
 8002628:	1b4e81b5 	.word	0x1b4e81b5

0800262c <HAL_DMA_GetState>:
  return hdma->State;
 800262c:	f890 0035 	ldrb.w	r0, [r0, #53]	@ 0x35
}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop

08002634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002638:	4bc0      	ldr	r3, [pc, #768]	@ (800293c <HAL_GPIO_Init+0x308>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800263a:	680a      	ldr	r2, [r1, #0]
 800263c:	4298      	cmp	r0, r3
{
 800263e:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002640:	f04f 0300 	mov.w	r3, #0
    ioposition = 0x01U << position;
 8002644:	f04f 0b01 	mov.w	fp, #1
 8002648:	f000 80c4 	beq.w	80027d4 <HAL_GPIO_Init+0x1a0>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264c:	f8df a2fc 	ldr.w	sl, [pc, #764]	@ 800294c <HAL_GPIO_Init+0x318>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002650:	4689      	mov	r9, r1
 8002652:	e002      	b.n	800265a <HAL_GPIO_Init+0x26>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002654:	3301      	adds	r3, #1
 8002656:	2b10      	cmp	r3, #16
 8002658:	d07b      	beq.n	8002752 <HAL_GPIO_Init+0x11e>
    ioposition = 0x01U << position;
 800265a:	fa0b f103 	lsl.w	r1, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800265e:	ea01 0802 	and.w	r8, r1, r2
    if(iocurrent == ioposition)
 8002662:	4391      	bics	r1, r2
 8002664:	d1f6      	bne.n	8002654 <HAL_GPIO_Init+0x20>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002666:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800266a:	f004 0c03 	and.w	ip, r4, #3
 800266e:	0059      	lsls	r1, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002670:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002672:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002676:	408d      	lsls	r5, r1
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002678:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800267a:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800267e:	d96b      	bls.n	8002758 <HAL_GPIO_Init+0x124>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002680:	f1bc 0f03 	cmp.w	ip, #3
 8002684:	f040 8174 	bne.w	8002970 <HAL_GPIO_Init+0x33c>
      temp = GPIOx->MODER;
 8002688:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800268a:	fa0c f101 	lsl.w	r1, ip, r1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800268e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002690:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002692:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002696:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002698:	d0dc      	beq.n	8002654 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269a:	2100      	movs	r1, #0
 800269c:	9103      	str	r1, [sp, #12]
 800269e:	f8da 1044 	ldr.w	r1, [sl, #68]	@ 0x44
 80026a2:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80026a6:	f8ca 1044 	str.w	r1, [sl, #68]	@ 0x44
 80026aa:	f8da 1044 	ldr.w	r1, [sl, #68]	@ 0x44
 80026ae:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 80026b2:	9103      	str	r1, [sp, #12]
 80026b4:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80026b6:	f023 0103 	bic.w	r1, r3, #3
 80026ba:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026be:	f003 0603 	and.w	r6, r3, #3
 80026c2:	270f      	movs	r7, #15
 80026c4:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
 80026c8:	00b6      	lsls	r6, r6, #2
 80026ca:	fa07 fc06 	lsl.w	ip, r7, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ce:	4f9c      	ldr	r7, [pc, #624]	@ (8002940 <HAL_GPIO_Init+0x30c>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80026d0:	688d      	ldr	r5, [r1, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026d2:	42b8      	cmp	r0, r7
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026d4:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026d8:	d076      	beq.n	80027c8 <HAL_GPIO_Init+0x194>
 80026da:	4f9a      	ldr	r7, [pc, #616]	@ (8002944 <HAL_GPIO_Init+0x310>)
 80026dc:	42b8      	cmp	r0, r7
 80026de:	f000 813b 	beq.w	8002958 <HAL_GPIO_Init+0x324>
 80026e2:	f8df c26c 	ldr.w	ip, [pc, #620]	@ 8002950 <HAL_GPIO_Init+0x31c>
 80026e6:	4560      	cmp	r0, ip
 80026e8:	f000 813c 	beq.w	8002964 <HAL_GPIO_Init+0x330>
 80026ec:	f8df c264 	ldr.w	ip, [pc, #612]	@ 8002954 <HAL_GPIO_Init+0x320>
 80026f0:	4560      	cmp	r0, ip
 80026f2:	bf0c      	ite	eq
 80026f4:	f04f 0c04 	moveq.w	ip, #4
 80026f8:	f04f 0c07 	movne.w	ip, #7
 80026fc:	fa0c f606 	lsl.w	r6, ip, r6
 8002700:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002702:	608d      	str	r5, [r1, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002704:	4990      	ldr	r1, [pc, #576]	@ (8002948 <HAL_GPIO_Init+0x314>)
 8002706:	6889      	ldr	r1, [r1, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002708:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 800270a:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 800270e:	4e8e      	ldr	r6, [pc, #568]	@ (8002948 <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8002710:	bf54      	ite	pl
 8002712:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002714:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->RTSR = temp;
 8002718:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 800271a:	68f1      	ldr	r1, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800271c:	4e8a      	ldr	r6, [pc, #552]	@ (8002948 <HAL_GPIO_Init+0x314>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800271e:	02a7      	lsls	r7, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002720:	bf54      	ite	pl
 8002722:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002724:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->FTSR = temp;
 8002728:	60f1      	str	r1, [r6, #12]

        temp = EXTI->EMR;
 800272a:	6871      	ldr	r1, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800272c:	03a6      	lsls	r6, r4, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800272e:	4e86      	ldr	r6, [pc, #536]	@ (8002948 <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8002730:	bf54      	ite	pl
 8002732:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002734:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->EMR = temp;
 8002738:	6071      	str	r1, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800273a:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800273c:	03e4      	lsls	r4, r4, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 800273e:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002742:	4c81      	ldr	r4, [pc, #516]	@ (8002948 <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8002744:	bf54      	ite	pl
 8002746:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002748:	ea48 0101 	orrmi.w	r1, r8, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 800274c:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 800274e:	6021      	str	r1, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002750:	d183      	bne.n	800265a <HAL_GPIO_Init+0x26>
      }
    }
  }
}
 8002752:	b005      	add	sp, #20
 8002754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8002758:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800275a:	ea06 0e05 	and.w	lr, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800275e:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8002762:	408e      	lsls	r6, r1
 8002764:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8002768:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800276a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800276c:	ea26 0e08 	bic.w	lr, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002770:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8002774:	409e      	lsls	r6, r3
 8002776:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 800277a:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 800277c:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800277e:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002782:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8002786:	408e      	lsls	r6, r1
 8002788:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278c:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 8002790:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002792:	f47f af79 	bne.w	8002688 <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3U];
 8002796:	08de      	lsrs	r6, r3, #3
 8002798:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800279c:	9601      	str	r6, [sp, #4]
 800279e:	6a37      	ldr	r7, [r6, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027a0:	f8d9 6010 	ldr.w	r6, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 80027a4:	9700      	str	r7, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027a6:	f003 0e07 	and.w	lr, r3, #7
 80027aa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80027ae:	270f      	movs	r7, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027b0:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027b4:	fa07 fe0e 	lsl.w	lr, r7, lr
 80027b8:	9f00      	ldr	r7, [sp, #0]
 80027ba:	ea27 0e0e 	bic.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80027be:	9f01      	ldr	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027c0:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 80027c4:	623e      	str	r6, [r7, #32]
 80027c6:	e75f      	b.n	8002688 <HAL_GPIO_Init+0x54>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027c8:	f04f 0c01 	mov.w	ip, #1
 80027cc:	fa0c f606 	lsl.w	r6, ip, r6
 80027d0:	4335      	orrs	r5, r6
 80027d2:	e796      	b.n	8002702 <HAL_GPIO_Init+0xce>
        temp = EXTI->RTSR;
 80027d4:	f8df 8170 	ldr.w	r8, [pc, #368]	@ 8002948 <HAL_GPIO_Init+0x314>
 80027d8:	e002      	b.n	80027e0 <HAL_GPIO_Init+0x1ac>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027da:	3301      	adds	r3, #1
 80027dc:	2b10      	cmp	r3, #16
 80027de:	d0b8      	beq.n	8002752 <HAL_GPIO_Init+0x11e>
    ioposition = 0x01U << position;
 80027e0:	fa0b f403 	lsl.w	r4, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027e4:	ea02 0604 	and.w	r6, r2, r4
    if(iocurrent == ioposition)
 80027e8:	4394      	bics	r4, r2
 80027ea:	d1f6      	bne.n	80027da <HAL_GPIO_Init+0x1a6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027ec:	684d      	ldr	r5, [r1, #4]
 80027ee:	f005 0403 	and.w	r4, r5, #3
 80027f2:	9400      	str	r4, [sp, #0]
 80027f4:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027f6:	2403      	movs	r4, #3
 80027f8:	fa04 fc07 	lsl.w	ip, r4, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027fc:	9c00      	ldr	r4, [sp, #0]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027fe:	ea6f 0a0c 	mvn.w	sl, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002802:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8002806:	f1bc 0f01 	cmp.w	ip, #1
 800280a:	d94c      	bls.n	80028a6 <HAL_GPIO_Init+0x272>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800280c:	2c03      	cmp	r4, #3
 800280e:	f040 80b9 	bne.w	8002984 <HAL_GPIO_Init+0x350>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002812:	9c00      	ldr	r4, [sp, #0]
 8002814:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8002816:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002818:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800281c:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800281e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002822:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002824:	d0d9      	beq.n	80027da <HAL_GPIO_Init+0x1a6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002826:	4f49      	ldr	r7, [pc, #292]	@ (800294c <HAL_GPIO_Init+0x318>)
 8002828:	2400      	movs	r4, #0
 800282a:	9403      	str	r4, [sp, #12]
 800282c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800282e:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002832:	647c      	str	r4, [r7, #68]	@ 0x44
 8002834:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8002836:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 800283a:	9403      	str	r4, [sp, #12]
 800283c:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800283e:	f023 0403 	bic.w	r4, r3, #3
 8002842:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8002846:	f504 349c 	add.w	r4, r4, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800284a:	f003 0703 	and.w	r7, r3, #3
 800284e:	f04f 0c0f 	mov.w	ip, #15
 8002852:	00bf      	lsls	r7, r7, #2
 8002854:	fa0c f707 	lsl.w	r7, ip, r7
        temp = SYSCFG->EXTICR[position >> 2U];
 8002858:	f8d4 c008 	ldr.w	ip, [r4, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800285c:	ea2c 0707 	bic.w	r7, ip, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002860:	60a7      	str	r7, [r4, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002862:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp = EXTI->RTSR;
 8002866:	f8d8 4008 	ldr.w	r4, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 800286a:	ea6f 0706 	mvn.w	r7, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800286e:	d162      	bne.n	8002936 <HAL_GPIO_Init+0x302>
        temp &= ~((uint32_t)iocurrent);
 8002870:	403c      	ands	r4, r7
        EXTI->RTSR = temp;
 8002872:	f8c8 4008 	str.w	r4, [r8, #8]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002876:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        temp = EXTI->FTSR;
 800287a:	f8d8 400c 	ldr.w	r4, [r8, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800287e:	d158      	bne.n	8002932 <HAL_GPIO_Init+0x2fe>
        temp &= ~((uint32_t)iocurrent);
 8002880:	403c      	ands	r4, r7
        EXTI->FTSR = temp;
 8002882:	f8c8 400c 	str.w	r4, [r8, #12]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002886:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        temp = EXTI->EMR;
 800288a:	f8d8 4004 	ldr.w	r4, [r8, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800288e:	d14e      	bne.n	800292e <HAL_GPIO_Init+0x2fa>
        temp &= ~((uint32_t)iocurrent);
 8002890:	403c      	ands	r4, r7
        EXTI->EMR = temp;
 8002892:	f8c8 4004 	str.w	r4, [r8, #4]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002896:	03ed      	lsls	r5, r5, #15
        temp = EXTI->IMR;
 8002898:	f8d8 4000 	ldr.w	r4, [r8]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800289c:	d445      	bmi.n	800292a <HAL_GPIO_Init+0x2f6>
        temp &= ~((uint32_t)iocurrent);
 800289e:	403c      	ands	r4, r7
        EXTI->IMR = temp;
 80028a0:	f8c8 4000 	str.w	r4, [r8]
 80028a4:	e799      	b.n	80027da <HAL_GPIO_Init+0x1a6>
        temp = GPIOx->OSPEEDR; 
 80028a6:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028aa:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028ac:	ea0a 0e0e 	and.w	lr, sl, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028b0:	fa04 fc07 	lsl.w	ip, r4, r7
 80028b4:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 80028b8:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 80028bc:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c0:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028c4:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c8:	fa0c fc03 	lsl.w	ip, ip, r3
 80028cc:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 80028d0:	f8c0 c004 	str.w	ip, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028d4:	688c      	ldr	r4, [r1, #8]
        temp = GPIOx->PUPDR;
 80028d6:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028da:	fa04 fc07 	lsl.w	ip, r4, r7
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028de:	9c00      	ldr	r4, [sp, #0]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028e0:	ea0a 0e0e 	and.w	lr, sl, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028e4:	ea4c 0c0e 	orr.w	ip, ip, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e8:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 80028ea:	f8c0 c00c 	str.w	ip, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ee:	d190      	bne.n	8002812 <HAL_GPIO_Init+0x1de>
        temp = GPIOx->AFR[position >> 3U];
 80028f0:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80028f4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028f8:	690c      	ldr	r4, [r1, #16]
 80028fa:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028fe:	f003 0e07 	and.w	lr, r3, #7
 8002902:	f50c 3c00 	add.w	ip, ip, #131072	@ 0x20000
 8002906:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800290a:	fa04 f40e 	lsl.w	r4, r4, lr
        temp = GPIOx->AFR[position >> 3U];
 800290e:	f8dc 9020 	ldr.w	r9, [ip, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002912:	9401      	str	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002914:	240f      	movs	r4, #15
 8002916:	fa04 fe0e 	lsl.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800291a:	9c01      	ldr	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800291c:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002920:	ea44 0e09 	orr.w	lr, r4, r9
        GPIOx->AFR[position >> 3U] = temp;
 8002924:	f8cc e020 	str.w	lr, [ip, #32]
 8002928:	e773      	b.n	8002812 <HAL_GPIO_Init+0x1de>
          temp |= iocurrent;
 800292a:	4334      	orrs	r4, r6
 800292c:	e7b8      	b.n	80028a0 <HAL_GPIO_Init+0x26c>
          temp |= iocurrent;
 800292e:	4334      	orrs	r4, r6
 8002930:	e7af      	b.n	8002892 <HAL_GPIO_Init+0x25e>
          temp |= iocurrent;
 8002932:	4334      	orrs	r4, r6
 8002934:	e7a5      	b.n	8002882 <HAL_GPIO_Init+0x24e>
          temp |= iocurrent;
 8002936:	4334      	orrs	r4, r6
 8002938:	e79b      	b.n	8002872 <HAL_GPIO_Init+0x23e>
 800293a:	bf00      	nop
 800293c:	40020000 	.word	0x40020000
 8002940:	40020400 	.word	0x40020400
 8002944:	40020800 	.word	0x40020800
 8002948:	40013c00 	.word	0x40013c00
 800294c:	40023800 	.word	0x40023800
 8002950:	40020c00 	.word	0x40020c00
 8002954:	40021000 	.word	0x40021000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002958:	f04f 0c02 	mov.w	ip, #2
 800295c:	fa0c f606 	lsl.w	r6, ip, r6
 8002960:	4335      	orrs	r5, r6
 8002962:	e6ce      	b.n	8002702 <HAL_GPIO_Init+0xce>
 8002964:	f04f 0c03 	mov.w	ip, #3
 8002968:	fa0c f606 	lsl.w	r6, ip, r6
 800296c:	4335      	orrs	r5, r6
 800296e:	e6c8      	b.n	8002702 <HAL_GPIO_Init+0xce>
        temp = GPIOx->PUPDR;
 8002970:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002972:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002976:	f8d9 6008 	ldr.w	r6, [r9, #8]
 800297a:	408e      	lsls	r6, r1
 800297c:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->PUPDR = temp;
 8002980:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002982:	e681      	b.n	8002688 <HAL_GPIO_Init+0x54>
        temp = GPIOx->PUPDR;
 8002984:	f8df e018 	ldr.w	lr, [pc, #24]	@ 80029a0 <HAL_GPIO_Init+0x36c>
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002988:	688c      	ldr	r4, [r1, #8]
        temp = GPIOx->PUPDR;
 800298a:	f8de 900c 	ldr.w	r9, [lr, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800298e:	fa04 fc07 	lsl.w	ip, r4, r7
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002992:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002996:	ea4c 0c09 	orr.w	ip, ip, r9
        GPIOx->PUPDR = temp;
 800299a:	f8ce c00c 	str.w	ip, [lr, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299e:	e738      	b.n	8002812 <HAL_GPIO_Init+0x1de>
 80029a0:	40020000 	.word	0x40020000

080029a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029a4:	b902      	cbnz	r2, 80029a8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029a6:	0409      	lsls	r1, r1, #16
 80029a8:	6181      	str	r1, [r0, #24]
  }
}
 80029aa:	4770      	bx	lr

080029ac <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029ac:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029ae:	ea01 0203 	and.w	r2, r1, r3
 80029b2:	ea21 0103 	bic.w	r1, r1, r3
 80029b6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80029ba:	6181      	str	r1, [r0, #24]
}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop

080029c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80029c0:	b530      	push	{r4, r5, lr}
 80029c2:	4604      	mov	r4, r0
 80029c4:	1c48      	adds	r0, r1, #1
 80029c6:	b083      	sub	sp, #12
 80029c8:	d121      	bne.n	8002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029ca:	6823      	ldr	r3, [r4, #0]
 80029cc:	e002      	b.n	80029d4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x14>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029ce:	695a      	ldr	r2, [r3, #20]
 80029d0:	0555      	lsls	r5, r2, #21
 80029d2:	d405      	bmi.n	80029e0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029d4:	695a      	ldr	r2, [r3, #20]
 80029d6:	0792      	lsls	r2, r2, #30
 80029d8:	d5f9      	bpl.n	80029ce <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0xe>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80029da:	2000      	movs	r0, #0
}
 80029dc:	b003      	add	sp, #12
 80029de:	bd30      	pop	{r4, r5, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029e6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029e8:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029ea:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80029ee:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029f0:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029f2:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029f4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029f8:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80029fe:	f043 0304 	orr.w	r3, r3, #4
 8002a02:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002a04:	2300      	movs	r3, #0
 8002a06:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8002a0a:	2001      	movs	r0, #1
 8002a0c:	e7e6      	b.n	80029dc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
 8002a0e:	6820      	ldr	r0, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a10:	6945      	ldr	r5, [r0, #20]
 8002a12:	07ad      	lsls	r5, r5, #30
 8002a14:	4603      	mov	r3, r0
 8002a16:	d4e0      	bmi.n	80029da <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a18:	6940      	ldr	r0, [r0, #20]
 8002a1a:	0540      	lsls	r0, r0, #21
 8002a1c:	d4e0      	bmi.n	80029e0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
 8002a1e:	e9cd 1200 	strd	r1, r2, [sp]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a22:	f7ff fb8d 	bl	8002140 <HAL_GetTick>
 8002a26:	9a01      	ldr	r2, [sp, #4]
 8002a28:	9900      	ldr	r1, [sp, #0]
 8002a2a:	1a83      	subs	r3, r0, r2
 8002a2c:	4299      	cmp	r1, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002a2e:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a30:	d301      	bcc.n	8002a36 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x76>
 8002a32:	2900      	cmp	r1, #0
 8002a34:	d1ec      	bne.n	8002a10 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x50>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002a36:	6943      	ldr	r3, [r0, #20]
 8002a38:	079b      	lsls	r3, r3, #30
 8002a3a:	d4e9      	bmi.n	8002a10 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x50>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a3c:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a3e:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a40:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a42:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a46:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002a50:	e7d8      	b.n	8002a04 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x44>
 8002a52:	bf00      	nop

08002a54 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8002a54:	b530      	push	{r4, r5, lr}
 8002a56:	4604      	mov	r4, r0
 8002a58:	1c48      	adds	r0, r1, #1
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	d121      	bne.n	8002aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x4e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a5e:	6823      	ldr	r3, [r4, #0]
 8002a60:	e002      	b.n	8002a68 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x14>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a62:	695a      	ldr	r2, [r3, #20]
 8002a64:	0555      	lsls	r5, r2, #21
 8002a66:	d405      	bmi.n	8002a74 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a68:	695a      	ldr	r2, [r3, #20]
 8002a6a:	0712      	lsls	r2, r2, #28
 8002a6c:	d5f9      	bpl.n	8002a62 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0xe>
  return HAL_OK;
 8002a6e:	2000      	movs	r0, #0
}
 8002a70:	b003      	add	sp, #12
 8002a72:	bd30      	pop	{r4, r5, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a7a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a7c:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a7e:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a82:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a84:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a86:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a88:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a8c:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002a92:	f043 0304 	orr.w	r3, r3, #4
 8002a96:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	e7e6      	b.n	8002a70 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x1c>
 8002aa2:	6820      	ldr	r0, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa4:	6945      	ldr	r5, [r0, #20]
 8002aa6:	072d      	lsls	r5, r5, #28
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	d4e0      	bmi.n	8002a6e <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x1a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aac:	6940      	ldr	r0, [r0, #20]
 8002aae:	0540      	lsls	r0, r0, #21
 8002ab0:	d4e0      	bmi.n	8002a74 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
 8002ab2:	e9cd 1200 	strd	r1, r2, [sp]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab6:	f7ff fb43 	bl	8002140 <HAL_GetTick>
 8002aba:	9a01      	ldr	r2, [sp, #4]
 8002abc:	9900      	ldr	r1, [sp, #0]
 8002abe:	1a83      	subs	r3, r0, r2
 8002ac0:	4299      	cmp	r1, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002ac2:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac4:	d301      	bcc.n	8002aca <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x76>
 8002ac6:	2900      	cmp	r1, #0
 8002ac8:	d1ec      	bne.n	8002aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x50>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002aca:	6943      	ldr	r3, [r0, #20]
 8002acc:	071b      	lsls	r3, r3, #28
 8002ace:	d4e9      	bmi.n	8002aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x50>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad0:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ad2:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad4:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ad6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ada:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ade:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002ae4:	e7d8      	b.n	8002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x44>
 8002ae6:	bf00      	nop

08002ae8 <I2C_RequestMemoryRead>:
{
 8002ae8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aec:	6805      	ldr	r5, [r0, #0]
{
 8002aee:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002af0:	682b      	ldr	r3, [r5, #0]
{
 8002af2:	b085      	sub	sp, #20
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002af4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002af8:	602b      	str	r3, [r5, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002afa:	682b      	ldr	r3, [r5, #0]
{
 8002afc:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b04:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
{
 8002b08:	4606      	mov	r6, r0
 8002b0a:	4617      	mov	r7, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b0c:	602b      	str	r3, [r5, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b0e:	d13a      	bne.n	8002b86 <I2C_RequestMemoryRead+0x9e>
 8002b10:	696c      	ldr	r4, [r5, #20]
 8002b12:	07e2      	lsls	r2, r4, #31
 8002b14:	d5fc      	bpl.n	8002b10 <I2C_RequestMemoryRead+0x28>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b16:	f001 03fe 	and.w	r3, r1, #254	@ 0xfe
 8002b1a:	b2cc      	uxtb	r4, r1
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b1e:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b24:	4630      	mov	r0, r6
 8002b26:	f7ff ff4b 	bl	80029c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002b2a:	b118      	cbz	r0, 8002b34 <I2C_RequestMemoryRead+0x4c>
    return HAL_ERROR;
 8002b2c:	2001      	movs	r0, #1
}
 8002b2e:	b005      	add	sp, #20
 8002b30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b34:	9003      	str	r0, [sp, #12]
 8002b36:	6830      	ldr	r0, [r6, #0]
 8002b38:	6943      	ldr	r3, [r0, #20]
 8002b3a:	9303      	str	r3, [sp, #12]
 8002b3c:	6983      	ldr	r3, [r0, #24]
 8002b3e:	9303      	str	r3, [sp, #12]
 8002b40:	9b03      	ldr	r3, [sp, #12]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b42:	6943      	ldr	r3, [r0, #20]
 8002b44:	0619      	lsls	r1, r3, #24
 8002b46:	d467      	bmi.n	8002c18 <I2C_RequestMemoryRead+0x130>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b48:	6943      	ldr	r3, [r0, #20]
 8002b4a:	055a      	lsls	r2, r3, #21
 8002b4c:	d5f9      	bpl.n	8002b42 <I2C_RequestMemoryRead+0x5a>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b4e:	2300      	movs	r3, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b50:	f46f 6180 	mvn.w	r1, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b54:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b56:	6141      	str	r1, [r0, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b58:	6333      	str	r3, [r6, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b5a:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b5e:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b62:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002b64:	f043 0304 	orr.w	r3, r3, #4
 8002b68:	6433      	str	r3, [r6, #64]	@ 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b6a:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002b6c:	2200      	movs	r2, #0
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b6e:	2b04      	cmp	r3, #4
          __HAL_UNLOCK(hi2c);
 8002b70:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b74:	d1da      	bne.n	8002b2c <I2C_RequestMemoryRead+0x44>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b76:	6803      	ldr	r3, [r0, #0]
 8002b78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b7c:	6003      	str	r3, [r0, #0]
 8002b7e:	e7d5      	b.n	8002b2c <I2C_RequestMemoryRead+0x44>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b80:	f1b9 0f00 	cmp.w	r9, #0
 8002b84:	d00b      	beq.n	8002b9e <I2C_RequestMemoryRead+0xb6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b86:	696b      	ldr	r3, [r5, #20]
 8002b88:	07d8      	lsls	r0, r3, #31
 8002b8a:	d46d      	bmi.n	8002c68 <I2C_RequestMemoryRead+0x180>
 8002b8c:	9101      	str	r1, [sp, #4]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8e:	f7ff fad7 	bl	8002140 <HAL_GetTick>
 8002b92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b94:	6835      	ldr	r5, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b96:	9901      	ldr	r1, [sp, #4]
 8002b98:	1ac3      	subs	r3, r0, r3
 8002b9a:	4599      	cmp	r9, r3
 8002b9c:	d2f0      	bcs.n	8002b80 <I2C_RequestMemoryRead+0x98>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b9e:	696b      	ldr	r3, [r5, #20]
 8002ba0:	07db      	lsls	r3, r3, #31
 8002ba2:	d4f0      	bmi.n	8002b86 <I2C_RequestMemoryRead+0x9e>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002ba4:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ba6:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002ba8:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002baa:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bae:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bb2:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002bb4:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bb8:	f043 0320 	orr.w	r3, r3, #32
 8002bbc:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bbe:	682b      	ldr	r3, [r5, #0]
 8002bc0:	05dc      	lsls	r4, r3, #23
 8002bc2:	d425      	bmi.n	8002c10 <I2C_RequestMemoryRead+0x128>
    return HAL_TIMEOUT;
 8002bc4:	2003      	movs	r0, #3
 8002bc6:	e7b2      	b.n	8002b2e <I2C_RequestMemoryRead+0x46>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bc8:	6803      	ldr	r3, [r0, #0]
 8002bca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bce:	6003      	str	r3, [r0, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bd0:	6943      	ldr	r3, [r0, #20]
 8002bd2:	07db      	lsls	r3, r3, #31
 8002bd4:	d43c      	bmi.n	8002c50 <I2C_RequestMemoryRead+0x168>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd6:	f7ff fab3 	bl	8002140 <HAL_GetTick>
 8002bda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002bdc:	1ac3      	subs	r3, r0, r3
 8002bde:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002be0:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be2:	d302      	bcc.n	8002bea <I2C_RequestMemoryRead+0x102>
 8002be4:	f1b9 0f00 	cmp.w	r9, #0
 8002be8:	d1f2      	bne.n	8002bd0 <I2C_RequestMemoryRead+0xe8>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bea:	6943      	ldr	r3, [r0, #20]
 8002bec:	07d9      	lsls	r1, r3, #31
 8002bee:	d4ef      	bmi.n	8002bd0 <I2C_RequestMemoryRead+0xe8>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bf0:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bf2:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bf4:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bf6:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bfa:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bfe:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002c00:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c04:	f043 0320 	orr.w	r3, r3, #32
 8002c08:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c0a:	6803      	ldr	r3, [r0, #0]
 8002c0c:	05da      	lsls	r2, r3, #23
 8002c0e:	d5d9      	bpl.n	8002bc4 <I2C_RequestMemoryRead+0xdc>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c14:	6433      	str	r3, [r6, #64]	@ 0x40
 8002c16:	e7d5      	b.n	8002bc4 <I2C_RequestMemoryRead+0xdc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c18:	f1b8 0f01 	cmp.w	r8, #1
 8002c1c:	d008      	beq.n	8002c30 <I2C_RequestMemoryRead+0x148>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c1e:	0a3b      	lsrs	r3, r7, #8
 8002c20:	6103      	str	r3, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c22:	6943      	ldr	r3, [r0, #20]
 8002c24:	0619      	lsls	r1, r3, #24
 8002c26:	d403      	bmi.n	8002c30 <I2C_RequestMemoryRead+0x148>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c28:	6943      	ldr	r3, [r0, #20]
 8002c2a:	055a      	lsls	r2, r3, #21
 8002c2c:	d5f9      	bpl.n	8002c22 <I2C_RequestMemoryRead+0x13a>
 8002c2e:	e78e      	b.n	8002b4e <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c30:	b2ff      	uxtb	r7, r7
 8002c32:	6107      	str	r7, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c34:	6943      	ldr	r3, [r0, #20]
 8002c36:	061a      	lsls	r2, r3, #24
 8002c38:	d403      	bmi.n	8002c42 <I2C_RequestMemoryRead+0x15a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c3a:	6943      	ldr	r3, [r0, #20]
 8002c3c:	055b      	lsls	r3, r3, #21
 8002c3e:	d5f9      	bpl.n	8002c34 <I2C_RequestMemoryRead+0x14c>
 8002c40:	e785      	b.n	8002b4e <I2C_RequestMemoryRead+0x66>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c42:	6803      	ldr	r3, [r0, #0]
 8002c44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c48:	6003      	str	r3, [r0, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c4a:	6943      	ldr	r3, [r0, #20]
 8002c4c:	07dd      	lsls	r5, r3, #31
 8002c4e:	d5fc      	bpl.n	8002c4a <I2C_RequestMemoryRead+0x162>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002c50:	f044 0401 	orr.w	r4, r4, #1
 8002c54:	6104      	str	r4, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c56:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8002c58:	4649      	mov	r1, r9
 8002c5a:	4630      	mov	r0, r6
 8002c5c:	f7ff feb0 	bl	80029c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002c60:	3800      	subs	r0, #0
 8002c62:	bf18      	it	ne
 8002c64:	2001      	movne	r0, #1
 8002c66:	e762      	b.n	8002b2e <I2C_RequestMemoryRead+0x46>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c68:	f001 03fe 	and.w	r3, r1, #254	@ 0xfe
 8002c6c:	b2cc      	uxtb	r4, r1
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c70:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c72:	4649      	mov	r1, r9
 8002c74:	4630      	mov	r0, r6
 8002c76:	f7ff fea3 	bl	80029c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	f47f af56 	bne.w	8002b2c <I2C_RequestMemoryRead+0x44>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c80:	9003      	str	r0, [sp, #12]
 8002c82:	6830      	ldr	r0, [r6, #0]
 8002c84:	6943      	ldr	r3, [r0, #20]
 8002c86:	9303      	str	r3, [sp, #12]
 8002c88:	6983      	ldr	r3, [r0, #24]
 8002c8a:	9303      	str	r3, [sp, #12]
 8002c8c:	9b03      	ldr	r3, [sp, #12]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c8e:	6943      	ldr	r3, [r0, #20]
 8002c90:	061d      	lsls	r5, r3, #24
 8002c92:	d41b      	bmi.n	8002ccc <I2C_RequestMemoryRead+0x1e4>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c94:	6943      	ldr	r3, [r0, #20]
 8002c96:	055b      	lsls	r3, r3, #21
 8002c98:	f53f af59 	bmi.w	8002b4e <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9c:	f7ff fa50 	bl	8002140 <HAL_GetTick>
 8002ca0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002ca2:	1ac3      	subs	r3, r0, r3
 8002ca4:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ca6:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ca8:	d302      	bcc.n	8002cb0 <I2C_RequestMemoryRead+0x1c8>
 8002caa:	f1b9 0f00 	cmp.w	r9, #0
 8002cae:	d1ee      	bne.n	8002c8e <I2C_RequestMemoryRead+0x1a6>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002cb0:	6943      	ldr	r3, [r0, #20]
 8002cb2:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8002cb6:	d1ea      	bne.n	8002c8e <I2C_RequestMemoryRead+0x1a6>
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cb8:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cba:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cbc:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc0:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cc4:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	6433      	str	r3, [r6, #64]	@ 0x40
          return HAL_ERROR;
 8002cca:	e74e      	b.n	8002b6a <I2C_RequestMemoryRead+0x82>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ccc:	f1b8 0f01 	cmp.w	r8, #1
 8002cd0:	d017      	beq.n	8002d02 <I2C_RequestMemoryRead+0x21a>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002cd2:	0a3b      	lsrs	r3, r7, #8
 8002cd4:	6103      	str	r3, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cd6:	6943      	ldr	r3, [r0, #20]
 8002cd8:	061d      	lsls	r5, r3, #24
 8002cda:	d412      	bmi.n	8002d02 <I2C_RequestMemoryRead+0x21a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cdc:	6943      	ldr	r3, [r0, #20]
 8002cde:	055b      	lsls	r3, r3, #21
 8002ce0:	f53f af35 	bmi.w	8002b4e <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce4:	f7ff fa2c 	bl	8002140 <HAL_GetTick>
 8002ce8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002cea:	1ac3      	subs	r3, r0, r3
 8002cec:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002cee:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf0:	d302      	bcc.n	8002cf8 <I2C_RequestMemoryRead+0x210>
 8002cf2:	f1b9 0f00 	cmp.w	r9, #0
 8002cf6:	d1ee      	bne.n	8002cd6 <I2C_RequestMemoryRead+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002cf8:	6943      	ldr	r3, [r0, #20]
 8002cfa:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8002cfe:	d1ea      	bne.n	8002cd6 <I2C_RequestMemoryRead+0x1ee>
 8002d00:	e7da      	b.n	8002cb8 <I2C_RequestMemoryRead+0x1d0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d02:	b2ff      	uxtb	r7, r7
 8002d04:	6107      	str	r7, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d06:	6943      	ldr	r3, [r0, #20]
 8002d08:	061f      	lsls	r7, r3, #24
 8002d0a:	f53f af5d 	bmi.w	8002bc8 <I2C_RequestMemoryRead+0xe0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d0e:	6943      	ldr	r3, [r0, #20]
 8002d10:	0559      	lsls	r1, r3, #21
 8002d12:	f53f af1c 	bmi.w	8002b4e <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d16:	f7ff fa13 	bl	8002140 <HAL_GetTick>
 8002d1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002d1c:	1ac3      	subs	r3, r0, r3
 8002d1e:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d20:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d22:	d302      	bcc.n	8002d2a <I2C_RequestMemoryRead+0x242>
 8002d24:	f1b9 0f00 	cmp.w	r9, #0
 8002d28:	d1ed      	bne.n	8002d06 <I2C_RequestMemoryRead+0x21e>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d2a:	6943      	ldr	r3, [r0, #20]
 8002d2c:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8002d30:	d1e9      	bne.n	8002d06 <I2C_RequestMemoryRead+0x21e>
 8002d32:	e7c1      	b.n	8002cb8 <I2C_RequestMemoryRead+0x1d0>

08002d34 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002d34:	2800      	cmp	r0, #0
 8002d36:	f000 80b8 	beq.w	8002eaa <HAL_I2C_Init+0x176>
{
 8002d3a:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d3c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002d40:	4604      	mov	r4, r0
 8002d42:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 8098 	beq.w	8002e7c <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 8002d4c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d4e:	2224      	movs	r2, #36	@ 0x24
 8002d50:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	f022 0201 	bic.w	r2, r2, #1
 8002d5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d6a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d6c:	f001 fdcc 	bl	8004908 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d70:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb0 <HAL_I2C_Init+0x17c>)
 8002d72:	6865      	ldr	r5, [r4, #4]
 8002d74:	429d      	cmp	r5, r3
 8002d76:	d84f      	bhi.n	8002e18 <HAL_I2C_Init+0xe4>
 8002d78:	4b4e      	ldr	r3, [pc, #312]	@ (8002eb4 <HAL_I2C_Init+0x180>)
 8002d7a:	4298      	cmp	r0, r3
 8002d7c:	d97c      	bls.n	8002e78 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 8002d7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002eb8 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d80:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 8002d82:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d86:	1e43      	subs	r3, r0, #1
 8002d88:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d8c:	6822      	ldr	r2, [r4, #0]
 8002d8e:	6851      	ldr	r1, [r2, #4]
 8002d90:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002d94:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 8002d98:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d9a:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8002d9c:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002da0:	f10c 0c01 	add.w	ip, ip, #1
 8002da4:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002da8:	ea41 010c 	orr.w	r1, r1, ip
 8002dac:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dae:	69d1      	ldr	r1, [r2, #28]
 8002db0:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8002db4:	3301      	adds	r3, #1
 8002db6:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002dba:	4203      	tst	r3, r0
 8002dbc:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002dc0:	d161      	bne.n	8002e86 <HAL_I2C_Init+0x152>
 8002dc2:	2304      	movs	r3, #4
 8002dc4:	430b      	orrs	r3, r1
 8002dc6:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dc8:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002dcc:	6811      	ldr	r1, [r2, #0]
 8002dce:	4303      	orrs	r3, r0
 8002dd0:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dd8:	6891      	ldr	r1, [r2, #8]
 8002dda:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002dde:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 8002de2:	4303      	orrs	r3, r0
 8002de4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dec:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002df0:	68d1      	ldr	r1, [r2, #12]
 8002df2:	4303      	orrs	r3, r0
 8002df4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002dfc:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dfe:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002e00:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8002e04:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 8002e06:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e08:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e0a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e0e:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e10:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  return HAL_OK;
 8002e14:	4618      	mov	r0, r3
}
 8002e16:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e18:	4b28      	ldr	r3, [pc, #160]	@ (8002ebc <HAL_I2C_Init+0x188>)
 8002e1a:	4298      	cmp	r0, r3
 8002e1c:	d92c      	bls.n	8002e78 <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e1e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002e20:	4b25      	ldr	r3, [pc, #148]	@ (8002eb8 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e22:	4e27      	ldr	r6, [pc, #156]	@ (8002ec0 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 8002e24:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e28:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e2a:	6850      	ldr	r0, [r2, #4]
 8002e2c:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002e30:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 8002e34:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8002e36:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e3a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002e3e:	fb00 f101 	mul.w	r1, r0, r1
 8002e42:	fba6 6101 	umull	r6, r1, r6, r1
 8002e46:	6a10      	ldr	r0, [r2, #32]
 8002e48:	0989      	lsrs	r1, r1, #6
 8002e4a:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002e4e:	3101      	adds	r1, #1
 8002e50:	4301      	orrs	r1, r0
 8002e52:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e54:	69d1      	ldr	r1, [r2, #28]
 8002e56:	68a0      	ldr	r0, [r4, #8]
 8002e58:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002e5c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002e60:	b9a0      	cbnz	r0, 8002e8c <HAL_I2C_Init+0x158>
 8002e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e66:	fbb3 f3f5 	udiv	r3, r3, r5
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e70:	b1cb      	cbz	r3, 8002ea6 <HAL_I2C_Init+0x172>
 8002e72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e76:	e7a5      	b.n	8002dc4 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002e78:	2001      	movs	r0, #1
}
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002e7c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8002e80:	f7fe fcfc 	bl	800187c <HAL_I2C_MspInit>
 8002e84:	e762      	b.n	8002d4c <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8a:	e79b      	b.n	8002dc4 <HAL_I2C_Init+0x90>
 8002e8c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002e90:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002e94:	fbb3 f3f5 	udiv	r3, r3, r5
 8002e98:	3301      	adds	r3, #1
 8002e9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e9e:	b113      	cbz	r3, 8002ea6 <HAL_I2C_Init+0x172>
 8002ea0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ea4:	e78e      	b.n	8002dc4 <HAL_I2C_Init+0x90>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e78c      	b.n	8002dc4 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002eaa:	2001      	movs	r0, #1
}
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	000186a0 	.word	0x000186a0
 8002eb4:	001e847f 	.word	0x001e847f
 8002eb8:	431bde83 	.word	0x431bde83
 8002ebc:	003d08ff 	.word	0x003d08ff
 8002ec0:	10624dd3 	.word	0x10624dd3

08002ec4 <HAL_I2C_Master_Transmit>:
{
 8002ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ec8:	4604      	mov	r4, r0
 8002eca:	b082      	sub	sp, #8
 8002ecc:	4699      	mov	r9, r3
 8002ece:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8002ed0:	4688      	mov	r8, r1
 8002ed2:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 8002ed4:	f7ff f934 	bl	8002140 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ed8:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8002edc:	2b20      	cmp	r3, #32
 8002ede:	d004      	beq.n	8002eea <HAL_I2C_Master_Transmit+0x26>
      return HAL_BUSY;
 8002ee0:	2502      	movs	r5, #2
}
 8002ee2:	4628      	mov	r0, r5
 8002ee4:	b002      	add	sp, #8
 8002ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002eea:	6825      	ldr	r5, [r4, #0]
 8002eec:	4606      	mov	r6, r0
 8002eee:	69ab      	ldr	r3, [r5, #24]
 8002ef0:	079b      	lsls	r3, r3, #30
 8002ef2:	d517      	bpl.n	8002f24 <HAL_I2C_Master_Transmit+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef4:	f7ff f924 	bl	8002140 <HAL_GetTick>
 8002ef8:	1b80      	subs	r0, r0, r6
 8002efa:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002efc:	6825      	ldr	r5, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002efe:	d9f6      	bls.n	8002eee <HAL_I2C_Master_Transmit+0x2a>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f00:	69ab      	ldr	r3, [r5, #24]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	f013 0302 	ands.w	r3, r3, #2
 8002f08:	d1f1      	bne.n	8002eee <HAL_I2C_Master_Transmit+0x2a>
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f0a:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f0c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f0e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f12:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f16:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002f18:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f1c:	f042 0220 	orr.w	r2, r2, #32
 8002f20:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002f22:	e7dd      	b.n	8002ee0 <HAL_I2C_Master_Transmit+0x1c>
    __HAL_LOCK(hi2c);
 8002f24:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d0d9      	beq.n	8002ee0 <HAL_I2C_Master_Transmit+0x1c>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f32:	682b      	ldr	r3, [r5, #0]
 8002f34:	07d8      	lsls	r0, r3, #31
 8002f36:	d565      	bpl.n	8003004 <HAL_I2C_Master_Transmit+0x140>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f38:	682b      	ldr	r3, [r5, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f3a:	4a86      	ldr	r2, [pc, #536]	@ (8003154 <HAL_I2C_Master_Transmit+0x290>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f40:	602b      	str	r3, [r5, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f42:	2321      	movs	r3, #33	@ 0x21
 8002f44:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f48:	2310      	movs	r3, #16
 8002f4a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 8002f52:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f56:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f58:	62e2      	str	r2, [r4, #44]	@ 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002f5a:	8523      	strh	r3, [r4, #40]	@ 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f5c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    hi2c->pBuffPtr    = pData;
 8002f5e:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d006      	beq.n	8002f74 <HAL_I2C_Master_Transmit+0xb0>
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d004      	beq.n	8002f74 <HAL_I2C_Master_Transmit+0xb0>
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d002      	beq.n	8002f74 <HAL_I2C_Master_Transmit+0xb0>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002f70:	2b12      	cmp	r3, #18
 8002f72:	d103      	bne.n	8002f7c <HAL_I2C_Master_Transmit+0xb8>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f74:	682b      	ldr	r3, [r5, #0]
 8002f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f7a:	602b      	str	r3, [r5, #0]
 8002f7c:	1c79      	adds	r1, r7, #1
 8002f7e:	f040 80c1 	bne.w	8003104 <HAL_I2C_Master_Transmit+0x240>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f82:	696b      	ldr	r3, [r5, #20]
 8002f84:	07da      	lsls	r2, r3, #31
 8002f86:	d5fc      	bpl.n	8002f82 <HAL_I2C_Master_Transmit+0xbe>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f88:	6923      	ldr	r3, [r4, #16]
 8002f8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f8e:	d13e      	bne.n	800300e <HAL_I2C_Master_Transmit+0x14a>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f90:	f008 03fe 	and.w	r3, r8, #254	@ 0xfe
 8002f94:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f96:	4632      	mov	r2, r6
 8002f98:	4639      	mov	r1, r7
 8002f9a:	4620      	mov	r0, r4
 8002f9c:	f7ff fd10 	bl	80029c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002fa0:	4605      	mov	r5, r0
 8002fa2:	2800      	cmp	r0, #0
 8002fa4:	d129      	bne.n	8002ffa <HAL_I2C_Master_Transmit+0x136>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fa6:	6823      	ldr	r3, [r4, #0]
 8002fa8:	9001      	str	r0, [sp, #4]
 8002faa:	695a      	ldr	r2, [r3, #20]
 8002fac:	9201      	str	r2, [sp, #4]
 8002fae:	699a      	ldr	r2, [r3, #24]
    while (hi2c->XferSize > 0U)
 8002fb0:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fb2:	9201      	str	r2, [sp, #4]
 8002fb4:	9a01      	ldr	r2, [sp, #4]
    while (hi2c->XferSize > 0U)
 8002fb6:	2800      	cmp	r0, #0
 8002fb8:	d069      	beq.n	800308e <HAL_I2C_Master_Transmit+0x1ca>
 8002fba:	1c7a      	adds	r2, r7, #1
 8002fbc:	d179      	bne.n	80030b2 <HAL_I2C_Master_Transmit+0x1ee>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	0611      	lsls	r1, r2, #24
 8002fc2:	d438      	bmi.n	8003036 <HAL_I2C_Master_Transmit+0x172>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fc4:	695a      	ldr	r2, [r3, #20]
 8002fc6:	0552      	lsls	r2, r2, #21
 8002fc8:	d5f9      	bpl.n	8002fbe <HAL_I2C_Master_Transmit+0xfa>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002fca:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fcc:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8002fd0:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fd2:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002fd4:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002fd6:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fda:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fde:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002fe0:	f042 0204 	orr.w	r2, r2, #4
 8002fe4:	6422      	str	r2, [r4, #64]	@ 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fe6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002fe8:	2100      	movs	r1, #0
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fea:	2a04      	cmp	r2, #4
          __HAL_UNLOCK(hi2c);
 8002fec:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff0:	d103      	bne.n	8002ffa <HAL_I2C_Master_Transmit+0x136>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002ffa:	2501      	movs	r5, #1
}
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	b002      	add	sp, #8
 8003000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_I2C_ENABLE(hi2c);
 8003004:	682b      	ldr	r3, [r5, #0]
 8003006:	f043 0301 	orr.w	r3, r3, #1
 800300a:	602b      	str	r3, [r5, #0]
 800300c:	e794      	b.n	8002f38 <HAL_I2C_Master_Transmit+0x74>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800300e:	ea4f 13e8 	mov.w	r3, r8, asr #7
 8003012:	f003 0306 	and.w	r3, r3, #6
 8003016:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 800301a:	612b      	str	r3, [r5, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800301c:	4632      	mov	r2, r6
 800301e:	4639      	mov	r1, r7
 8003020:	4620      	mov	r0, r4
 8003022:	f7ff fd17 	bl	8002a54 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8003026:	2800      	cmp	r0, #0
 8003028:	d1e7      	bne.n	8002ffa <HAL_I2C_Master_Transmit+0x136>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800302a:	6822      	ldr	r2, [r4, #0]
 800302c:	fa5f f388 	uxtb.w	r3, r8
 8003030:	6113      	str	r3, [r2, #16]
 8003032:	e7b0      	b.n	8002f96 <HAL_I2C_Master_Transmit+0xd2>
 8003034:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003036:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 800303a:	4661      	mov	r1, ip
 800303c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003040:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8003042:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8003044:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003046:	3a01      	subs	r2, #1
 8003048:	b292      	uxth	r2, r2
 800304a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800304c:	6959      	ldr	r1, [r3, #20]
      hi2c->XferSize--;
 800304e:	1e42      	subs	r2, r0, #1
 8003050:	b292      	uxth	r2, r2
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003052:	0749      	lsls	r1, r1, #29
      hi2c->XferSize--;
 8003054:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003056:	d50c      	bpl.n	8003072 <HAL_I2C_Master_Transmit+0x1ae>
 8003058:	b15a      	cbz	r2, 8003072 <HAL_I2C_Master_Transmit+0x1ae>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800305a:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800305e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003060:	f10c 0202 	add.w	r2, ip, #2
 8003064:	6262      	str	r2, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8003066:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003068:	3a01      	subs	r2, #1
        hi2c->XferSize--;
 800306a:	3802      	subs	r0, #2
        hi2c->XferCount--;
 800306c:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 800306e:	8520      	strh	r0, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8003070:	8562      	strh	r2, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8003072:	1c78      	adds	r0, r7, #1
 8003074:	d12b      	bne.n	80030ce <HAL_I2C_Master_Transmit+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003076:	695a      	ldr	r2, [r3, #20]
 8003078:	0751      	lsls	r1, r2, #29
 800307a:	d405      	bmi.n	8003088 <HAL_I2C_Master_Transmit+0x1c4>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800307c:	695a      	ldr	r2, [r3, #20]
 800307e:	0552      	lsls	r2, r2, #21
 8003080:	d4a3      	bmi.n	8002fca <HAL_I2C_Master_Transmit+0x106>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	0751      	lsls	r1, r2, #29
 8003086:	d5f9      	bpl.n	800307c <HAL_I2C_Master_Transmit+0x1b8>
    while (hi2c->XferSize > 0U)
 8003088:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800308a:	2800      	cmp	r0, #0
 800308c:	d197      	bne.n	8002fbe <HAL_I2C_Master_Transmit+0xfa>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800308e:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003090:	2100      	movs	r1, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8003096:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003098:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800309a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 800309e:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a2:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
    return HAL_OK;
 80030a6:	e71c      	b.n	8002ee2 <HAL_I2C_Master_Transmit+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030a8:	b91f      	cbnz	r7, 80030b2 <HAL_I2C_Master_Transmit+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
 80030b0:	d01e      	beq.n	80030f0 <HAL_I2C_Master_Transmit+0x22c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030b2:	695a      	ldr	r2, [r3, #20]
 80030b4:	0610      	lsls	r0, r2, #24
 80030b6:	d4bd      	bmi.n	8003034 <HAL_I2C_Master_Transmit+0x170>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	0552      	lsls	r2, r2, #21
 80030bc:	d485      	bmi.n	8002fca <HAL_I2C_Master_Transmit+0x106>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030be:	f7ff f83f 	bl	8002140 <HAL_GetTick>
 80030c2:	1b83      	subs	r3, r0, r6
 80030c4:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80030c6:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c8:	d3ef      	bcc.n	80030aa <HAL_I2C_Master_Transmit+0x1e6>
 80030ca:	e7ed      	b.n	80030a8 <HAL_I2C_Master_Transmit+0x1e4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030cc:	b167      	cbz	r7, 80030e8 <HAL_I2C_Master_Transmit+0x224>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	0751      	lsls	r1, r2, #29
 80030d2:	d43b      	bmi.n	800314c <HAL_I2C_Master_Transmit+0x288>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	0550      	lsls	r0, r2, #21
 80030d8:	f53f af77 	bmi.w	8002fca <HAL_I2C_Master_Transmit+0x106>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030dc:	f7ff f830 	bl	8002140 <HAL_GetTick>
 80030e0:	1b83      	subs	r3, r0, r6
 80030e2:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030e4:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030e6:	d2f1      	bcs.n	80030cc <HAL_I2C_Master_Transmit+0x208>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	f012 0204 	ands.w	r2, r2, #4
 80030ee:	d1ee      	bne.n	80030ce <HAL_I2C_Master_Transmit+0x20a>
          hi2c->State               = HAL_I2C_STATE_READY;
 80030f0:	2120      	movs	r1, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030f2:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030f4:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030f8:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030fc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80030fe:	430a      	orrs	r2, r1
 8003100:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8003102:	e770      	b.n	8002fe6 <HAL_I2C_Master_Transmit+0x122>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003104:	696b      	ldr	r3, [r5, #20]
 8003106:	07d9      	lsls	r1, r3, #31
 8003108:	f53f af3e 	bmi.w	8002f88 <HAL_I2C_Master_Transmit+0xc4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800310c:	f7ff f818 	bl	8002140 <HAL_GetTick>
 8003110:	1b83      	subs	r3, r0, r6
 8003112:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003114:	6825      	ldr	r5, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003116:	d301      	bcc.n	800311c <HAL_I2C_Master_Transmit+0x258>
 8003118:	2f00      	cmp	r7, #0
 800311a:	d1f3      	bne.n	8003104 <HAL_I2C_Master_Transmit+0x240>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800311c:	696b      	ldr	r3, [r5, #20]
 800311e:	07db      	lsls	r3, r3, #31
 8003120:	d4f0      	bmi.n	8003104 <HAL_I2C_Master_Transmit+0x240>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003122:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8003124:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003126:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003128:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800312c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003130:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8003132:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003136:	f043 0320 	orr.w	r3, r3, #32
 800313a:	6423      	str	r3, [r4, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800313c:	682b      	ldr	r3, [r5, #0]
 800313e:	05d8      	lsls	r0, r3, #23
 8003140:	f57f af5b 	bpl.w	8002ffa <HAL_I2C_Master_Transmit+0x136>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003144:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003148:	6423      	str	r3, [r4, #64]	@ 0x40
 800314a:	e756      	b.n	8002ffa <HAL_I2C_Master_Transmit+0x136>
    while (hi2c->XferSize > 0U)
 800314c:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800314e:	2800      	cmp	r0, #0
 8003150:	d1af      	bne.n	80030b2 <HAL_I2C_Master_Transmit+0x1ee>
 8003152:	e79c      	b.n	800308e <HAL_I2C_Master_Transmit+0x1ca>
 8003154:	ffff0000 	.word	0xffff0000

08003158 <HAL_I2C_Mem_Read>:
{
 8003158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800315c:	4604      	mov	r4, r0
 800315e:	b086      	sub	sp, #24
 8003160:	4699      	mov	r9, r3
 8003162:	f8bd a03c 	ldrh.w	sl, [sp, #60]	@ 0x3c
 8003166:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003168:	460f      	mov	r7, r1
 800316a:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7fe ffe8 	bl	8002140 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003170:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003174:	2b20      	cmp	r3, #32
 8003176:	d004      	beq.n	8003182 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 8003178:	2702      	movs	r7, #2
}
 800317a:	4638      	mov	r0, r7
 800317c:	b006      	add	sp, #24
 800317e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003182:	4605      	mov	r5, r0
 8003184:	6820      	ldr	r0, [r4, #0]
 8003186:	6983      	ldr	r3, [r0, #24]
 8003188:	079b      	lsls	r3, r3, #30
 800318a:	d517      	bpl.n	80031bc <HAL_I2C_Mem_Read+0x64>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800318c:	f7fe ffd8 	bl	8002140 <HAL_GetTick>
 8003190:	1b40      	subs	r0, r0, r5
 8003192:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003194:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003196:	d9f6      	bls.n	8003186 <HAL_I2C_Mem_Read+0x2e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003198:	6983      	ldr	r3, [r0, #24]
 800319a:	43db      	mvns	r3, r3
 800319c:	f013 0302 	ands.w	r3, r3, #2
 80031a0:	d1f1      	bne.n	8003186 <HAL_I2C_Mem_Read+0x2e>
          hi2c->State             = HAL_I2C_STATE_READY;
 80031a2:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031a4:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80031a6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031aa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031ae:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80031b0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031b4:	f042 0220 	orr.w	r2, r2, #32
 80031b8:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 80031ba:	e7dd      	b.n	8003178 <HAL_I2C_Mem_Read+0x20>
    __HAL_LOCK(hi2c);
 80031bc:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d0d9      	beq.n	8003178 <HAL_I2C_Mem_Read+0x20>
 80031c4:	2301      	movs	r3, #1
 80031c6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031ca:	6803      	ldr	r3, [r0, #0]
 80031cc:	07d9      	lsls	r1, r3, #31
 80031ce:	d561      	bpl.n	8003294 <HAL_I2C_Mem_Read+0x13c>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031d0:	4639      	mov	r1, r7
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d2:	6807      	ldr	r7, [r0, #0]
 80031d4:	f427 6700 	bic.w	r7, r7, #2048	@ 0x800
 80031d8:	6007      	str	r7, [r0, #0]
    hi2c->pBuffPtr    = pData;
 80031da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80031dc:	6260      	str	r0, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031de:	2022      	movs	r0, #34	@ 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031e0:	e9cd 6500 	strd	r6, r5, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031e4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031e8:	2040      	movs	r0, #64	@ 0x40
 80031ea:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031ee:	2000      	movs	r0, #0
 80031f0:	6420      	str	r0, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 80031f2:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031f6:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 80031f8:	8520      	strh	r0, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031fa:	488b      	ldr	r0, [pc, #556]	@ (8003428 <HAL_I2C_Mem_Read+0x2d0>)
 80031fc:	62e0      	str	r0, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031fe:	464b      	mov	r3, r9
 8003200:	4642      	mov	r2, r8
 8003202:	4620      	mov	r0, r4
 8003204:	f7ff fc70 	bl	8002ae8 <I2C_RequestMemoryRead>
 8003208:	4607      	mov	r7, r0
 800320a:	2800      	cmp	r0, #0
 800320c:	d13d      	bne.n	800328a <HAL_I2C_Mem_Read+0x132>
    if (hi2c->XferSize == 0U)
 800320e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003210:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 8003212:	2a00      	cmp	r2, #0
 8003214:	d143      	bne.n	800329e <HAL_I2C_Mem_Read+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003216:	9002      	str	r0, [sp, #8]
 8003218:	695a      	ldr	r2, [r3, #20]
 800321a:	9202      	str	r2, [sp, #8]
 800321c:	699a      	ldr	r2, [r3, #24]
 800321e:	9202      	str	r2, [sp, #8]
 8003220:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003228:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800322a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800322c:	2220      	movs	r2, #32
 800322e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 8003232:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003236:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    return HAL_OK;
 800323a:	e79e      	b.n	800317a <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	0652      	lsls	r2, r2, #25
 8003240:	f100 80ca 	bmi.w	80033d8 <HAL_I2C_Mem_Read+0x280>
 8003244:	2e00      	cmp	r6, #0
 8003246:	f000 80c3 	beq.w	80033d0 <HAL_I2C_Mem_Read+0x278>
 800324a:	e00d      	b.n	8003268 <HAL_I2C_Mem_Read+0x110>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324c:	f7fe ff78 	bl	8002140 <HAL_GetTick>
 8003250:	1b40      	subs	r0, r0, r5
 8003252:	4286      	cmp	r6, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003254:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003256:	d203      	bcs.n	8003260 <HAL_I2C_Mem_Read+0x108>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	0651      	lsls	r1, r2, #25
 800325c:	f140 8081 	bpl.w	8003362 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003260:	695a      	ldr	r2, [r3, #20]
 8003262:	0652      	lsls	r2, r2, #25
 8003264:	f100 80b8 	bmi.w	80033d8 <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	06d0      	lsls	r0, r2, #27
 800326c:	d5ee      	bpl.n	800324c <HAL_I2C_Mem_Read+0xf4>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800326e:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003270:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 8003274:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003276:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003278:	6322      	str	r2, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800327a:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800327e:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003282:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003284:	6423      	str	r3, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8003286:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800328a:	2701      	movs	r7, #1
}
 800328c:	4638      	mov	r0, r7
 800328e:	b006      	add	sp, #24
 8003290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_I2C_ENABLE(hi2c);
 8003294:	6803      	ldr	r3, [r0, #0]
 8003296:	f043 0301 	orr.w	r3, r3, #1
 800329a:	6003      	str	r3, [r0, #0]
 800329c:	e798      	b.n	80031d0 <HAL_I2C_Mem_Read+0x78>
    else if (hi2c->XferSize == 1U)
 800329e:	2a01      	cmp	r2, #1
 80032a0:	f000 8116 	beq.w	80034d0 <HAL_I2C_Mem_Read+0x378>
    else if (hi2c->XferSize == 2U)
 80032a4:	2a02      	cmp	r2, #2
 80032a6:	d07b      	beq.n	80033a0 <HAL_I2C_Mem_Read+0x248>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032a8:	9005      	str	r0, [sp, #20]
 80032aa:	6959      	ldr	r1, [r3, #20]
 80032ac:	9105      	str	r1, [sp, #20]
 80032ae:	6999      	ldr	r1, [r3, #24]
 80032b0:	9105      	str	r1, [sp, #20]
 80032b2:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 80032b4:	2a03      	cmp	r2, #3
 80032b6:	d8c1      	bhi.n	800323c <HAL_I2C_Mem_Read+0xe4>
        if (hi2c->XferSize == 1U)
 80032b8:	2a01      	cmp	r2, #1
 80032ba:	f000 80e0 	beq.w	800347e <HAL_I2C_Mem_Read+0x326>
        else if (hi2c->XferSize == 2U)
 80032be:	2a02      	cmp	r2, #2
 80032c0:	f000 80b4 	beq.w	800342c <HAL_I2C_Mem_Read+0x2d4>
 80032c4:	1c71      	adds	r1, r6, #1
 80032c6:	d13e      	bne.n	8003346 <HAL_I2C_Mem_Read+0x1ee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032c8:	695a      	ldr	r2, [r3, #20]
 80032ca:	0752      	lsls	r2, r2, #29
 80032cc:	d5fc      	bpl.n	80032c8 <HAL_I2C_Mem_Read+0x170>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ce:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032d6:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80032dc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 80032de:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80032e0:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 80032e6:	3a01      	subs	r2, #1
          hi2c->pBuffPtr++;
 80032e8:	3101      	adds	r1, #1
          hi2c->XferCount--;
 80032ea:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80032ec:	1c73      	adds	r3, r6, #1
          hi2c->XferSize--;
 80032ee:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 80032f0:	6261      	str	r1, [r4, #36]	@ 0x24
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032f2:	6822      	ldr	r2, [r4, #0]
 80032f4:	d144      	bne.n	8003380 <HAL_I2C_Mem_Read+0x228>
 80032f6:	6953      	ldr	r3, [r2, #20]
 80032f8:	0758      	lsls	r0, r3, #29
 80032fa:	d5fc      	bpl.n	80032f6 <HAL_I2C_Mem_Read+0x19e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fc:	6813      	ldr	r3, [r2, #0]
 80032fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003302:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003304:	6913      	ldr	r3, [r2, #16]
 8003306:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8003308:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800330a:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 800330c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330e:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 8003310:	3b01      	subs	r3, #1
 8003312:	b29b      	uxth	r3, r3
 8003314:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003316:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 8003318:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 800331a:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 800331e:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003320:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003324:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 8003326:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003328:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 800332a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800332c:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800332e:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8003330:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8003332:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003334:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 8003336:	6261      	str	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003338:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 800333a:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800333c:	2a00      	cmp	r2, #0
 800333e:	f43f af74 	beq.w	800322a <HAL_I2C_Mem_Read+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003342:	6823      	ldr	r3, [r4, #0]
 8003344:	e7b6      	b.n	80032b4 <HAL_I2C_Mem_Read+0x15c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003346:	695a      	ldr	r2, [r3, #20]
 8003348:	0752      	lsls	r2, r2, #29
 800334a:	d4c0      	bmi.n	80032ce <HAL_I2C_Mem_Read+0x176>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800334c:	f7fe fef8 	bl	8002140 <HAL_GetTick>
 8003350:	1b43      	subs	r3, r0, r5
 8003352:	429e      	cmp	r6, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003354:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003356:	d301      	bcc.n	800335c <HAL_I2C_Mem_Read+0x204>
 8003358:	2e00      	cmp	r6, #0
 800335a:	d1f4      	bne.n	8003346 <HAL_I2C_Mem_Read+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800335c:	695a      	ldr	r2, [r3, #20]
 800335e:	0751      	lsls	r1, r2, #29
 8003360:	d4f1      	bmi.n	8003346 <HAL_I2C_Mem_Read+0x1ee>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003362:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003364:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003366:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003368:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800336c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003370:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003372:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003376:	f043 0320 	orr.w	r3, r3, #32
 800337a:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 800337c:	2701      	movs	r7, #1
 800337e:	e785      	b.n	800328c <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003380:	6953      	ldr	r3, [r2, #20]
 8003382:	075b      	lsls	r3, r3, #29
 8003384:	f100 80b3 	bmi.w	80034ee <HAL_I2C_Mem_Read+0x396>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003388:	f7fe feda 	bl	8002140 <HAL_GetTick>
 800338c:	1b43      	subs	r3, r0, r5
 800338e:	429e      	cmp	r6, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003390:	6822      	ldr	r2, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003392:	d301      	bcc.n	8003398 <HAL_I2C_Mem_Read+0x240>
 8003394:	2e00      	cmp	r6, #0
 8003396:	d1f3      	bne.n	8003380 <HAL_I2C_Mem_Read+0x228>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003398:	6953      	ldr	r3, [r2, #20]
 800339a:	0759      	lsls	r1, r3, #29
 800339c:	d4f0      	bmi.n	8003380 <HAL_I2C_Mem_Read+0x228>
 800339e:	e7e0      	b.n	8003362 <HAL_I2C_Mem_Read+0x20a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a0:	6819      	ldr	r1, [r3, #0]
 80033a2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80033a6:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a8:	6819      	ldr	r1, [r3, #0]
 80033aa:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 80033ae:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b0:	9004      	str	r0, [sp, #16]
 80033b2:	6959      	ldr	r1, [r3, #20]
 80033b4:	9104      	str	r1, [sp, #16]
 80033b6:	6999      	ldr	r1, [r3, #24]
 80033b8:	9104      	str	r1, [sp, #16]
 80033ba:	9904      	ldr	r1, [sp, #16]
 80033bc:	e77a      	b.n	80032b4 <HAL_I2C_Mem_Read+0x15c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033be:	f7fe febf 	bl	8002140 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	0651      	lsls	r1, r2, #25
 80033c8:	d5cb      	bpl.n	8003362 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	0652      	lsls	r2, r2, #25
 80033ce:	d403      	bmi.n	80033d8 <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033d0:	695a      	ldr	r2, [r3, #20]
 80033d2:	06d0      	lsls	r0, r2, #27
 80033d4:	d5f3      	bpl.n	80033be <HAL_I2C_Mem_Read+0x266>
 80033d6:	e74a      	b.n	800326e <HAL_I2C_Mem_Read+0x116>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033d8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 80033de:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033e0:	6821      	ldr	r1, [r4, #0]
        hi2c->XferSize--;
 80033e2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 80033e4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 80033e6:	3b01      	subs	r3, #1
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033ec:	694b      	ldr	r3, [r1, #20]
        hi2c->XferSize--;
 80033ee:	3a01      	subs	r2, #1
 80033f0:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 80033f2:	f100 0c01 	add.w	ip, r0, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033f6:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 80033f8:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 80033fa:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033fe:	d59d      	bpl.n	800333c <HAL_I2C_Mem_Read+0x1e4>
          if (hi2c->XferSize == 3U)
 8003400:	2a03      	cmp	r2, #3
 8003402:	d103      	bne.n	800340c <HAL_I2C_Mem_Read+0x2b4>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003404:	680b      	ldr	r3, [r1, #0]
 8003406:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800340a:	600b      	str	r3, [r1, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800340c:	690b      	ldr	r3, [r1, #16]
 800340e:	7043      	strb	r3, [r0, #1]
          hi2c->pBuffPtr++;
 8003410:	6a63      	ldr	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003412:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003414:	3301      	adds	r3, #1
 8003416:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 8003418:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800341a:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800341c:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 800341e:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003420:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8003422:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003424:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8003426:	e789      	b.n	800333c <HAL_I2C_Mem_Read+0x1e4>
 8003428:	ffff0000 	.word	0xffff0000
 800342c:	1c70      	adds	r0, r6, #1
 800342e:	d117      	bne.n	8003460 <HAL_I2C_Mem_Read+0x308>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003430:	695a      	ldr	r2, [r3, #20]
 8003432:	0751      	lsls	r1, r2, #29
 8003434:	d5fc      	bpl.n	8003430 <HAL_I2C_Mem_Read+0x2d8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800343c:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003442:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8003444:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8003446:	6a62      	ldr	r2, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 8003448:	3b01      	subs	r3, #1
 800344a:	b29b      	uxth	r3, r3
 800344c:	8563      	strh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800344e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8003450:	3b01      	subs	r3, #1
 8003452:	8523      	strh	r3, [r4, #40]	@ 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003454:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003456:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003458:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 800345a:	6261      	str	r1, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800345c:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 800345e:	e7d7      	b.n	8003410 <HAL_I2C_Mem_Read+0x2b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003460:	695a      	ldr	r2, [r3, #20]
 8003462:	0750      	lsls	r0, r2, #29
 8003464:	d4e7      	bmi.n	8003436 <HAL_I2C_Mem_Read+0x2de>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7fe fe6b 	bl	8002140 <HAL_GetTick>
 800346a:	1b43      	subs	r3, r0, r5
 800346c:	429e      	cmp	r6, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800346e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003470:	d301      	bcc.n	8003476 <HAL_I2C_Mem_Read+0x31e>
 8003472:	2e00      	cmp	r6, #0
 8003474:	d1f4      	bne.n	8003460 <HAL_I2C_Mem_Read+0x308>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	0752      	lsls	r2, r2, #29
 800347a:	d4f1      	bmi.n	8003460 <HAL_I2C_Mem_Read+0x308>
 800347c:	e771      	b.n	8003362 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800347e:	695a      	ldr	r2, [r3, #20]
 8003480:	0650      	lsls	r0, r2, #25
 8003482:	d421      	bmi.n	80034c8 <HAL_I2C_Mem_Read+0x370>
 8003484:	b1e6      	cbz	r6, 80034c0 <HAL_I2C_Mem_Read+0x368>
 8003486:	e00c      	b.n	80034a2 <HAL_I2C_Mem_Read+0x34a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003488:	f7fe fe5a 	bl	8002140 <HAL_GetTick>
 800348c:	1b40      	subs	r0, r0, r5
 800348e:	4286      	cmp	r6, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003490:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003492:	d203      	bcs.n	800349c <HAL_I2C_Mem_Read+0x344>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003494:	695a      	ldr	r2, [r3, #20]
 8003496:	0652      	lsls	r2, r2, #25
 8003498:	f57f af63 	bpl.w	8003362 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800349c:	695a      	ldr	r2, [r3, #20]
 800349e:	0650      	lsls	r0, r2, #25
 80034a0:	d412      	bmi.n	80034c8 <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80034a2:	695a      	ldr	r2, [r3, #20]
 80034a4:	06d1      	lsls	r1, r2, #27
 80034a6:	f53f aee2 	bmi.w	800326e <HAL_I2C_Mem_Read+0x116>
 80034aa:	e7ed      	b.n	8003488 <HAL_I2C_Mem_Read+0x330>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ac:	f7fe fe48 	bl	8002140 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	695a      	ldr	r2, [r3, #20]
 80034b4:	0652      	lsls	r2, r2, #25
 80034b6:	f57f af54 	bpl.w	8003362 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034ba:	695a      	ldr	r2, [r3, #20]
 80034bc:	0650      	lsls	r0, r2, #25
 80034be:	d403      	bmi.n	80034c8 <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80034c0:	695a      	ldr	r2, [r3, #20]
 80034c2:	06d1      	lsls	r1, r2, #27
 80034c4:	d5f2      	bpl.n	80034ac <HAL_I2C_Mem_Read+0x354>
 80034c6:	e6d2      	b.n	800326e <HAL_I2C_Mem_Read+0x116>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80034cc:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80034ce:	e79f      	b.n	8003410 <HAL_I2C_Mem_Read+0x2b8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d0:	6819      	ldr	r1, [r3, #0]
 80034d2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80034d6:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d8:	9003      	str	r0, [sp, #12]
 80034da:	6959      	ldr	r1, [r3, #20]
 80034dc:	9103      	str	r1, [sp, #12]
 80034de:	6999      	ldr	r1, [r3, #24]
 80034e0:	9103      	str	r1, [sp, #12]
 80034e2:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e4:	6819      	ldr	r1, [r3, #0]
 80034e6:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 80034ea:	6019      	str	r1, [r3, #0]
 80034ec:	e6e2      	b.n	80032b4 <HAL_I2C_Mem_Read+0x15c>
 80034ee:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80034f0:	e704      	b.n	80032fc <HAL_I2C_Mem_Read+0x1a4>
 80034f2:	bf00      	nop

080034f4 <HAL_I2C_MasterTxCpltCallback>:
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop

080034f8 <HAL_I2C_MasterRxCpltCallback>:
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop

080034fc <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop

08003500 <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <HAL_I2C_AddrCallback>:
}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop

0800350c <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop

08003510 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003510:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  if (hi2c->EventCount == 0U)
 8003514:	6d01      	ldr	r1, [r0, #80]	@ 0x50
{
 8003516:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8003518:	b959      	cbnz	r1, 8003532 <I2C_MemoryTransmit_TXE_BTF+0x22>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800351a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800351c:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800351e:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003520:	6c82      	ldr	r2, [r0, #72]	@ 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003522:	d01c      	beq.n	800355e <I2C_MemoryTransmit_TXE_BTF+0x4e>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003524:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003528:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 800352a:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800352c:	3201      	adds	r2, #1
 800352e:	6502      	str	r2, [r0, #80]	@ 0x50
 8003530:	4770      	bx	lr
  else if (hi2c->EventCount == 1U)
 8003532:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8003534:	2901      	cmp	r1, #1
 8003536:	d00a      	beq.n	800354e <I2C_MemoryTransmit_TXE_BTF+0x3e>
  else if (hi2c->EventCount == 2U)
 8003538:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800353a:	2902      	cmp	r1, #2
 800353c:	d015      	beq.n	800356a <I2C_MemoryTransmit_TXE_BTF+0x5a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800353e:	6803      	ldr	r3, [r0, #0]
 8003540:	695a      	ldr	r2, [r3, #20]
 8003542:	0612      	lsls	r2, r2, #24
 8003544:	d502      	bpl.n	800354c <I2C_MemoryTransmit_TXE_BTF+0x3c>
    hi2c->Instance->DR = 0x00U;
 8003546:	2200      	movs	r2, #0
 8003548:	611a      	str	r2, [r3, #16]
}
 800354a:	4770      	bx	lr
 800354c:	4770      	bx	lr
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800354e:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8003550:	6801      	ldr	r1, [r0, #0]
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8003556:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003558:	3201      	adds	r2, #1
 800355a:	6502      	str	r2, [r0, #80]	@ 0x50
 800355c:	4770      	bx	lr
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8003562:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003564:	3202      	adds	r2, #2
 8003566:	6502      	str	r2, [r0, #80]	@ 0x50
 8003568:	4770      	bx	lr
 800356a:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800356c:	2a22      	cmp	r2, #34	@ 0x22
 800356e:	d01f      	beq.n	80035b0 <I2C_MemoryTransmit_TXE_BTF+0xa0>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003570:	8d41      	ldrh	r1, [r0, #42]	@ 0x2a
 8003572:	b289      	uxth	r1, r1
 8003574:	b9c1      	cbnz	r1, 80035a8 <I2C_MemoryTransmit_TXE_BTF+0x98>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003576:	8d41      	ldrh	r1, [r0, #42]	@ 0x2a
 8003578:	b289      	uxth	r1, r1
 800357a:	2900      	cmp	r1, #0
 800357c:	d1e6      	bne.n	800354c <I2C_MemoryTransmit_TXE_BTF+0x3c>
 800357e:	2a21      	cmp	r2, #33	@ 0x21
 8003580:	d1e4      	bne.n	800354c <I2C_MemoryTransmit_TXE_BTF+0x3c>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003582:	6802      	ldr	r2, [r0, #0]
{
 8003584:	b510      	push	{r4, lr}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003586:	6854      	ldr	r4, [r2, #4]
 8003588:	f424 64e0 	bic.w	r4, r4, #1792	@ 0x700
 800358c:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358e:	6814      	ldr	r4, [r2, #0]
 8003590:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
 8003594:	6014      	str	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8003596:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003598:	6301      	str	r1, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800359a:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800359e:	f880 103e 	strb.w	r1, [r0, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80035a2:	f7ff ffb3 	bl	800350c <HAL_I2C_MemTxCpltCallback>
}
 80035a6:	bd10      	pop	{r4, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035a8:	2a21      	cmp	r2, #33	@ 0x21
 80035aa:	d00a      	beq.n	80035c2 <I2C_MemoryTransmit_TXE_BTF+0xb2>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ae:	4770      	bx	lr
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80035b0:	6801      	ldr	r1, [r0, #0]
 80035b2:	680a      	ldr	r2, [r1, #0]
 80035b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035b8:	600a      	str	r2, [r1, #0]
      hi2c->EventCount++;
 80035ba:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80035bc:	3201      	adds	r2, #1
 80035be:	6502      	str	r2, [r0, #80]	@ 0x50
 80035c0:	4770      	bx	lr
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035c2:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 80035c4:	6802      	ldr	r2, [r0, #0]
 80035c6:	f811 0b01 	ldrb.w	r0, [r1], #1
 80035ca:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 80035cc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 80035ce:	6259      	str	r1, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80035d0:	3a01      	subs	r2, #1
 80035d2:	b292      	uxth	r2, r2
 80035d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035d6:	4770      	bx	lr

080035d8 <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop

080035dc <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop

080035e0 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop

080035e4 <I2C_DMAAbort>:
{
 80035e4:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80035e6:	4b3a      	ldr	r3, [pc, #232]	@ (80036d0 <I2C_DMAAbort+0xec>)
 80035e8:	4a3a      	ldr	r2, [pc, #232]	@ (80036d4 <I2C_DMAAbort+0xf0>)
 80035ea:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80035ec:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80035ee:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80035f0:	08db      	lsrs	r3, r3, #3
  __IO uint32_t count = 0U;
 80035f2:	2100      	movs	r1, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80035f4:	fba2 2303 	umull	r2, r3, r2, r3
  __IO uint32_t count = 0U;
 80035f8:	9101      	str	r1, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80035fa:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035fc:	f890 103d 	ldrb.w	r1, [r0, #61]	@ 0x3d
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003600:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003602:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003606:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800360a:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800360c:	9301      	str	r3, [sp, #4]
 800360e:	e005      	b.n	800361c <I2C_DMAAbort+0x38>
    count--;
 8003610:	9b01      	ldr	r3, [sp, #4]
 8003612:	3b01      	subs	r3, #1
 8003614:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003616:	6813      	ldr	r3, [r2, #0]
 8003618:	059b      	lsls	r3, r3, #22
 800361a:	d506      	bpl.n	800362a <I2C_DMAAbort+0x46>
    if (count == 0U)
 800361c:	9b01      	ldr	r3, [sp, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f6      	bne.n	8003610 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003622:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003624:	f043 0320 	orr.w	r3, r3, #32
 8003628:	6403      	str	r3, [r0, #64]	@ 0x40
  if (hi2c->hdmarx != NULL)
 800362a:	e9d0 430d 	ldrd	r4, r3, [r0, #52]	@ 0x34
  if (hi2c->hdmatx != NULL)
 800362e:	b344      	cbz	r4, 8003682 <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003630:	2500      	movs	r5, #0
 8003632:	63e5      	str	r5, [r4, #60]	@ 0x3c
  if (hi2c->hdmarx != NULL)
 8003634:	b1f3      	cbz	r3, 8003674 <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003636:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003638:	63dd      	str	r5, [r3, #60]	@ 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363a:	f426 6680 	bic.w	r6, r6, #1024	@ 0x400
 800363e:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8003640:	8545      	strh	r5, [r0, #42]	@ 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003642:	6525      	str	r5, [r4, #80]	@ 0x50
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003644:	2400      	movs	r4, #0
 8003646:	651c      	str	r4, [r3, #80]	@ 0x50
  __HAL_I2C_DISABLE(hi2c);
 8003648:	6813      	ldr	r3, [r2, #0]
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003650:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003654:	2b60      	cmp	r3, #96	@ 0x60
 8003656:	d029      	beq.n	80036ac <I2C_DMAAbort+0xc8>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003658:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 800365c:	2928      	cmp	r1, #40	@ 0x28
 800365e:	d018      	beq.n	8003692 <I2C_DMAAbort+0xae>
      hi2c->State = HAL_I2C_STATE_READY;
 8003660:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003662:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003664:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003668:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800366c:	f7ff ffb6 	bl	80035dc <HAL_I2C_ErrorCallback>
}
 8003670:	b002      	add	sp, #8
 8003672:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003674:	6815      	ldr	r5, [r2, #0]
 8003676:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800367a:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 800367c:	8543      	strh	r3, [r0, #42]	@ 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 800367e:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hi2c->hdmarx != NULL)
 8003680:	e7e2      	b.n	8003648 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8003682:	b1f3      	cbz	r3, 80036c2 <I2C_DMAAbort+0xde>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003684:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003686:	63dc      	str	r4, [r3, #60]	@ 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003688:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800368c:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 800368e:	8544      	strh	r4, [r0, #42]	@ 0x2a
  if (hi2c->hdmatx != NULL)
 8003690:	e7d8      	b.n	8003644 <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8003692:	6813      	ldr	r3, [r2, #0]
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800369a:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800369c:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800369e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036a2:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80036a4:	6304      	str	r4, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80036a6:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
 80036aa:	e7df      	b.n	800366c <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80036ac:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80036ae:	2220      	movs	r2, #32
 80036b0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80036b4:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80036b8:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80036ba:	f7ff ff91 	bl	80035e0 <HAL_I2C_AbortCpltCallback>
}
 80036be:	b002      	add	sp, #8
 80036c0:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c2:	6814      	ldr	r4, [r2, #0]
 80036c4:	f424 6480 	bic.w	r4, r4, #1024	@ 0x400
 80036c8:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 80036ca:	8543      	strh	r3, [r0, #42]	@ 0x2a
  if (hi2c->hdmatx != NULL)
 80036cc:	e7bc      	b.n	8003648 <I2C_DMAAbort+0x64>
 80036ce:	bf00      	nop
 80036d0:	20000000 	.word	0x20000000
 80036d4:	14f8b589 	.word	0x14f8b589

080036d8 <I2C_ITError>:
{
 80036d8:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036da:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80036de:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80036e2:	2b10      	cmp	r3, #16
{
 80036e4:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036e6:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80036e8:	d039      	beq.n	800375e <I2C_ITError+0x86>
 80036ea:	b2d9      	uxtb	r1, r3
 80036ec:	2940      	cmp	r1, #64	@ 0x40
 80036ee:	d036      	beq.n	800375e <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80036f0:	f002 0128 	and.w	r1, r2, #40	@ 0x28
 80036f4:	2928      	cmp	r1, #40	@ 0x28
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80036f6:	6823      	ldr	r3, [r4, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80036f8:	d03c      	beq.n	8003774 <I2C_ITError+0x9c>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	0508      	lsls	r0, r1, #20
 80036fe:	d407      	bmi.n	8003710 <I2C_ITError+0x38>
 8003700:	2a60      	cmp	r2, #96	@ 0x60
 8003702:	d005      	beq.n	8003710 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8003704:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003706:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003708:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8003710:	2200      	movs	r2, #0
 8003712:	6322      	str	r2, [r4, #48]	@ 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 800371a:	d133      	bne.n	8003784 <I2C_ITError+0xac>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800371c:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8003720:	2960      	cmp	r1, #96	@ 0x60
 8003722:	d074      	beq.n	800380e <I2C_ITError+0x136>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003724:	695a      	ldr	r2, [r3, #20]
 8003726:	0650      	lsls	r0, r2, #25
 8003728:	d505      	bpl.n	8003736 <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800372a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003730:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003732:	3301      	adds	r3, #1
 8003734:	6263      	str	r3, [r4, #36]	@ 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003736:	4620      	mov	r0, r4
 8003738:	f7ff ff50 	bl	80035dc <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 800373c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800373e:	0719      	lsls	r1, r3, #28
 8003740:	d004      	beq.n	800374c <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003742:	6822      	ldr	r2, [r4, #0]
 8003744:	6853      	ldr	r3, [r2, #4]
 8003746:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800374a:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 800374c:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003750:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003752:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8003754:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003756:	d501      	bpl.n	800375c <I2C_ITError+0x84>
 8003758:	2b28      	cmp	r3, #40	@ 0x28
 800375a:	d02e      	beq.n	80037ba <I2C_ITError+0xe2>
}
 800375c:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800375e:	2a22      	cmp	r2, #34	@ 0x22
 8003760:	d1c6      	bne.n	80036f0 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800376a:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	0512      	lsls	r2, r2, #20
 8003770:	d5c8      	bpl.n	8003704 <I2C_ITError+0x2c>
 8003772:	e7cd      	b.n	8003710 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003774:	2200      	movs	r2, #0
 8003776:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003778:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8003782:	d0cb      	beq.n	800371c <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003784:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003786:	6b60      	ldr	r0, [r4, #52]	@ 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003788:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800378c:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800378e:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8003792:	2b01      	cmp	r3, #1
 8003794:	d01e      	beq.n	80037d4 <I2C_ITError+0xfc>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003796:	4b29      	ldr	r3, [pc, #164]	@ (800383c <I2C_ITError+0x164>)
 8003798:	6503      	str	r3, [r0, #80]	@ 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800379a:	f7fe fe5f 	bl	800245c <HAL_DMA_Abort_IT>
 800379e:	2800      	cmp	r0, #0
 80037a0:	d0cc      	beq.n	800373c <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 80037a2:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80037a4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
        __HAL_I2C_DISABLE(hi2c);
 80037a6:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80037a8:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 80037aa:	f023 0301 	bic.w	r3, r3, #1
 80037ae:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80037b0:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80037b4:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80037b6:	4798      	blx	r3
 80037b8:	e7c0      	b.n	800373c <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 80037ba:	2300      	movs	r3, #0
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80037bc:	4920      	ldr	r1, [pc, #128]	@ (8003840 <I2C_ITError+0x168>)
 80037be:	62e1      	str	r1, [r4, #44]	@ 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 80037c0:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80037c2:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 80037c4:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 80037c6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037ca:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80037ce:	f7ff fe9b 	bl	8003508 <HAL_I2C_ListenCpltCallback>
}
 80037d2:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80037d4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80037d6:	4b19      	ldr	r3, [pc, #100]	@ (800383c <I2C_ITError+0x164>)
 80037d8:	6503      	str	r3, [r0, #80]	@ 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80037da:	f7fe fe3f 	bl	800245c <HAL_DMA_Abort_IT>
 80037de:	2800      	cmp	r0, #0
 80037e0:	d0ac      	beq.n	800373c <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80037e2:	6823      	ldr	r3, [r4, #0]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	0651      	lsls	r1, r2, #25
 80037e8:	d506      	bpl.n	80037f8 <I2C_ITError+0x120>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 80037f0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        __HAL_I2C_DISABLE(hi2c);
 80037f2:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 80037f4:	3201      	adds	r2, #1
 80037f6:	6262      	str	r2, [r4, #36]	@ 0x24
        __HAL_I2C_DISABLE(hi2c);
 80037f8:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80037fa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        __HAL_I2C_DISABLE(hi2c);
 80037fc:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8003800:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003802:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003804:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003808:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800380a:	4798      	blx	r3
 800380c:	e796      	b.n	800373c <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 800380e:	2120      	movs	r1, #32
 8003810:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003814:	6422      	str	r2, [r4, #64]	@ 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003816:	695a      	ldr	r2, [r3, #20]
 8003818:	0652      	lsls	r2, r2, #25
 800381a:	d506      	bpl.n	800382a <I2C_ITError+0x152>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003822:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003824:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 8003826:	3201      	adds	r2, #1
 8003828:	6262      	str	r2, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE(hi2c);
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	f022 0201 	bic.w	r2, r2, #1
    HAL_I2C_AbortCpltCallback(hi2c);
 8003830:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8003832:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003834:	f7ff fed4 	bl	80035e0 <HAL_I2C_AbortCpltCallback>
 8003838:	e780      	b.n	800373c <I2C_ITError+0x64>
 800383a:	bf00      	nop
 800383c:	080035e5 	.word	0x080035e5
 8003840:	ffff0000 	.word	0xffff0000

08003844 <HAL_I2C_EV_IRQHandler>:
{
 8003844:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003846:	6803      	ldr	r3, [r0, #0]
 8003848:	685f      	ldr	r7, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800384a:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800384c:	f890 203e 	ldrb.w	r2, [r0, #62]	@ 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003850:	f890 103d 	ldrb.w	r1, [r0, #61]	@ 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003854:	2a10      	cmp	r2, #16
{
 8003856:	4604      	mov	r4, r0
 8003858:	b08f      	sub	sp, #60	@ 0x3c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800385a:	b2c9      	uxtb	r1, r1
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800385c:	b2d0      	uxtb	r0, r2
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800385e:	d023      	beq.n	80038a8 <HAL_I2C_EV_IRQHandler+0x64>
 8003860:	2840      	cmp	r0, #64	@ 0x40
 8003862:	d021      	beq.n	80038a8 <HAL_I2C_EV_IRQHandler+0x64>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003864:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003866:	2a00      	cmp	r2, #0
 8003868:	f000 80ce 	beq.w	8003a08 <HAL_I2C_EV_IRQHandler+0x1c4>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800386c:	695a      	ldr	r2, [r3, #20]
  uint32_t sr2itflags               = 0U;
 800386e:	2000      	movs	r0, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003870:	f012 0502 	ands.w	r5, r2, #2
 8003874:	f000 808e 	beq.w	8003994 <HAL_I2C_EV_IRQHandler+0x150>
 8003878:	05bd      	lsls	r5, r7, #22
 800387a:	f140 808d 	bpl.w	8003998 <HAL_I2C_EV_IRQHandler+0x154>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800387e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003880:	b102      	cbz	r2, 8003884 <HAL_I2C_EV_IRQHandler+0x40>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003882:	6998      	ldr	r0, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003884:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8003888:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 800388c:	2a28      	cmp	r2, #40	@ 0x28
 800388e:	f000 824f 	beq.w	8003d30 <HAL_I2C_EV_IRQHandler+0x4ec>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003892:	2200      	movs	r2, #0
 8003894:	920c      	str	r2, [sp, #48]	@ 0x30
 8003896:	6959      	ldr	r1, [r3, #20]
 8003898:	910c      	str	r1, [sp, #48]	@ 0x30
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	930c      	str	r3, [sp, #48]	@ 0x30
 800389e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80038a0:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
}
 80038a4:	b00f      	add	sp, #60	@ 0x3c
 80038a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038a8:	699e      	ldr	r6, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038aa:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80038ac:	f012 0f01 	tst.w	r2, #1
 80038b0:	d120      	bne.n	80038f4 <HAL_I2C_EV_IRQHandler+0xb0>
 80038b2:	f5b5 0f2a 	cmp.w	r5, #11141120	@ 0xaa0000
 80038b6:	d0f5      	beq.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 80038b8:	f1b5 4f2a 	cmp.w	r5, #2852126720	@ 0xaa000000
 80038bc:	d0f2      	beq.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038be:	f012 0508 	ands.w	r5, r2, #8
 80038c2:	f040 80ce 	bne.w	8003a62 <HAL_I2C_EV_IRQHandler+0x21e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038c6:	f012 0f02 	tst.w	r2, #2
 80038ca:	d036      	beq.n	800393a <HAL_I2C_EV_IRQHandler+0xf6>
 80038cc:	f417 7f00 	tst.w	r7, #512	@ 0x200
 80038d0:	d033      	beq.n	800393a <HAL_I2C_EV_IRQHandler+0xf6>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80038d2:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80038d6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 80038d8:	6b26      	ldr	r6, [r4, #48]	@ 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038da:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 80038de:	2922      	cmp	r1, #34	@ 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80038e0:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038e2:	f000 81fe 	beq.w	8003ce2 <HAL_I2C_EV_IRQHandler+0x49e>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e6:	950a      	str	r5, [sp, #40]	@ 0x28
 80038e8:	695a      	ldr	r2, [r3, #20]
 80038ea:	920a      	str	r2, [sp, #40]	@ 0x28
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80038f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80038f2:	e7d7      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038f4:	05bd      	lsls	r5, r7, #22
 80038f6:	d520      	bpl.n	800393a <HAL_I2C_EV_IRQHandler+0xf6>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80038f8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80038fa:	f5b2 0f2a 	cmp.w	r2, #11141120	@ 0xaa0000
 80038fe:	f000 8214 	beq.w	8003d2a <HAL_I2C_EV_IRQHandler+0x4e6>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003902:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003904:	f1b2 4f2a 	cmp.w	r2, #2852126720	@ 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003908:	bf04      	itt	eq
 800390a:	2208      	moveq	r2, #8
 800390c:	62e2      	streq	r2, [r4, #44]	@ 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800390e:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8003912:	2a40      	cmp	r2, #64	@ 0x40
 8003914:	f000 8202 	beq.w	8003d1c <HAL_I2C_EV_IRQHandler+0x4d8>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003918:	6922      	ldr	r2, [r4, #16]
 800391a:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 800391e:	f000 81c6 	beq.w	8003cae <HAL_I2C_EV_IRQHandler+0x46a>
      if (hi2c->EventCount == 0U)
 8003922:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003924:	2a00      	cmp	r2, #0
 8003926:	f040 8217 	bne.w	8003d58 <HAL_I2C_EV_IRQHandler+0x514>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800392a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800392c:	11d2      	asrs	r2, r2, #7
 800392e:	f002 0206 	and.w	r2, r2, #6
 8003932:	f042 02f0 	orr.w	r2, r2, #240	@ 0xf0
 8003936:	611a      	str	r2, [r3, #16]
 8003938:	e7b4      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800393a:	0776      	lsls	r6, r6, #29
 800393c:	d567      	bpl.n	8003a0e <HAL_I2C_EV_IRQHandler+0x1ca>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800393e:	685d      	ldr	r5, [r3, #4]
 8003940:	052d      	lsls	r5, r5, #20
 8003942:	d4af      	bmi.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003944:	0616      	lsls	r6, r2, #24
 8003946:	f002 0504 	and.w	r5, r2, #4
 800394a:	f140 8147 	bpl.w	8003bdc <HAL_I2C_EV_IRQHandler+0x398>
 800394e:	057a      	lsls	r2, r7, #21
 8003950:	f140 8144 	bpl.w	8003bdc <HAL_I2C_EV_IRQHandler+0x398>
 8003954:	2d00      	cmp	r5, #0
 8003956:	f040 8144 	bne.w	8003be2 <HAL_I2C_EV_IRQHandler+0x39e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800395a:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800395e:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003960:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003964:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003966:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003968:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800396a:	2800      	cmp	r0, #0
 800396c:	f040 829d 	bne.w	8003eaa <HAL_I2C_EV_IRQHandler+0x666>
 8003970:	2a21      	cmp	r2, #33	@ 0x21
 8003972:	f000 83a4 	beq.w	80040be <HAL_I2C_EV_IRQHandler+0x87a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003976:	2940      	cmp	r1, #64	@ 0x40
 8003978:	d194      	bne.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800397a:	2a22      	cmp	r2, #34	@ 0x22
 800397c:	d192      	bne.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if (hi2c->XferCount == 0U)
 800397e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003980:	b292      	uxth	r2, r2
 8003982:	2a00      	cmp	r2, #0
 8003984:	f000 8324 	beq.w	8003fd0 <HAL_I2C_EV_IRQHandler+0x78c>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003988:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 800398c:	2a40      	cmp	r2, #64	@ 0x40
 800398e:	f040 810c 	bne.w	8003baa <HAL_I2C_EV_IRQHandler+0x366>
 8003992:	e12f      	b.n	8003bf4 <HAL_I2C_EV_IRQHandler+0x3b0>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003994:	06d6      	lsls	r6, r2, #27
 8003996:	d477      	bmi.n	8003a88 <HAL_I2C_EV_IRQHandler+0x244>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003998:	f001 01f7 	and.w	r1, r1, #247	@ 0xf7
 800399c:	2921      	cmp	r1, #33	@ 0x21
 800399e:	f002 0004 	and.w	r0, r2, #4
 80039a2:	f000 80cd 	beq.w	8003b40 <HAL_I2C_EV_IRQHandler+0x2fc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039a6:	0655      	lsls	r5, r2, #25
 80039a8:	f140 8109 	bpl.w	8003bbe <HAL_I2C_EV_IRQHandler+0x37a>
 80039ac:	0579      	lsls	r1, r7, #21
 80039ae:	f140 8106 	bpl.w	8003bbe <HAL_I2C_EV_IRQHandler+0x37a>
 80039b2:	2800      	cmp	r0, #0
 80039b4:	f040 8106 	bne.w	8003bc4 <HAL_I2C_EV_IRQHandler+0x380>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039b8:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 80039bc:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80039be:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039c0:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 80039c2:	2a00      	cmp	r2, #0
 80039c4:	f43f af6e 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80039ce:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 80039d0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80039d8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 80039da:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80039dc:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80039de:	6262      	str	r2, [r4, #36]	@ 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f47f af5f 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 80039e6:	292a      	cmp	r1, #42	@ 0x2a
 80039e8:	f47f af5c 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039ec:	6822      	ldr	r2, [r4, #0]
 80039ee:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039f0:	2522      	movs	r5, #34	@ 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039f2:	2128      	movs	r1, #40	@ 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039f8:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80039fa:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039fc:	6325      	str	r5, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039fe:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a02:	f7ff fd7d 	bl	8003500 <HAL_I2C_SlaveRxCpltCallback>
 8003a06:	e74d      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a08:	6998      	ldr	r0, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a0a:	695a      	ldr	r2, [r3, #20]
 8003a0c:	e730      	b.n	8003870 <HAL_I2C_EV_IRQHandler+0x2c>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	050d      	lsls	r5, r1, #20
 8003a12:	f53f af47 	bmi.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a16:	0650      	lsls	r0, r2, #25
 8003a18:	f002 0104 	and.w	r1, r2, #4
 8003a1c:	f100 80f0 	bmi.w	8003c00 <HAL_I2C_EV_IRQHandler+0x3bc>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a20:	2900      	cmp	r1, #0
 8003a22:	f43f af3f 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003a26:	05be      	lsls	r6, r7, #22
 8003a28:	f57f af3c 	bpl.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a2c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  if (hi2c->XferCount == 4U)
 8003a2e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a30:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  if (hi2c->XferCount == 4U)
 8003a32:	b292      	uxth	r2, r2
 8003a34:	2a04      	cmp	r2, #4
 8003a36:	f000 8206 	beq.w	8003e46 <HAL_I2C_EV_IRQHandler+0x602>
  else if (hi2c->XferCount == 3U)
 8003a3a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003a3c:	b292      	uxth	r2, r2
 8003a3e:	2a03      	cmp	r2, #3
 8003a40:	f000 8245 	beq.w	8003ece <HAL_I2C_EV_IRQHandler+0x68a>
  else if (hi2c->XferCount == 2U)
 8003a44:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003a46:	b292      	uxth	r2, r2
 8003a48:	2a02      	cmp	r2, #2
 8003a4a:	f000 8276 	beq.w	8003f3a <HAL_I2C_EV_IRQHandler+0x6f6>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8003a52:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 8003a54:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8003a56:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 8003a58:	3201      	adds	r2, #1
    hi2c->XferCount--;
 8003a5a:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003a5c:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8003a5e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      }
 8003a60:	e720      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a62:	05bd      	lsls	r5, r7, #22
 8003a64:	f57f af69 	bpl.w	800393a <HAL_I2C_EV_IRQHandler+0xf6>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003a68:	6c62      	ldr	r2, [r4, #68]	@ 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a6c:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003a6e:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a70:	2900      	cmp	r1, #0
 8003a72:	f000 812d 	beq.w	8003cd0 <HAL_I2C_EV_IRQHandler+0x48c>
 8003a76:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 8003a78:	2a00      	cmp	r2, #0
 8003a7a:	f000 8129 	beq.w	8003cd0 <HAL_I2C_EV_IRQHandler+0x48c>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a84:	605a      	str	r2, [r3, #4]
 8003a86:	e70d      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a88:	05b8      	lsls	r0, r7, #22
 8003a8a:	d585      	bpl.n	8003998 <HAL_I2C_EV_IRQHandler+0x154>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a8c:	f894 603d 	ldrb.w	r6, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a96:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003a98:	950d      	str	r5, [sp, #52]	@ 0x34
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	920d      	str	r2, [sp, #52]	@ 0x34
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	f042 0201 	orr.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aae:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ab4:	b2f6      	uxtb	r6, r6
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ab6:	f100 80c9 	bmi.w	8003c4c <HAL_I2C_EV_IRQHandler+0x408>
  if (hi2c->XferCount != 0U)
 8003aba:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	b313      	cbz	r3, 8003b06 <HAL_I2C_EV_IRQHandler+0x2c2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ac0:	6823      	ldr	r3, [r4, #0]
 8003ac2:	695a      	ldr	r2, [r3, #20]
 8003ac4:	0752      	lsls	r2, r2, #29
 8003ac6:	d50a      	bpl.n	8003ade <HAL_I2C_EV_IRQHandler+0x29a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003ace:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8003ad0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003ad2:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8003ad4:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 8003ad6:	b292      	uxth	r2, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ad8:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 8003ada:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003adc:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ade:	695a      	ldr	r2, [r3, #20]
 8003ae0:	0657      	lsls	r7, r2, #25
 8003ae2:	d509      	bpl.n	8003af8 <HAL_I2C_EV_IRQHandler+0x2b4>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003aea:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8003aec:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003aee:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8003af0:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003af2:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003af4:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003af6:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8003af8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	b11b      	cbz	r3, 8003b06 <HAL_I2C_EV_IRQHandler+0x2c2>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003afe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b00:	f043 0304 	orr.w	r3, r3, #4
 8003b04:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003b06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f040 80ca 	bne.w	8003ca2 <HAL_I2C_EV_IRQHandler+0x45e>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003b0e:	2e2a      	cmp	r6, #42	@ 0x2a
 8003b10:	f000 8155 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x57a>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003b14:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003b18:	2b28      	cmp	r3, #40	@ 0x28
 8003b1a:	f000 8160 	beq.w	8003dde <HAL_I2C_EV_IRQHandler+0x59a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003b1e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003b20:	2b22      	cmp	r3, #34	@ 0x22
 8003b22:	d002      	beq.n	8003b2a <HAL_I2C_EV_IRQHandler+0x2e6>
 8003b24:	2e22      	cmp	r6, #34	@ 0x22
 8003b26:	f47f aebd 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b2a:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003b2c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b2e:	6323      	str	r3, [r4, #48]	@ 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003b30:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003b32:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b36:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003b3a:	f7ff fce1 	bl	8003500 <HAL_I2C_SlaveRxCpltCallback>
 8003b3e:	e6b1      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b40:	0615      	lsls	r5, r2, #24
 8003b42:	d527      	bpl.n	8003b94 <HAL_I2C_EV_IRQHandler+0x350>
 8003b44:	057a      	lsls	r2, r7, #21
 8003b46:	d525      	bpl.n	8003b94 <HAL_I2C_EV_IRQHandler+0x350>
 8003b48:	bb38      	cbnz	r0, 8003b9a <HAL_I2C_EV_IRQHandler+0x356>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b4a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 8003b4e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003b50:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b52:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8003b54:	2a00      	cmp	r2, #0
 8003b56:	f43f aea5 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b5a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003b5c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003b60:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8003b62:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8003b64:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003b66:	3a01      	subs	r2, #1
 8003b68:	b292      	uxth	r2, r2
 8003b6a:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b6c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003b6e:	b292      	uxth	r2, r2
 8003b70:	2a00      	cmp	r2, #0
 8003b72:	f47f ae97 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003b76:	2829      	cmp	r0, #41	@ 0x29
 8003b78:	f47f ae94 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b7c:	685a      	ldr	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b7e:	2528      	movs	r5, #40	@ 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b84:	605a      	str	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b86:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b88:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b8a:	f884 503d 	strb.w	r5, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b8e:	f7ff fcb5 	bl	80034fc <HAL_I2C_SlaveTxCpltCallback>
 8003b92:	e687      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b94:	2800      	cmp	r0, #0
 8003b96:	f43f ae85 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003b9a:	05be      	lsls	r6, r7, #22
 8003b9c:	f57f ae82 	bpl.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
  if (hi2c->XferCount != 0U)
 8003ba0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003ba2:	b292      	uxth	r2, r2
 8003ba4:	2a00      	cmp	r2, #0
 8003ba6:	f43f ae7d 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003baa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003bac:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003bb0:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8003bb2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 8003bb4:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8003bbc:	e672      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bbe:	2800      	cmp	r0, #0
 8003bc0:	f43f ae70 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003bc4:	05ba      	lsls	r2, r7, #22
 8003bc6:	f57f ae6d 	bpl.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
  if (hi2c->XferCount != 0U)
 8003bca:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003bcc:	b292      	uxth	r2, r2
 8003bce:	2a00      	cmp	r2, #0
 8003bd0:	f43f ae68 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	7013      	strb	r3, [r2, #0]
 8003bda:	e73a      	b.n	8003a52 <HAL_I2C_EV_IRQHandler+0x20e>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bdc:	2d00      	cmp	r5, #0
 8003bde:	f43f ae61 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003be2:	05be      	lsls	r6, r7, #22
 8003be4:	f57f ae5e 	bpl.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003be8:	2921      	cmp	r1, #33	@ 0x21
 8003bea:	f000 8133 	beq.w	8003e54 <HAL_I2C_EV_IRQHandler+0x610>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003bee:	2840      	cmp	r0, #64	@ 0x40
 8003bf0:	f47f ae58 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003bf4:	4620      	mov	r0, r4
}
 8003bf6:	b00f      	add	sp, #60	@ 0x3c
 8003bf8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003bfc:	f7ff bc88 	b.w	8003510 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c00:	057a      	lsls	r2, r7, #21
 8003c02:	f57f af0d 	bpl.w	8003a20 <HAL_I2C_EV_IRQHandler+0x1dc>
 8003c06:	2900      	cmp	r1, #0
 8003c08:	f47f af0d 	bne.w	8003a26 <HAL_I2C_EV_IRQHandler+0x1e2>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c0c:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8003c10:	2a22      	cmp	r2, #34	@ 0x22
 8003c12:	f47f ae47 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    CurrentXferOptions = hi2c->XferOptions;
 8003c16:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    tmp = hi2c->XferCount;
 8003c18:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003c1a:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8003c1c:	2a03      	cmp	r2, #3
 8003c1e:	f240 8217 	bls.w	8004050 <HAL_I2C_EV_IRQHandler+0x80c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c22:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003c28:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8003c2a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8003c32:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003c34:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003c36:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8003c38:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8003c3a:	6262      	str	r2, [r4, #36]	@ 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8003c3c:	f47f ae32 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c40:	6822      	ldr	r2, [r4, #0]
 8003c42:	6853      	ldr	r3, [r2, #4]
 8003c44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c48:	6053      	str	r3, [r2, #4]
 8003c4a:	e62b      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c4c:	f006 02f7 	and.w	r2, r6, #247	@ 0xf7
 8003c50:	2a22      	cmp	r2, #34	@ 0x22
 8003c52:	f000 8093 	beq.w	8003d7c <HAL_I2C_EV_IRQHandler+0x538>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003c56:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8003c58:	6802      	ldr	r2, [r0, #0]
 8003c5a:	6852      	ldr	r2, [r2, #4]
 8003c5c:	b292      	uxth	r2, r2
 8003c5e:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 8003c60:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003c62:	b292      	uxth	r2, r2
 8003c64:	b11a      	cbz	r2, 8003c6e <HAL_I2C_EV_IRQHandler+0x42a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c66:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003c68:	f042 0204 	orr.w	r2, r2, #4
 8003c6c:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c74:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c76:	f7fe fcd9 	bl	800262c <HAL_DMA_GetState>
 8003c7a:	2801      	cmp	r0, #1
 8003c7c:	d008      	beq.n	8003c90 <HAL_I2C_EV_IRQHandler+0x44c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c7e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8003c80:	4b9a      	ldr	r3, [pc, #616]	@ (8003eec <HAL_I2C_EV_IRQHandler+0x6a8>)
 8003c82:	6503      	str	r3, [r0, #80]	@ 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003c84:	f7fe fbea 	bl	800245c <HAL_DMA_Abort_IT>
 8003c88:	b110      	cbz	r0, 8003c90 <HAL_I2C_EV_IRQHandler+0x44c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c8a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8003c8c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003c8e:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003c90:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f47f af13 	bne.w	8003ac0 <HAL_I2C_EV_IRQHandler+0x27c>
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f43f af39 	beq.w	8003b14 <HAL_I2C_EV_IRQHandler+0x2d0>
    I2C_ITError(hi2c);
 8003ca2:	4620      	mov	r0, r4
}
 8003ca4:	b00f      	add	sp, #60	@ 0x3c
 8003ca6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8003caa:	f7ff bd15 	b.w	80036d8 <I2C_ITError>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003cae:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8003cb2:	2a21      	cmp	r2, #33	@ 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003cb4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003cb6:	bf16      	itet	ne
 8003cb8:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003cbc:	f002 02fe 	andeq.w	r2, r2, #254	@ 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003cc0:	b2d2      	uxtbne	r2, r2
 8003cc2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003cc4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8003cc6:	b11a      	cbz	r2, 8003cd0 <HAL_I2C_EV_IRQHandler+0x48c>
 8003cc8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cca:	2a00      	cmp	r2, #0
 8003ccc:	f47f aed7 	bne.w	8003a7e <HAL_I2C_EV_IRQHandler+0x23a>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003cd0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003cd2:	2a00      	cmp	r2, #0
 8003cd4:	f43f ade6 	beq.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003cd8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cda:	2a00      	cmp	r2, #0
 8003cdc:	f47f aecf 	bne.w	8003a7e <HAL_I2C_EV_IRQHandler+0x23a>
 8003ce0:	e5e0      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003ce2:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003ce4:	b911      	cbnz	r1, 8003cec <HAL_I2C_EV_IRQHandler+0x4a8>
 8003ce6:	2a40      	cmp	r2, #64	@ 0x40
 8003ce8:	f000 80d8 	beq.w	8003e9c <HAL_I2C_EV_IRQHandler+0x658>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003cec:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003cee:	b922      	cbnz	r2, 8003cfa <HAL_I2C_EV_IRQHandler+0x4b6>
 8003cf0:	6921      	ldr	r1, [r4, #16]
 8003cf2:	f5b1 4f40 	cmp.w	r1, #49152	@ 0xc000
 8003cf6:	f000 80dc 	beq.w	8003eb2 <HAL_I2C_EV_IRQHandler+0x66e>
      if (hi2c->XferCount == 0U)
 8003cfa:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003cfc:	b292      	uxth	r2, r2
 8003cfe:	2a00      	cmp	r2, #0
 8003d00:	d17a      	bne.n	8003df8 <HAL_I2C_EV_IRQHandler+0x5b4>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d02:	9203      	str	r2, [sp, #12]
 8003d04:	695a      	ldr	r2, [r3, #20]
 8003d06:	9203      	str	r2, [sp, #12]
 8003d08:	699a      	ldr	r2, [r3, #24]
 8003d0a:	9203      	str	r2, [sp, #12]
 8003d0c:	9a03      	ldr	r2, [sp, #12]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d14:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8003d16:	2300      	movs	r3, #0
 8003d18:	6523      	str	r3, [r4, #80]	@ 0x50
 8003d1a:	e5c3      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if (hi2c->EventCount == 0U)
 8003d1c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003d1e:	bb3a      	cbnz	r2, 8003d70 <HAL_I2C_EV_IRQHandler+0x52c>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d20:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003d22:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d26:	611a      	str	r2, [r3, #16]
 8003d28:	e5bc      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8003d2e:	e5ee      	b.n	800390e <HAL_I2C_EV_IRQHandler+0xca>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d36:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003d38:	0607      	lsls	r7, r0, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003d3a:	f080 0104 	eor.w	r1, r0, #4
    __HAL_UNLOCK(hi2c);
 8003d3e:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003d42:	bf54      	ite	pl
 8003d44:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003d46:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8003d48:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003d4c:	f3c1 0180 	ubfx	r1, r1, #2, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003d50:	4620      	mov	r0, r4
 8003d52:	f7ff fbd7 	bl	8003504 <HAL_I2C_AddrCallback>
 8003d56:	e5a5      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if (hi2c->EventCount == 1U)
 8003d58:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003d5a:	2a01      	cmp	r2, #1
 8003d5c:	f47f ada2 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003d60:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003d62:	11d2      	asrs	r2, r2, #7
 8003d64:	f002 0206 	and.w	r2, r2, #6
 8003d68:	f042 02f1 	orr.w	r2, r2, #241	@ 0xf1
 8003d6c:	611a      	str	r2, [r3, #16]
 8003d6e:	e599      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d70:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003d72:	f042 0201 	orr.w	r2, r2, #1
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	611a      	str	r2, [r3, #16]
 8003d7a:	e593      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003d7c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003d7e:	6802      	ldr	r2, [r0, #0]
 8003d80:	6852      	ldr	r2, [r2, #4]
 8003d82:	b292      	uxth	r2, r2
 8003d84:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 8003d86:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003d88:	b292      	uxth	r2, r2
 8003d8a:	b11a      	cbz	r2, 8003d94 <HAL_I2C_EV_IRQHandler+0x550>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d8c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003d8e:	f042 0204 	orr.w	r2, r2, #4
 8003d92:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d9a:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d9c:	f7fe fc46 	bl	800262c <HAL_DMA_GetState>
 8003da0:	2801      	cmp	r0, #1
 8003da2:	f43f ae8a 	beq.w	8003aba <HAL_I2C_EV_IRQHandler+0x276>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003da6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003da8:	4b50      	ldr	r3, [pc, #320]	@ (8003eec <HAL_I2C_EV_IRQHandler+0x6a8>)
 8003daa:	6503      	str	r3, [r0, #80]	@ 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003dac:	f7fe fb56 	bl	800245c <HAL_DMA_Abort_IT>
 8003db0:	2800      	cmp	r0, #0
 8003db2:	f43f ae82 	beq.w	8003aba <HAL_I2C_EV_IRQHandler+0x276>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003db6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003db8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003dba:	4798      	blx	r3
 8003dbc:	e67d      	b.n	8003aba <HAL_I2C_EV_IRQHandler+0x276>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dbe:	2228      	movs	r2, #40	@ 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 8003dc0:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dc2:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dc4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dc8:	f7ff fb9a 	bl	8003500 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003dcc:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003dd0:	2b28      	cmp	r3, #40	@ 0x28
 8003dd2:	d004      	beq.n	8003dde <HAL_I2C_EV_IRQHandler+0x59a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003dd4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003dd6:	2b22      	cmp	r3, #34	@ 0x22
 8003dd8:	f47f ad64 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8003ddc:	e6a5      	b.n	8003b2a <HAL_I2C_EV_IRQHandler+0x2e6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003dde:	2300      	movs	r3, #0
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003de0:	4943      	ldr	r1, [pc, #268]	@ (8003ef0 <HAL_I2C_EV_IRQHandler+0x6ac>)
 8003de2:	62e1      	str	r1, [r4, #44]	@ 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8003de4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003de6:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 8003de8:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8003dea:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dee:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003df2:	f7ff fb89 	bl	8003508 <HAL_I2C_ListenCpltCallback>
 8003df6:	e555      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if (hi2c->XferCount == 1U)
 8003df8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003dfa:	b292      	uxth	r2, r2
 8003dfc:	2a01      	cmp	r2, #1
 8003dfe:	d07b      	beq.n	8003ef8 <HAL_I2C_EV_IRQHandler+0x6b4>
      else if (hi2c->XferCount == 2U)
 8003e00:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003e02:	b292      	uxth	r2, r2
 8003e04:	2a02      	cmp	r2, #2
 8003e06:	f000 80e8 	beq.w	8003fda <HAL_I2C_EV_IRQHandler+0x796>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e10:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	0512      	lsls	r2, r2, #20
 8003e16:	d50e      	bpl.n	8003e36 <HAL_I2C_EV_IRQHandler+0x5f2>
 8003e18:	2820      	cmp	r0, #32
 8003e1a:	f200 81a7 	bhi.w	800416c <HAL_I2C_EV_IRQHandler+0x928>
 8003e1e:	2807      	cmp	r0, #7
 8003e20:	f240 81a0 	bls.w	8004164 <HAL_I2C_EV_IRQHandler+0x920>
 8003e24:	4a33      	ldr	r2, [pc, #204]	@ (8003ef4 <HAL_I2C_EV_IRQHandler+0x6b0>)
 8003e26:	3808      	subs	r0, #8
 8003e28:	40c2      	lsrs	r2, r0
 8003e2a:	07d7      	lsls	r7, r2, #31
 8003e2c:	d503      	bpl.n	8003e36 <HAL_I2C_EV_IRQHandler+0x5f2>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e2e:	685a      	ldr	r2, [r3, #4]
 8003e30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e34:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e36:	2200      	movs	r2, #0
 8003e38:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e3a:	695a      	ldr	r2, [r3, #20]
 8003e3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e44:	e767      	b.n	8003d16 <HAL_I2C_EV_IRQHandler+0x4d2>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e4c:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8003e52:	e5fe      	b.n	8003a52 <HAL_I2C_EV_IRQHandler+0x20e>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e54:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003e56:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8003e5a:	2a21      	cmp	r2, #33	@ 0x21
 8003e5c:	f47f ad22 	bne.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if (hi2c->XferCount != 0U)
 8003e60:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003e62:	b292      	uxth	r2, r2
 8003e64:	2a00      	cmp	r2, #0
 8003e66:	f47f aea0 	bne.w	8003baa <HAL_I2C_EV_IRQHandler+0x366>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e6a:	2908      	cmp	r1, #8
 8003e6c:	f000 80d8 	beq.w	8004020 <HAL_I2C_EV_IRQHandler+0x7dc>
 8003e70:	2920      	cmp	r1, #32
 8003e72:	f000 80d5 	beq.w	8004020 <HAL_I2C_EV_IRQHandler+0x7dc>
 8003e76:	f511 3f80 	cmn.w	r1, #65536	@ 0x10000
 8003e7a:	f000 80d1 	beq.w	8004020 <HAL_I2C_EV_IRQHandler+0x7dc>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e7e:	6859      	ldr	r1, [r3, #4]
 8003e80:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8003e84:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e86:	2011      	movs	r0, #17
        hi2c->State = HAL_I2C_STATE_READY;
 8003e88:	2320      	movs	r3, #32
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e8a:	6320      	str	r0, [r4, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e8c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e90:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003e92:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e96:	f7ff fb2d 	bl	80034f4 <HAL_I2C_MasterTxCpltCallback>
 8003e9a:	e503      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e9c:	9101      	str	r1, [sp, #4]
 8003e9e:	695a      	ldr	r2, [r3, #20]
 8003ea0:	9201      	str	r2, [sp, #4]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	9301      	str	r3, [sp, #4]
 8003ea6:	9b01      	ldr	r3, [sp, #4]
 8003ea8:	e4fc      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003eaa:	2a21      	cmp	r2, #33	@ 0x21
 8003eac:	f47f ad63 	bne.w	8003976 <HAL_I2C_EV_IRQHandler+0x132>
 8003eb0:	e565      	b.n	800397e <HAL_I2C_EV_IRQHandler+0x13a>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb2:	9202      	str	r2, [sp, #8]
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	9202      	str	r2, [sp, #8]
 8003eb8:	699a      	ldr	r2, [r3, #24]
 8003eba:	9202      	str	r2, [sp, #8]
 8003ebc:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003ec6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003ec8:	3301      	adds	r3, #1
 8003eca:	6523      	str	r3, [r4, #80]	@ 0x50
 8003ecc:	e4ea      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ece:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003ed0:	2804      	cmp	r0, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ed2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ed6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003ed8:	f43f adb9 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x20a>
 8003edc:	2802      	cmp	r0, #2
 8003ede:	f43f adb6 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x20a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	e5b0      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x20a>
 8003eec:	080035e5 	.word	0x080035e5
 8003ef0:	ffff0000 	.word	0xffff0000
 8003ef4:	01000101 	.word	0x01000101
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003ef8:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8003efc:	f000 811b 	beq.w	8004136 <HAL_I2C_EV_IRQHandler+0x8f2>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003f00:	2808      	cmp	r0, #8
 8003f02:	f000 80f4 	beq.w	80040ee <HAL_I2C_EV_IRQHandler+0x8aa>
 8003f06:	2820      	cmp	r0, #32
 8003f08:	f000 80f1 	beq.w	80040ee <HAL_I2C_EV_IRQHandler+0x8aa>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003f0c:	2e12      	cmp	r6, #18
 8003f0e:	f000 814c 	beq.w	80041aa <HAL_I2C_EV_IRQHandler+0x966>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003f12:	2810      	cmp	r0, #16
 8003f14:	f200 814b 	bhi.w	80041ae <HAL_I2C_EV_IRQHandler+0x96a>
 8003f18:	4a9a      	ldr	r2, [pc, #616]	@ (8004184 <HAL_I2C_EV_IRQHandler+0x940>)
 8003f1a:	4102      	asrs	r2, r0
 8003f1c:	07d2      	lsls	r2, r2, #31
 8003f1e:	f100 8146 	bmi.w	80041ae <HAL_I2C_EV_IRQHandler+0x96a>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f28:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	9206      	str	r2, [sp, #24]
 8003f2e:	695a      	ldr	r2, [r3, #20]
 8003f30:	9206      	str	r2, [sp, #24]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	9306      	str	r3, [sp, #24]
 8003f36:	9b06      	ldr	r3, [sp, #24]
 8003f38:	e6ed      	b.n	8003d16 <HAL_I2C_EV_IRQHandler+0x4d2>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003f3a:	1e42      	subs	r2, r0, #1
 8003f3c:	2a0f      	cmp	r2, #15
 8003f3e:	d809      	bhi.n	8003f54 <HAL_I2C_EV_IRQHandler+0x710>
 8003f40:	e8df f002 	tbb	[pc, r2]
 8003f44:	3c083c41 	.word	0x3c083c41
 8003f48:	08080808 	.word	0x08080808
 8003f4c:	08080808 	.word	0x08080808
 8003f50:	41080808 	.word	0x41080808
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f5a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8003f60:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 8003f62:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8003f64:	3b01      	subs	r3, #1
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	8563      	strh	r3, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6a:	6823      	ldr	r3, [r4, #0]
    hi2c->pBuffPtr++;
 8003f6c:	1c51      	adds	r1, r2, #1
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6e:	691b      	ldr	r3, [r3, #16]
    hi2c->pBuffPtr++;
 8003f70:	6261      	str	r1, [r4, #36]	@ 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f72:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 8003f74:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f76:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 8003f78:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f80:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 8003f82:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    hi2c->pBuffPtr++;
 8003f88:	6262      	str	r2, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f8a:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003f8c:	2320      	movs	r3, #32
 8003f8e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f92:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8003f96:	2b40      	cmp	r3, #64	@ 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f98:	f04f 0300 	mov.w	r3, #0
 8003f9c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fa0:	f000 80e9 	beq.w	8004176 <HAL_I2C_EV_IRQHandler+0x932>
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003fa4:	2808      	cmp	r0, #8
 8003fa6:	f000 80da 	beq.w	800415e <HAL_I2C_EV_IRQHandler+0x91a>
 8003faa:	2820      	cmp	r0, #32
 8003fac:	f000 80d7 	beq.w	800415e <HAL_I2C_EV_IRQHandler+0x91a>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003fb0:	2312      	movs	r3, #18
 8003fb2:	6323      	str	r3, [r4, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003fb4:	4620      	mov	r0, r4
 8003fb6:	f7ff fa9f 	bl	80034f8 <HAL_I2C_MasterRxCpltCallback>
 8003fba:	e473      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	e7ca      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x718>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	e7c5      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x718>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fd6:	605a      	str	r2, [r3, #4]
 8003fd8:	e464      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003fda:	2810      	cmp	r0, #16
 8003fdc:	f200 8097 	bhi.w	800410e <HAL_I2C_EV_IRQHandler+0x8ca>
 8003fe0:	4a69      	ldr	r2, [pc, #420]	@ (8004188 <HAL_I2C_EV_IRQHandler+0x944>)
 8003fe2:	40c2      	lsrs	r2, r0
 8003fe4:	07d7      	lsls	r7, r2, #31
 8003fe6:	f140 8092 	bpl.w	800410e <HAL_I2C_EV_IRQHandler+0x8ca>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ff0:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	0515      	lsls	r5, r2, #20
 8003ff6:	d50b      	bpl.n	8004010 <HAL_I2C_EV_IRQHandler+0x7cc>
 8003ff8:	2807      	cmp	r0, #7
 8003ffa:	f240 80dd 	bls.w	80041b8 <HAL_I2C_EV_IRQHandler+0x974>
 8003ffe:	4a63      	ldr	r2, [pc, #396]	@ (800418c <HAL_I2C_EV_IRQHandler+0x948>)
 8004000:	3808      	subs	r0, #8
 8004002:	40c2      	lsrs	r2, r0
 8004004:	07d1      	lsls	r1, r2, #31
 8004006:	d503      	bpl.n	8004010 <HAL_I2C_EV_IRQHandler+0x7cc>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800400e:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004010:	2200      	movs	r2, #0
 8004012:	9208      	str	r2, [sp, #32]
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	9208      	str	r2, [sp, #32]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	9308      	str	r3, [sp, #32]
 800401c:	9b08      	ldr	r3, [sp, #32]
 800401e:	e67a      	b.n	8003d16 <HAL_I2C_EV_IRQHandler+0x4d2>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004020:	6859      	ldr	r1, [r3, #4]
 8004022:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8004026:	6059      	str	r1, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004028:	6819      	ldr	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800402a:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800402c:	2020      	movs	r0, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800402e:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8004032:	6019      	str	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004034:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004036:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800403a:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800403e:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004042:	2b40      	cmp	r3, #64	@ 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004044:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004046:	f47f af26 	bne.w	8003e96 <HAL_I2C_EV_IRQHandler+0x652>
          HAL_I2C_MemTxCpltCallback(hi2c);
 800404a:	f7ff fa5f 	bl	800350c <HAL_I2C_MemTxCpltCallback>
 800404e:	e429      	b.n	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004050:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004052:	2d02      	cmp	r5, #2
 8004054:	d0bc      	beq.n	8003fd0 <HAL_I2C_EV_IRQHandler+0x78c>
 8004056:	2a01      	cmp	r2, #1
 8004058:	d8ba      	bhi.n	8003fd0 <HAL_I2C_EV_IRQHandler+0x78c>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800405a:	4a4d      	ldr	r2, [pc, #308]	@ (8004190 <HAL_I2C_EV_IRQHandler+0x94c>)
  __IO uint32_t count = 0U;
 800405c:	910b      	str	r1, [sp, #44]	@ 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800405e:	6812      	ldr	r2, [r2, #0]
 8004060:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 8004064:	fbb2 f2f1 	udiv	r2, r2, r1
 8004068:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800406c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800406e:	e004      	b.n	800407a <HAL_I2C_EV_IRQHandler+0x836>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	f412 7200 	ands.w	r2, r2, #512	@ 0x200
 8004076:	f000 80a3 	beq.w	80041c0 <HAL_I2C_EV_IRQHandler+0x97c>
    count--;
 800407a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800407c:	3a01      	subs	r2, #1
 800407e:	920b      	str	r2, [sp, #44]	@ 0x2c
    if (count == 0U)
 8004080:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004082:	2900      	cmp	r1, #0
 8004084:	d1f4      	bne.n	8004070 <HAL_I2C_EV_IRQHandler+0x82c>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004086:	6c22      	ldr	r2, [r4, #64]	@ 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004088:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408a:	f042 0220 	orr.w	r2, r2, #32
 800408e:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004096:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 800409c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        hi2c->pBuffPtr++;
 800409e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 80040a0:	3b01      	subs	r3, #1
        hi2c->pBuffPtr++;
 80040a2:	3201      	adds	r2, #1
        hi2c->XferCount--;
 80040a4:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 80040a6:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80040a8:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->pBuffPtr++;
 80040aa:	6262      	str	r2, [r4, #36]	@ 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 80040b0:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b2:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80040b6:	f7ff fa91 	bl	80035dc <HAL_I2C_ErrorCallback>
 80040ba:	f7ff bbf3 	b.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040be:	2d08      	cmp	r5, #8
 80040c0:	d0ae      	beq.n	8004020 <HAL_I2C_EV_IRQHandler+0x7dc>
 80040c2:	2d20      	cmp	r5, #32
 80040c4:	d0ac      	beq.n	8004020 <HAL_I2C_EV_IRQHandler+0x7dc>
 80040c6:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 80040ca:	d0a9      	beq.n	8004020 <HAL_I2C_EV_IRQHandler+0x7dc>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040cc:	685a      	ldr	r2, [r3, #4]
 80040ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040d2:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040d4:	2011      	movs	r0, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040d6:	2100      	movs	r1, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80040d8:	2320      	movs	r3, #32
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040da:	6320      	str	r0, [r4, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040dc:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80040e0:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80040e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80040e6:	f7ff fa05 	bl	80034f4 <HAL_I2C_MasterTxCpltCallback>
 80040ea:	f7ff bbdb 	b.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ee:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f0:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040f6:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f8:	9107      	str	r1, [sp, #28]
 80040fa:	695a      	ldr	r2, [r3, #20]
 80040fc:	9207      	str	r2, [sp, #28]
 80040fe:	699a      	ldr	r2, [r3, #24]
 8004100:	9207      	str	r2, [sp, #28]
 8004102:	9a07      	ldr	r2, [sp, #28]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	e603      	b.n	8003d16 <HAL_I2C_EV_IRQHandler+0x4d2>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004114:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800411c:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	0516      	lsls	r6, r2, #20
 8004122:	f57f af75 	bpl.w	8004010 <HAL_I2C_EV_IRQHandler+0x7cc>
 8004126:	2820      	cmp	r0, #32
 8004128:	f67f af66 	bls.w	8003ff8 <HAL_I2C_EV_IRQHandler+0x7b4>
 800412c:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8004130:	f47f af6e 	bne.w	8004010 <HAL_I2C_EV_IRQHandler+0x7cc>
 8004134:	e768      	b.n	8004008 <HAL_I2C_EV_IRQHandler+0x7c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800413c:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8004144:	d026      	beq.n	8004194 <HAL_I2C_EV_IRQHandler+0x950>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004146:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004148:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800414a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800414e:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004150:	9104      	str	r1, [sp, #16]
 8004152:	695a      	ldr	r2, [r3, #20]
 8004154:	9204      	str	r2, [sp, #16]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	9304      	str	r3, [sp, #16]
 800415a:	9b04      	ldr	r3, [sp, #16]
 800415c:	e5db      	b.n	8003d16 <HAL_I2C_EV_IRQHandler+0x4d2>
        hi2c->PreviousState = I2C_STATE_NONE;
 800415e:	2300      	movs	r3, #0
 8004160:	6323      	str	r3, [r4, #48]	@ 0x30
 8004162:	e727      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x770>
 8004164:	2801      	cmp	r0, #1
 8004166:	f47f ae66 	bne.w	8003e36 <HAL_I2C_EV_IRQHandler+0x5f2>
 800416a:	e660      	b.n	8003e2e <HAL_I2C_EV_IRQHandler+0x5ea>
 800416c:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8004170:	f47f ae61 	bne.w	8003e36 <HAL_I2C_EV_IRQHandler+0x5f2>
 8004174:	e65b      	b.n	8003e2e <HAL_I2C_EV_IRQHandler+0x5ea>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004176:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8004178:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800417a:	f7ff fa2d 	bl	80035d8 <HAL_I2C_MemRxCpltCallback>
 800417e:	f7ff bb91 	b.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>
 8004182:	bf00      	nop
 8004184:	fffeffeb 	.word	0xfffeffeb
 8004188:	00010014 	.word	0x00010014
 800418c:	01000101 	.word	0x01000101
 8004190:	20000000 	.word	0x20000000
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004194:	9205      	str	r2, [sp, #20]
 8004196:	695a      	ldr	r2, [r3, #20]
 8004198:	9205      	str	r2, [sp, #20]
 800419a:	699a      	ldr	r2, [r3, #24]
 800419c:	9205      	str	r2, [sp, #20]
 800419e:	9a05      	ldr	r2, [sp, #20]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	e5b5      	b.n	8003d16 <HAL_I2C_EV_IRQHandler+0x4d2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80041aa:	2801      	cmp	r0, #1
 80041ac:	d19f      	bne.n	80040ee <HAL_I2C_EV_IRQHandler+0x8aa>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	e6b8      	b.n	8003f2a <HAL_I2C_EV_IRQHandler+0x6e6>
 80041b8:	2801      	cmp	r0, #1
 80041ba:	f47f af29 	bne.w	8004010 <HAL_I2C_EV_IRQHandler+0x7cc>
 80041be:	e723      	b.n	8004008 <HAL_I2C_EV_IRQHandler+0x7c4>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c0:	6819      	ldr	r1, [r3, #0]
 80041c2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80041c6:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041c8:	6859      	ldr	r1, [r3, #4]
 80041ca:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 80041ce:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d0:	6919      	ldr	r1, [r3, #16]
 80041d2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80041d4:	7019      	strb	r1, [r3, #0]
        hi2c->XferCount--;
 80041d6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80041d8:	3b01      	subs	r3, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80041da:	2120      	movs	r1, #32
        hi2c->XferCount--;
 80041dc:	b29b      	uxth	r3, r3
 80041de:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80041e0:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
        hi2c->pBuffPtr++;
 80041e4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041e6:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ea:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->pBuffPtr++;
 80041ee:	3301      	adds	r3, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041f0:	2940      	cmp	r1, #64	@ 0x40
        hi2c->pBuffPtr++;
 80041f2:	6263      	str	r3, [r4, #36]	@ 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041f4:	f47f aed6 	bne.w	8003fa4 <HAL_I2C_EV_IRQHandler+0x760>
          HAL_I2C_MemRxCpltCallback(hi2c);
 80041f8:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 80041fa:	6322      	str	r2, [r4, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80041fc:	f7ff f9ec 	bl	80035d8 <HAL_I2C_MemRxCpltCallback>
 8004200:	f7ff bb50 	b.w	80038a4 <HAL_I2C_EV_IRQHandler+0x60>

08004204 <HAL_I2C_ER_IRQHandler>:
{
 8004204:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004206:	6802      	ldr	r2, [r0, #0]
 8004208:	6953      	ldr	r3, [r2, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800420a:	6854      	ldr	r4, [r2, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800420c:	f890 103e 	ldrb.w	r1, [r0, #62]	@ 0x3e
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004210:	05dd      	lsls	r5, r3, #23
{
 8004212:	b082      	sub	sp, #8
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004214:	b2c9      	uxtb	r1, r1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004216:	d50a      	bpl.n	800422e <HAL_I2C_ER_IRQHandler+0x2a>
 8004218:	05e4      	lsls	r4, r4, #23
 800421a:	d51b      	bpl.n	8004254 <HAL_I2C_ER_IRQHandler+0x50>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800421c:	f46f 7480 	mvn.w	r4, #256	@ 0x100
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004220:	059e      	lsls	r6, r3, #22
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004222:	6154      	str	r4, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004224:	d544      	bpl.n	80042b0 <HAL_I2C_ER_IRQHandler+0xac>
 8004226:	f04f 0c0b 	mov.w	ip, #11
 800422a:	2503      	movs	r5, #3
 800422c:	e007      	b.n	800423e <HAL_I2C_ER_IRQHandler+0x3a>
 800422e:	f413 7500 	ands.w	r5, r3, #512	@ 0x200
 8004232:	d011      	beq.n	8004258 <HAL_I2C_ER_IRQHandler+0x54>
 8004234:	05e5      	lsls	r5, r4, #23
 8004236:	d50d      	bpl.n	8004254 <HAL_I2C_ER_IRQHandler+0x50>
 8004238:	f04f 0c0a 	mov.w	ip, #10
 800423c:	2502      	movs	r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800423e:	f46f 7400 	mvn.w	r4, #512	@ 0x200
 8004242:	6154      	str	r4, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004244:	055c      	lsls	r4, r3, #21
 8004246:	d40c      	bmi.n	8004262 <HAL_I2C_ER_IRQHandler+0x5e>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004248:	0519      	lsls	r1, r3, #20
 800424a:	d425      	bmi.n	8004298 <HAL_I2C_ER_IRQHandler+0x94>
 800424c:	46ac      	mov	ip, r5
 800424e:	e026      	b.n	800429e <HAL_I2C_ER_IRQHandler+0x9a>
  if (error != HAL_I2C_ERROR_NONE)
 8004250:	2d00      	cmp	r5, #0
 8004252:	d1fb      	bne.n	800424c <HAL_I2C_ER_IRQHandler+0x48>
}
 8004254:	b002      	add	sp, #8
 8004256:	bd70      	pop	{r4, r5, r6, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004258:	f413 6c80 	ands.w	ip, r3, #1024	@ 0x400
 800425c:	d02f      	beq.n	80042be <HAL_I2C_ER_IRQHandler+0xba>
 800425e:	05e4      	lsls	r4, r4, #23
 8004260:	d5f8      	bpl.n	8004254 <HAL_I2C_ER_IRQHandler+0x50>
    tmp2 = hi2c->XferCount;
 8004262:	f403 6400 	and.w	r4, r3, #2048	@ 0x800
 8004266:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
    tmp3 = hi2c->State;
 8004268:	f890 c03d 	ldrb.w	ip, [r0, #61]	@ 0x3d
    tmp4 = hi2c->PreviousState;
 800426c:	6b06      	ldr	r6, [r0, #48]	@ 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800426e:	2920      	cmp	r1, #32
    tmp2 = hi2c->XferCount;
 8004270:	b29b      	uxth	r3, r3
    tmp3 = hi2c->State;
 8004272:	fa5f fc8c 	uxtb.w	ip, ip
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004276:	d029      	beq.n	80042cc <HAL_I2C_ER_IRQHandler+0xc8>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004278:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800427c:	2910      	cmp	r1, #16
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800427e:	6153      	str	r3, [r2, #20]
      error |= HAL_I2C_ERROR_AF;
 8004280:	f045 0c04 	orr.w	ip, r5, #4
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004284:	d001      	beq.n	800428a <HAL_I2C_ER_IRQHandler+0x86>
 8004286:	2940      	cmp	r1, #64	@ 0x40
 8004288:	d126      	bne.n	80042d8 <HAL_I2C_ER_IRQHandler+0xd4>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428a:	6813      	ldr	r3, [r2, #0]
 800428c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004290:	6013      	str	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004292:	b124      	cbz	r4, 800429e <HAL_I2C_ER_IRQHandler+0x9a>
    error |= HAL_I2C_ERROR_OVR;
 8004294:	f045 0c0c 	orr.w	ip, r5, #12
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004298:	f46f 6300 	mvn.w	r3, #2048	@ 0x800
 800429c:	6153      	str	r3, [r2, #20]
    hi2c->ErrorCode |= error;
 800429e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80042a0:	ea43 030c 	orr.w	r3, r3, ip
 80042a4:	6403      	str	r3, [r0, #64]	@ 0x40
}
 80042a6:	b002      	add	sp, #8
 80042a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 80042ac:	f7ff ba14 	b.w	80036d8 <I2C_ITError>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80042b0:	055e      	lsls	r6, r3, #21
 80042b2:	d414      	bmi.n	80042de <HAL_I2C_ER_IRQHandler+0xda>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80042b4:	051d      	lsls	r5, r3, #20
    error |= HAL_I2C_ERROR_BERR;
 80042b6:	f04f 0c01 	mov.w	ip, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80042ba:	d404      	bmi.n	80042c6 <HAL_I2C_ER_IRQHandler+0xc2>
 80042bc:	e7ef      	b.n	800429e <HAL_I2C_ER_IRQHandler+0x9a>
 80042be:	051b      	lsls	r3, r3, #20
 80042c0:	d5c8      	bpl.n	8004254 <HAL_I2C_ER_IRQHandler+0x50>
 80042c2:	05e3      	lsls	r3, r4, #23
 80042c4:	d5c6      	bpl.n	8004254 <HAL_I2C_ER_IRQHandler+0x50>
    error |= HAL_I2C_ERROR_OVR;
 80042c6:	f04c 0c08 	orr.w	ip, ip, #8
 80042ca:	e7e5      	b.n	8004298 <HAL_I2C_ER_IRQHandler+0x94>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80042cc:	b14b      	cbz	r3, 80042e2 <HAL_I2C_ER_IRQHandler+0xde>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ce:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 80042d2:	6153      	str	r3, [r2, #20]
      error |= HAL_I2C_ERROR_AF;
 80042d4:	f045 0c04 	orr.w	ip, r5, #4
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80042d8:	2c00      	cmp	r4, #0
 80042da:	d0e0      	beq.n	800429e <HAL_I2C_ER_IRQHandler+0x9a>
 80042dc:	e7f3      	b.n	80042c6 <HAL_I2C_ER_IRQHandler+0xc2>
    error |= HAL_I2C_ERROR_BERR;
 80042de:	2501      	movs	r5, #1
 80042e0:	e7bf      	b.n	8004262 <HAL_I2C_ER_IRQHandler+0x5e>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80042e2:	f00c 03f7 	and.w	r3, ip, #247	@ 0xf7
 80042e6:	2b21      	cmp	r3, #33	@ 0x21
 80042e8:	d00c      	beq.n	8004304 <HAL_I2C_ER_IRQHandler+0x100>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80042ea:	f1bc 0f28 	cmp.w	ip, #40	@ 0x28
 80042ee:	d1ee      	bne.n	80042ce <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80042f0:	2e21      	cmp	r6, #33	@ 0x21
 80042f2:	d007      	beq.n	8004304 <HAL_I2C_ER_IRQHandler+0x100>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042f4:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 80042f8:	6153      	str	r3, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80042fa:	2c00      	cmp	r4, #0
 80042fc:	d1ca      	bne.n	8004294 <HAL_I2C_ER_IRQHandler+0x90>
      error |= HAL_I2C_ERROR_AF;
 80042fe:	f045 0c04 	orr.w	ip, r5, #4
 8004302:	e7cc      	b.n	800429e <HAL_I2C_ER_IRQHandler+0x9a>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004304:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004308:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800430a:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800430c:	b2db      	uxtb	r3, r3
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800430e:	d00c      	beq.n	800432a <HAL_I2C_ER_IRQHandler+0x126>
 8004310:	2920      	cmp	r1, #32
 8004312:	d00a      	beq.n	800432a <HAL_I2C_ER_IRQHandler+0x126>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004314:	2b21      	cmp	r3, #33	@ 0x21
 8004316:	d023      	beq.n	8004360 <HAL_I2C_ER_IRQHandler+0x15c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004318:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 800431c:	6153      	str	r3, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800431e:	2c00      	cmp	r4, #0
 8004320:	d096      	beq.n	8004250 <HAL_I2C_ER_IRQHandler+0x4c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004322:	6802      	ldr	r2, [r0, #0]
    error |= HAL_I2C_ERROR_OVR;
 8004324:	f045 0c08 	orr.w	ip, r5, #8
 8004328:	e7b6      	b.n	8004298 <HAL_I2C_ER_IRQHandler+0x94>
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800432a:	2b28      	cmp	r3, #40	@ 0x28
 800432c:	d1f2      	bne.n	8004314 <HAL_I2C_ER_IRQHandler+0x110>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800432e:	4b1b      	ldr	r3, [pc, #108]	@ (800439c <HAL_I2C_ER_IRQHandler+0x198>)
 8004330:	62c3      	str	r3, [r0, #44]	@ 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004332:	6853      	ldr	r3, [r2, #4]
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004334:	9001      	str	r0, [sp, #4]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004336:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800433a:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800433c:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004340:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004342:	6813      	ldr	r3, [r2, #0]
 8004344:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004348:	6013      	str	r3, [r2, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 800434a:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 800434c:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 800434e:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004350:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004354:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004358:	f7ff f8d6 	bl	8003508 <HAL_I2C_ListenCpltCallback>
 800435c:	9801      	ldr	r0, [sp, #4]
 800435e:	e7de      	b.n	800431e <HAL_I2C_ER_IRQHandler+0x11a>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004360:	490e      	ldr	r1, [pc, #56]	@ (800439c <HAL_I2C_ER_IRQHandler+0x198>)
 8004362:	62c1      	str	r1, [r0, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004364:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004366:	2100      	movs	r1, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8004368:	2320      	movs	r3, #32
 800436a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800436e:	f880 103e 	strb.w	r1, [r0, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004372:	6853      	ldr	r3, [r2, #4]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004374:	9001      	str	r0, [sp, #4]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004376:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800437a:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800437c:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004380:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004382:	6813      	ldr	r3, [r2, #0]
 8004384:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004388:	6013      	str	r3, [r2, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800438a:	6953      	ldr	r3, [r2, #20]
 800438c:	061e      	lsls	r6, r3, #24
    hi2c->Instance->DR = 0x00U;
 800438e:	bf48      	it	mi
 8004390:	6111      	strmi	r1, [r2, #16]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004392:	f7ff f8b3 	bl	80034fc <HAL_I2C_SlaveTxCpltCallback>
 8004396:	9801      	ldr	r0, [sp, #4]
 8004398:	e7c1      	b.n	800431e <HAL_I2C_ER_IRQHandler+0x11a>
 800439a:	bf00      	nop
 800439c:	ffff0000 	.word	0xffff0000

080043a0 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043a0:	2800      	cmp	r0, #0
 80043a2:	f000 81d8 	beq.w	8004756 <HAL_RCC_OscConfig+0x3b6>
{
 80043a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043aa:	6803      	ldr	r3, [r0, #0]
 80043ac:	07dd      	lsls	r5, r3, #31
{
 80043ae:	b082      	sub	sp, #8
 80043b0:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043b2:	d52f      	bpl.n	8004414 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043b4:	499d      	ldr	r1, [pc, #628]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 80043b6:	688a      	ldr	r2, [r1, #8]
 80043b8:	f002 020c 	and.w	r2, r2, #12
 80043bc:	2a04      	cmp	r2, #4
 80043be:	f000 80ec 	beq.w	800459a <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043c2:	688a      	ldr	r2, [r1, #8]
 80043c4:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043c8:	2a08      	cmp	r2, #8
 80043ca:	f000 80e2 	beq.w	8004592 <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ce:	6863      	ldr	r3, [r4, #4]
 80043d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043d4:	f000 80eb 	beq.w	80045ae <HAL_RCC_OscConfig+0x20e>
 80043d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043dc:	f000 8173 	beq.w	80046c6 <HAL_RCC_OscConfig+0x326>
 80043e0:	4d92      	ldr	r5, [pc, #584]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 80043e2:	682a      	ldr	r2, [r5, #0]
 80043e4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80043e8:	602a      	str	r2, [r5, #0]
 80043ea:	682a      	ldr	r2, [r5, #0]
 80043ec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043f0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f040 80e0 	bne.w	80045b8 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f8:	f7fd fea2 	bl	8002140 <HAL_GetTick>
 80043fc:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043fe:	e005      	b.n	800440c <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004400:	f7fd fe9e 	bl	8002140 <HAL_GetTick>
 8004404:	1b80      	subs	r0, r0, r6
 8004406:	2864      	cmp	r0, #100	@ 0x64
 8004408:	f200 8100 	bhi.w	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800440c:	682b      	ldr	r3, [r5, #0]
 800440e:	039f      	lsls	r7, r3, #14
 8004410:	d4f6      	bmi.n	8004400 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	079d      	lsls	r5, r3, #30
 8004416:	d528      	bpl.n	800446a <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004418:	4a84      	ldr	r2, [pc, #528]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 800441a:	6891      	ldr	r1, [r2, #8]
 800441c:	f011 0f0c 	tst.w	r1, #12
 8004420:	f000 809b 	beq.w	800455a <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004424:	6891      	ldr	r1, [r2, #8]
 8004426:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800442a:	2908      	cmp	r1, #8
 800442c:	f000 8091 	beq.w	8004552 <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004430:	68e3      	ldr	r3, [r4, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 810c 	beq.w	8004650 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004438:	4b7d      	ldr	r3, [pc, #500]	@ (8004630 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443a:	4e7c      	ldr	r6, [pc, #496]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 800443c:	2201      	movs	r2, #1
 800443e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004440:	f7fd fe7e 	bl	8002140 <HAL_GetTick>
 8004444:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004446:	e005      	b.n	8004454 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004448:	f7fd fe7a 	bl	8002140 <HAL_GetTick>
 800444c:	1b40      	subs	r0, r0, r5
 800444e:	2802      	cmp	r0, #2
 8004450:	f200 80dc 	bhi.w	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004454:	6833      	ldr	r3, [r6, #0]
 8004456:	079f      	lsls	r7, r3, #30
 8004458:	d5f6      	bpl.n	8004448 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445a:	6833      	ldr	r3, [r6, #0]
 800445c:	6922      	ldr	r2, [r4, #16]
 800445e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004462:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004466:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004468:	6823      	ldr	r3, [r4, #0]
 800446a:	071a      	lsls	r2, r3, #28
 800446c:	d45c      	bmi.n	8004528 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800446e:	075d      	lsls	r5, r3, #29
 8004470:	d53a      	bpl.n	80044e8 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004472:	4a6e      	ldr	r2, [pc, #440]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 8004474:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004476:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 800447a:	f040 8088 	bne.w	800458e <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800447e:	9301      	str	r3, [sp, #4]
 8004480:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004486:	6413      	str	r3, [r2, #64]	@ 0x40
 8004488:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800448a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800448e:	9301      	str	r3, [sp, #4]
 8004490:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004492:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004494:	4e67      	ldr	r6, [pc, #412]	@ (8004634 <HAL_RCC_OscConfig+0x294>)
 8004496:	6833      	ldr	r3, [r6, #0]
 8004498:	05d8      	lsls	r0, r3, #23
 800449a:	f140 80a7 	bpl.w	80045ec <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800449e:	68a3      	ldr	r3, [r4, #8]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	f000 80b7 	beq.w	8004614 <HAL_RCC_OscConfig+0x274>
 80044a6:	2b05      	cmp	r3, #5
 80044a8:	f000 811d 	beq.w	80046e6 <HAL_RCC_OscConfig+0x346>
 80044ac:	4e5f      	ldr	r6, [pc, #380]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 80044ae:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80044b0:	f022 0201 	bic.w	r2, r2, #1
 80044b4:	6732      	str	r2, [r6, #112]	@ 0x70
 80044b6:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80044b8:	f022 0204 	bic.w	r2, r2, #4
 80044bc:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f040 80ad 	bne.w	800461e <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c4:	f7fd fe3c 	bl	8002140 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c8:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80044cc:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ce:	e005      	b.n	80044dc <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d0:	f7fd fe36 	bl	8002140 <HAL_GetTick>
 80044d4:	1bc0      	subs	r0, r0, r7
 80044d6:	4540      	cmp	r0, r8
 80044d8:	f200 8098 	bhi.w	800460c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044dc:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80044de:	079b      	lsls	r3, r3, #30
 80044e0:	d4f6      	bmi.n	80044d0 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044e2:	2d00      	cmp	r5, #0
 80044e4:	f040 80f9 	bne.w	80046da <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044e8:	69a3      	ldr	r3, [r4, #24]
 80044ea:	b1cb      	cbz	r3, 8004520 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044ec:	4d4f      	ldr	r5, [pc, #316]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 80044ee:	68aa      	ldr	r2, [r5, #8]
 80044f0:	f002 020c 	and.w	r2, r2, #12
 80044f4:	2a08      	cmp	r2, #8
 80044f6:	f000 80bc 	beq.w	8004672 <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044fa:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044fc:	4b4c      	ldr	r3, [pc, #304]	@ (8004630 <HAL_RCC_OscConfig+0x290>)
 80044fe:	f04f 0200 	mov.w	r2, #0
 8004502:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004504:	f000 80f9 	beq.w	80046fa <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004508:	f7fd fe1a 	bl	8002140 <HAL_GetTick>
 800450c:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450e:	e004      	b.n	800451a <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004510:	f7fd fe16 	bl	8002140 <HAL_GetTick>
 8004514:	1b00      	subs	r0, r0, r4
 8004516:	2802      	cmp	r0, #2
 8004518:	d878      	bhi.n	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800451a:	682b      	ldr	r3, [r5, #0]
 800451c:	019b      	lsls	r3, r3, #6
 800451e:	d4f7      	bmi.n	8004510 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004520:	2000      	movs	r0, #0
}
 8004522:	b002      	add	sp, #8
 8004524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004528:	6963      	ldr	r3, [r4, #20]
 800452a:	b1fb      	cbz	r3, 800456c <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 800452c:	4b40      	ldr	r3, [pc, #256]	@ (8004630 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800452e:	4e3f      	ldr	r6, [pc, #252]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8004530:	2201      	movs	r2, #1
 8004532:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004536:	f7fd fe03 	bl	8002140 <HAL_GetTick>
 800453a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800453c:	e004      	b.n	8004548 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800453e:	f7fd fdff 	bl	8002140 <HAL_GetTick>
 8004542:	1b40      	subs	r0, r0, r5
 8004544:	2802      	cmp	r0, #2
 8004546:	d861      	bhi.n	800460c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004548:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800454a:	079b      	lsls	r3, r3, #30
 800454c:	d5f7      	bpl.n	800453e <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	e78d      	b.n	800446e <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004552:	6852      	ldr	r2, [r2, #4]
 8004554:	0251      	lsls	r1, r2, #9
 8004556:	f53f af6b 	bmi.w	8004430 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800455a:	4a34      	ldr	r2, [pc, #208]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 800455c:	6812      	ldr	r2, [r2, #0]
 800455e:	0792      	lsls	r2, r2, #30
 8004560:	d538      	bpl.n	80045d4 <HAL_RCC_OscConfig+0x234>
 8004562:	68e2      	ldr	r2, [r4, #12]
 8004564:	2a01      	cmp	r2, #1
 8004566:	d035      	beq.n	80045d4 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8004568:	2001      	movs	r0, #1
 800456a:	e7da      	b.n	8004522 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 800456c:	4a30      	ldr	r2, [pc, #192]	@ (8004630 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800456e:	4e2f      	ldr	r6, [pc, #188]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8004570:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004574:	f7fd fde4 	bl	8002140 <HAL_GetTick>
 8004578:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800457a:	e004      	b.n	8004586 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800457c:	f7fd fde0 	bl	8002140 <HAL_GetTick>
 8004580:	1b40      	subs	r0, r0, r5
 8004582:	2802      	cmp	r0, #2
 8004584:	d842      	bhi.n	800460c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004586:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8004588:	079f      	lsls	r7, r3, #30
 800458a:	d4f7      	bmi.n	800457c <HAL_RCC_OscConfig+0x1dc>
 800458c:	e7df      	b.n	800454e <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 800458e:	2500      	movs	r5, #0
 8004590:	e780      	b.n	8004494 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004592:	684a      	ldr	r2, [r1, #4]
 8004594:	0251      	lsls	r1, r2, #9
 8004596:	f57f af1a 	bpl.w	80043ce <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800459a:	4a24      	ldr	r2, [pc, #144]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 800459c:	6812      	ldr	r2, [r2, #0]
 800459e:	0392      	lsls	r2, r2, #14
 80045a0:	f57f af38 	bpl.w	8004414 <HAL_RCC_OscConfig+0x74>
 80045a4:	6862      	ldr	r2, [r4, #4]
 80045a6:	2a00      	cmp	r2, #0
 80045a8:	f47f af34 	bne.w	8004414 <HAL_RCC_OscConfig+0x74>
 80045ac:	e7dc      	b.n	8004568 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ae:	4a1f      	ldr	r2, [pc, #124]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 80045b0:	6813      	ldr	r3, [r2, #0]
 80045b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045b6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80045b8:	f7fd fdc2 	bl	8002140 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045bc:	4e1b      	ldr	r6, [pc, #108]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80045be:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045c0:	e004      	b.n	80045cc <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045c2:	f7fd fdbd 	bl	8002140 <HAL_GetTick>
 80045c6:	1b40      	subs	r0, r0, r5
 80045c8:	2864      	cmp	r0, #100	@ 0x64
 80045ca:	d81f      	bhi.n	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045cc:	6833      	ldr	r3, [r6, #0]
 80045ce:	039b      	lsls	r3, r3, #14
 80045d0:	d5f7      	bpl.n	80045c2 <HAL_RCC_OscConfig+0x222>
 80045d2:	e71e      	b.n	8004412 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d4:	4915      	ldr	r1, [pc, #84]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 80045d6:	6920      	ldr	r0, [r4, #16]
 80045d8:	680a      	ldr	r2, [r1, #0]
 80045da:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80045de:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80045e2:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045e4:	071a      	lsls	r2, r3, #28
 80045e6:	f57f af42 	bpl.w	800446e <HAL_RCC_OscConfig+0xce>
 80045ea:	e79d      	b.n	8004528 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045ec:	6833      	ldr	r3, [r6, #0]
 80045ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80045f4:	f7fd fda4 	bl	8002140 <HAL_GetTick>
 80045f8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045fa:	6833      	ldr	r3, [r6, #0]
 80045fc:	05d9      	lsls	r1, r3, #23
 80045fe:	f53f af4e 	bmi.w	800449e <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004602:	f7fd fd9d 	bl	8002140 <HAL_GetTick>
 8004606:	1bc0      	subs	r0, r0, r7
 8004608:	2802      	cmp	r0, #2
 800460a:	d9f6      	bls.n	80045fa <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 800460c:	2003      	movs	r0, #3
}
 800460e:	b002      	add	sp, #8
 8004610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004614:	4a05      	ldr	r2, [pc, #20]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
 8004616:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004618:	f043 0301 	orr.w	r3, r3, #1
 800461c:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800461e:	f7fd fd8f 	bl	8002140 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004622:	4f02      	ldr	r7, [pc, #8]	@ (800462c <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8004624:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004626:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462a:	e00a      	b.n	8004642 <HAL_RCC_OscConfig+0x2a2>
 800462c:	40023800 	.word	0x40023800
 8004630:	42470000 	.word	0x42470000
 8004634:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004638:	f7fd fd82 	bl	8002140 <HAL_GetTick>
 800463c:	1b80      	subs	r0, r0, r6
 800463e:	4540      	cmp	r0, r8
 8004640:	d8e4      	bhi.n	800460c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004642:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004644:	079a      	lsls	r2, r3, #30
 8004646:	d5f7      	bpl.n	8004638 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8004648:	2d00      	cmp	r5, #0
 800464a:	f43f af4d 	beq.w	80044e8 <HAL_RCC_OscConfig+0x148>
 800464e:	e044      	b.n	80046da <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8004650:	4a42      	ldr	r2, [pc, #264]	@ (800475c <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004652:	4e43      	ldr	r6, [pc, #268]	@ (8004760 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8004654:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004656:	f7fd fd73 	bl	8002140 <HAL_GetTick>
 800465a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800465c:	e004      	b.n	8004668 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800465e:	f7fd fd6f 	bl	8002140 <HAL_GetTick>
 8004662:	1b40      	subs	r0, r0, r5
 8004664:	2802      	cmp	r0, #2
 8004666:	d8d1      	bhi.n	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004668:	6833      	ldr	r3, [r6, #0]
 800466a:	0799      	lsls	r1, r3, #30
 800466c:	d4f7      	bmi.n	800465e <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	e6fb      	b.n	800446a <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004672:	2b01      	cmp	r3, #1
 8004674:	f43f af78 	beq.w	8004568 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8004678:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800467a:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800467c:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004680:	4291      	cmp	r1, r2
 8004682:	f47f af71 	bne.w	8004568 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004686:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004688:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800468c:	4291      	cmp	r1, r2
 800468e:	f47f af6b 	bne.w	8004568 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004692:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004694:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8004698:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800469a:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800469e:	f47f af63 	bne.w	8004568 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046a2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80046a4:	0852      	lsrs	r2, r2, #1
 80046a6:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80046aa:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046ac:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80046b0:	f47f af5a 	bne.w	8004568 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046b4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80046b6:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046ba:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80046be:	bf14      	ite	ne
 80046c0:	2001      	movne	r0, #1
 80046c2:	2000      	moveq	r0, #0
 80046c4:	e72d      	b.n	8004522 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046c6:	4b26      	ldr	r3, [pc, #152]	@ (8004760 <HAL_RCC_OscConfig+0x3c0>)
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80046d6:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046d8:	e76e      	b.n	80045b8 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 80046da:	4a21      	ldr	r2, [pc, #132]	@ (8004760 <HAL_RCC_OscConfig+0x3c0>)
 80046dc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80046de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80046e4:	e700      	b.n	80044e8 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004760 <HAL_RCC_OscConfig+0x3c0>)
 80046e8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80046ea:	f042 0204 	orr.w	r2, r2, #4
 80046ee:	671a      	str	r2, [r3, #112]	@ 0x70
 80046f0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046f8:	e791      	b.n	800461e <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 80046fa:	f7fd fd21 	bl	8002140 <HAL_GetTick>
 80046fe:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004700:	e005      	b.n	800470e <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004702:	f7fd fd1d 	bl	8002140 <HAL_GetTick>
 8004706:	1b80      	subs	r0, r0, r6
 8004708:	2802      	cmp	r0, #2
 800470a:	f63f af7f 	bhi.w	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470e:	682b      	ldr	r3, [r5, #0]
 8004710:	0199      	lsls	r1, r3, #6
 8004712:	d4f6      	bmi.n	8004702 <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004714:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004718:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800471a:	430b      	orrs	r3, r1
 800471c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004720:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8004724:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004726:	490d      	ldr	r1, [pc, #52]	@ (800475c <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004728:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800472c:	3a01      	subs	r2, #1
 800472e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004732:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004734:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004736:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004738:	f7fd fd02 	bl	8002140 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800473c:	4d08      	ldr	r5, [pc, #32]	@ (8004760 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 800473e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004740:	e005      	b.n	800474e <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004742:	f7fd fcfd 	bl	8002140 <HAL_GetTick>
 8004746:	1b00      	subs	r0, r0, r4
 8004748:	2802      	cmp	r0, #2
 800474a:	f63f af5f 	bhi.w	800460c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474e:	682b      	ldr	r3, [r5, #0]
 8004750:	019a      	lsls	r2, r3, #6
 8004752:	d5f6      	bpl.n	8004742 <HAL_RCC_OscConfig+0x3a2>
 8004754:	e6e4      	b.n	8004520 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8004756:	2001      	movs	r0, #1
}
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	42470000 	.word	0x42470000
 8004760:	40023800 	.word	0x40023800

08004764 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004764:	4916      	ldr	r1, [pc, #88]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8004766:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004768:	688b      	ldr	r3, [r1, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b04      	cmp	r3, #4
 8004770:	d01b      	beq.n	80047aa <HAL_RCC_GetSysClockFreq+0x46>
 8004772:	2b08      	cmp	r3, #8
 8004774:	d001      	beq.n	800477a <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004776:	4813      	ldr	r0, [pc, #76]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004778:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800477a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800477c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800477e:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004780:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004784:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004788:	d111      	bne.n	80047ae <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800478a:	480e      	ldr	r0, [pc, #56]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x60>)
 800478c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004790:	fba1 0100 	umull	r0, r1, r1, r0
 8004794:	f7fc fa80 	bl	8000c98 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004798:	4b09      	ldr	r3, [pc, #36]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x5c>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80047a0:	3301      	adds	r3, #1
 80047a2:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80047a4:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80047a8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047aa:	4807      	ldr	r0, [pc, #28]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0x64>)
}
 80047ac:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ae:	4806      	ldr	r0, [pc, #24]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0x64>)
 80047b0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80047b4:	2300      	movs	r3, #0
 80047b6:	fba1 0100 	umull	r0, r1, r1, r0
 80047ba:	f7fc fa6d 	bl	8000c98 <__aeabi_uldivmod>
 80047be:	e7eb      	b.n	8004798 <HAL_RCC_GetSysClockFreq+0x34>
 80047c0:	40023800 	.word	0x40023800
 80047c4:	00f42400 	.word	0x00f42400
 80047c8:	017d7840 	.word	0x017d7840

080047cc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80047cc:	2800      	cmp	r0, #0
 80047ce:	f000 8087 	beq.w	80048e0 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047d2:	4a48      	ldr	r2, [pc, #288]	@ (80048f4 <HAL_RCC_ClockConfig+0x128>)
 80047d4:	6813      	ldr	r3, [r2, #0]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	428b      	cmp	r3, r1
{
 80047dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047e0:	460d      	mov	r5, r1
 80047e2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047e4:	d209      	bcs.n	80047fa <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047e6:	b2cb      	uxtb	r3, r1
 80047e8:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ea:	6813      	ldr	r3, [r2, #0]
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	428b      	cmp	r3, r1
 80047f2:	d002      	beq.n	80047fa <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80047f4:	2001      	movs	r0, #1
}
 80047f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	0798      	lsls	r0, r3, #30
 80047fe:	d514      	bpl.n	800482a <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004800:	0759      	lsls	r1, r3, #29
 8004802:	d504      	bpl.n	800480e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004804:	493c      	ldr	r1, [pc, #240]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 8004806:	688a      	ldr	r2, [r1, #8]
 8004808:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 800480c:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480e:	071a      	lsls	r2, r3, #28
 8004810:	d504      	bpl.n	800481c <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004812:	4939      	ldr	r1, [pc, #228]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 8004814:	688a      	ldr	r2, [r1, #8]
 8004816:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 800481a:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800481c:	4936      	ldr	r1, [pc, #216]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 800481e:	68a0      	ldr	r0, [r4, #8]
 8004820:	688a      	ldr	r2, [r1, #8]
 8004822:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004826:	4302      	orrs	r2, r0
 8004828:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800482a:	07df      	lsls	r7, r3, #31
 800482c:	d521      	bpl.n	8004872 <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800482e:	6862      	ldr	r2, [r4, #4]
 8004830:	2a01      	cmp	r2, #1
 8004832:	d057      	beq.n	80048e4 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004834:	1e93      	subs	r3, r2, #2
 8004836:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004838:	4b2f      	ldr	r3, [pc, #188]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 800483a:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800483c:	d94d      	bls.n	80048da <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800483e:	0799      	lsls	r1, r3, #30
 8004840:	d5d8      	bpl.n	80047f4 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004842:	4e2d      	ldr	r6, [pc, #180]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 8004844:	68b3      	ldr	r3, [r6, #8]
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	4313      	orrs	r3, r2
 800484c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800484e:	f7fd fc77 	bl	8002140 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004852:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8004856:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004858:	e004      	b.n	8004864 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800485a:	f7fd fc71 	bl	8002140 <HAL_GetTick>
 800485e:	1bc0      	subs	r0, r0, r7
 8004860:	4540      	cmp	r0, r8
 8004862:	d844      	bhi.n	80048ee <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004864:	68b3      	ldr	r3, [r6, #8]
 8004866:	6862      	ldr	r2, [r4, #4]
 8004868:	f003 030c 	and.w	r3, r3, #12
 800486c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004870:	d1f3      	bne.n	800485a <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004872:	4a20      	ldr	r2, [pc, #128]	@ (80048f4 <HAL_RCC_ClockConfig+0x128>)
 8004874:	6813      	ldr	r3, [r2, #0]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	42ab      	cmp	r3, r5
 800487c:	d906      	bls.n	800488c <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487e:	b2eb      	uxtb	r3, r5
 8004880:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004882:	6813      	ldr	r3, [r2, #0]
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	42ab      	cmp	r3, r5
 800488a:	d1b3      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	075a      	lsls	r2, r3, #29
 8004890:	d506      	bpl.n	80048a0 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004892:	4919      	ldr	r1, [pc, #100]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 8004894:	68e0      	ldr	r0, [r4, #12]
 8004896:	688a      	ldr	r2, [r1, #8]
 8004898:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 800489c:	4302      	orrs	r2, r0
 800489e:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a0:	071b      	lsls	r3, r3, #28
 80048a2:	d507      	bpl.n	80048b4 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048a4:	4a14      	ldr	r2, [pc, #80]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 80048a6:	6921      	ldr	r1, [r4, #16]
 80048a8:	6893      	ldr	r3, [r2, #8]
 80048aa:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80048ae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80048b2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048b4:	f7ff ff56 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 80048b8:	4a0f      	ldr	r2, [pc, #60]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 80048ba:	4c10      	ldr	r4, [pc, #64]	@ (80048fc <HAL_RCC_ClockConfig+0x130>)
 80048bc:	6892      	ldr	r2, [r2, #8]
 80048be:	4910      	ldr	r1, [pc, #64]	@ (8004900 <HAL_RCC_ClockConfig+0x134>)
 80048c0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80048c4:	4603      	mov	r3, r0
 80048c6:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 80048c8:	480e      	ldr	r0, [pc, #56]	@ (8004904 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048ca:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 80048cc:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048ce:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 80048d0:	f7fd f918 	bl	8001b04 <HAL_InitTick>
  return HAL_OK;
 80048d4:	2000      	movs	r0, #0
}
 80048d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048da:	0198      	lsls	r0, r3, #6
 80048dc:	d4b1      	bmi.n	8004842 <HAL_RCC_ClockConfig+0x76>
 80048de:	e789      	b.n	80047f4 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80048e0:	2001      	movs	r0, #1
}
 80048e2:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e4:	4b04      	ldr	r3, [pc, #16]	@ (80048f8 <HAL_RCC_ClockConfig+0x12c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	039e      	lsls	r6, r3, #14
 80048ea:	d4aa      	bmi.n	8004842 <HAL_RCC_ClockConfig+0x76>
 80048ec:	e782      	b.n	80047f4 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80048ee:	2003      	movs	r0, #3
 80048f0:	e781      	b.n	80047f6 <HAL_RCC_ClockConfig+0x2a>
 80048f2:	bf00      	nop
 80048f4:	40023c00 	.word	0x40023c00
 80048f8:	40023800 	.word	0x40023800
 80048fc:	0800d140 	.word	0x0800d140
 8004900:	20000000 	.word	0x20000000
 8004904:	20000008 	.word	0x20000008

08004908 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004908:	4b04      	ldr	r3, [pc, #16]	@ (800491c <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800490a:	4905      	ldr	r1, [pc, #20]	@ (8004920 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	4a05      	ldr	r2, [pc, #20]	@ (8004924 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004910:	6808      	ldr	r0, [r1, #0]
 8004912:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004916:	5cd3      	ldrb	r3, [r2, r3]
}
 8004918:	40d8      	lsrs	r0, r3
 800491a:	4770      	bx	lr
 800491c:	40023800 	.word	0x40023800
 8004920:	20000000 	.word	0x20000000
 8004924:	0800d138 	.word	0x0800d138

08004928 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004928:	4b04      	ldr	r3, [pc, #16]	@ (800493c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800492a:	4905      	ldr	r1, [pc, #20]	@ (8004940 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	4a05      	ldr	r2, [pc, #20]	@ (8004944 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004930:	6808      	ldr	r0, [r1, #0]
 8004932:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004936:	5cd3      	ldrb	r3, [r2, r3]
}
 8004938:	40d8      	lsrs	r0, r3
 800493a:	4770      	bx	lr
 800493c:	40023800 	.word	0x40023800
 8004940:	20000000 	.word	0x20000000
 8004944:	0800d138 	.word	0x0800d138

08004948 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004948:	4b0e      	ldr	r3, [pc, #56]	@ (8004984 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800494a:	220f      	movs	r2, #15
{
 800494c:	b410      	push	{r4}
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800494e:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004950:	689a      	ldr	r2, [r3, #8]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004952:	4c0d      	ldr	r4, [pc, #52]	@ (8004988 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004954:	f002 0203 	and.w	r2, r2, #3
 8004958:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8004960:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8004968:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004972:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004974:	6823      	ldr	r3, [r4, #0]
}
 8004976:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	600b      	str	r3, [r1, #0]
}
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40023800 	.word	0x40023800
 8004988:	40023c00 	.word	0x40023c00

0800498c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800498c:	2800      	cmp	r0, #0
 800498e:	d071      	beq.n	8004a74 <HAL_TIM_Base_Init+0xe8>
{
 8004990:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004992:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004996:	4604      	mov	r4, r0
 8004998:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800499c:	2b00      	cmp	r3, #0
 800499e:	d054      	beq.n	8004a4a <HAL_TIM_Base_Init+0xbe>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a0:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049a2:	4e35      	ldr	r6, [pc, #212]	@ (8004a78 <HAL_TIM_Base_Init+0xec>)
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049a4:	69a1      	ldr	r1, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049a6:	68e5      	ldr	r5, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049a8:	6860      	ldr	r0, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 80049aa:	2302      	movs	r3, #2
 80049ac:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b0:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80049b2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b4:	d04e      	beq.n	8004a54 <HAL_TIM_Base_Init+0xc8>
 80049b6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80049ba:	d01c      	beq.n	80049f6 <HAL_TIM_Base_Init+0x6a>
 80049bc:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 80049c0:	42b2      	cmp	r2, r6
 80049c2:	d018      	beq.n	80049f6 <HAL_TIM_Base_Init+0x6a>
 80049c4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80049c8:	42b2      	cmp	r2, r6
 80049ca:	d014      	beq.n	80049f6 <HAL_TIM_Base_Init+0x6a>
 80049cc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80049d0:	42b2      	cmp	r2, r6
 80049d2:	d010      	beq.n	80049f6 <HAL_TIM_Base_Init+0x6a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049d4:	4e29      	ldr	r6, [pc, #164]	@ (8004a7c <HAL_TIM_Base_Init+0xf0>)
 80049d6:	42b2      	cmp	r2, r6
 80049d8:	d011      	beq.n	80049fe <HAL_TIM_Base_Init+0x72>
 80049da:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80049de:	42b2      	cmp	r2, r6
 80049e0:	d00d      	beq.n	80049fe <HAL_TIM_Base_Init+0x72>
 80049e2:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80049e6:	42b2      	cmp	r2, r6
 80049e8:	d009      	beq.n	80049fe <HAL_TIM_Base_Init+0x72>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ee:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f0:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 80049f2:	6290      	str	r0, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049f4:	e00c      	b.n	8004a10 <HAL_TIM_Base_Init+0x84>
    tmpcr1 |= Structure->CounterMode;
 80049f6:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80049fc:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049fe:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a00:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a06:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a0c:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 8004a0e:	6290      	str	r0, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a10:	6810      	ldr	r0, [r2, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a12:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a14:	f040 0004 	orr.w	r0, r0, #4
 8004a18:	6010      	str	r0, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8004a1a:	6153      	str	r3, [r2, #20]

  TIMx->CR1 = tmpcr1;
 8004a1c:	6011      	str	r1, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a1e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a22:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004a26:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004a2a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004a2e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a32:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a3a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004a3e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004a42:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004a46:	2000      	movs	r0, #0
}
 8004a48:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8004a4a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004a4e:	f7fd f95b 	bl	8001d08 <HAL_TIM_Base_MspInit>
 8004a52:	e7a5      	b.n	80049a0 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8004a54:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004a5a:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a5c:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a5e:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  TIMx->PSC = Structure->Prescaler;
 8004a64:	6290      	str	r0, [r2, #40]	@ 0x28
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a66:	4333      	orrs	r3, r6
    TIMx->RCR = Structure->RepetitionCounter;
 8004a68:	6960      	ldr	r0, [r4, #20]
 8004a6a:	6310      	str	r0, [r2, #48]	@ 0x30
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a70:	4319      	orrs	r1, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8004a72:	e7cd      	b.n	8004a10 <HAL_TIM_Base_Init+0x84>
    return HAL_ERROR;
 8004a74:	2001      	movs	r0, #1
}
 8004a76:	4770      	bx	lr
 8004a78:	40010000 	.word	0x40010000
 8004a7c:	40014000 	.word	0x40014000

08004a80 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004a80:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d127      	bne.n	8004ad8 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a88:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a8a:	4914      	ldr	r1, [pc, #80]	@ (8004adc <HAL_TIM_Base_Start_IT+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	2202      	movs	r2, #2
 8004a8e:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a92:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a94:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a96:	f042 0201 	orr.w	r2, r2, #1
 8004a9a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a9c:	d011      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x42>
 8004a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa2:	d00e      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x42>
 8004aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8004ae0 <HAL_TIM_Base_Start_IT+0x60>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d00b      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x42>
 8004aaa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d007      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x42>
 8004ab2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d003      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x42>
 8004aba:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d104      	bne.n	8004acc <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac8:	2a06      	cmp	r2, #6
 8004aca:	d003      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	f042 0201 	orr.w	r2, r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	4770      	bx	lr
    return HAL_ERROR;
 8004ad8:	2001      	movs	r0, #1
}
 8004ada:	4770      	bx	lr
 8004adc:	40010000 	.word	0x40010000
 8004ae0:	40000400 	.word	0x40000400

08004ae4 <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop

08004ae8 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d071      	beq.n	8004bd0 <HAL_TIM_OC_Init+0xe8>
{
 8004aec:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004aee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004af2:	4604      	mov	r4, r0
 8004af4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d054      	beq.n	8004ba6 <HAL_TIM_OC_Init+0xbe>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004afc:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004afe:	4e35      	ldr	r6, [pc, #212]	@ (8004bd4 <HAL_TIM_OC_Init+0xec>)
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b00:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b02:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8004b04:	6860      	ldr	r0, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8004b06:	2302      	movs	r3, #2
 8004b08:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b0c:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8004b0e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b10:	d04e      	beq.n	8004bb0 <HAL_TIM_OC_Init+0xc8>
 8004b12:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004b16:	d01c      	beq.n	8004b52 <HAL_TIM_OC_Init+0x6a>
 8004b18:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8004b1c:	42b2      	cmp	r2, r6
 8004b1e:	d018      	beq.n	8004b52 <HAL_TIM_OC_Init+0x6a>
 8004b20:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004b24:	42b2      	cmp	r2, r6
 8004b26:	d014      	beq.n	8004b52 <HAL_TIM_OC_Init+0x6a>
 8004b28:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004b2c:	42b2      	cmp	r2, r6
 8004b2e:	d010      	beq.n	8004b52 <HAL_TIM_OC_Init+0x6a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b30:	4e29      	ldr	r6, [pc, #164]	@ (8004bd8 <HAL_TIM_OC_Init+0xf0>)
 8004b32:	42b2      	cmp	r2, r6
 8004b34:	d011      	beq.n	8004b5a <HAL_TIM_OC_Init+0x72>
 8004b36:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004b3a:	42b2      	cmp	r2, r6
 8004b3c:	d00d      	beq.n	8004b5a <HAL_TIM_OC_Init+0x72>
 8004b3e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004b42:	42b2      	cmp	r2, r6
 8004b44:	d009      	beq.n	8004b5a <HAL_TIM_OC_Init+0x72>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b4a:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b4c:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 8004b4e:	6290      	str	r0, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b50:	e00c      	b.n	8004b6c <HAL_TIM_OC_Init+0x84>
    tmpcr1 |= Structure->CounterMode;
 8004b52:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004b58:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b5a:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b5c:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b62:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b68:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 8004b6a:	6290      	str	r0, [r2, #40]	@ 0x28
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b6c:	6810      	ldr	r0, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8004b6e:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b70:	f040 0004 	orr.w	r0, r0, #4
 8004b74:	6010      	str	r0, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8004b76:	6153      	str	r3, [r2, #20]
  TIMx->CR1 = tmpcr1;
 8004b78:	6011      	str	r1, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b7a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004b82:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004b86:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004b8a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b96:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004b9a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004b9e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004ba2:	2000      	movs	r0, #0
}
 8004ba4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8004ba6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004baa:	f7ff ff9b 	bl	8004ae4 <HAL_TIM_OC_MspInit>
 8004bae:	e7a5      	b.n	8004afc <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8004bb0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004bb6:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb8:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bba:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  TIMx->PSC = Structure->Prescaler;
 8004bc0:	6290      	str	r0, [r2, #40]	@ 0x28
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bc2:	4333      	orrs	r3, r6
    TIMx->RCR = Structure->RepetitionCounter;
 8004bc4:	6960      	ldr	r0, [r4, #20]
 8004bc6:	6310      	str	r0, [r2, #48]	@ 0x30
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bcc:	4319      	orrs	r1, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8004bce:	e7cd      	b.n	8004b6c <HAL_TIM_OC_Init+0x84>
    return HAL_ERROR;
 8004bd0:	2001      	movs	r0, #1
}
 8004bd2:	4770      	bx	lr
 8004bd4:	40010000 	.word	0x40010000
 8004bd8:	40014000 	.word	0x40014000

08004bdc <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bdc:	bb91      	cbnz	r1, 8004c44 <HAL_TIM_OC_Start+0x68>
 8004bde:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d136      	bne.n	8004c54 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004be6:	2302      	movs	r3, #2
 8004be8:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bec:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bee:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bf2:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8004bf8:	ea20 0002 	bic.w	r0, r0, r2
 8004bfc:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bfe:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c00:	4922      	ldr	r1, [pc, #136]	@ (8004c8c <HAL_TIM_OC_Start+0xb0>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c02:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c04:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c06:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c08:	d02a      	beq.n	8004c60 <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0e:	d00e      	beq.n	8004c2e <HAL_TIM_OC_Start+0x52>
 8004c10:	4a1f      	ldr	r2, [pc, #124]	@ (8004c90 <HAL_TIM_OC_Start+0xb4>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d00b      	beq.n	8004c2e <HAL_TIM_OC_Start+0x52>
 8004c16:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d007      	beq.n	8004c2e <HAL_TIM_OC_Start+0x52>
 8004c1e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d003      	beq.n	8004c2e <HAL_TIM_OC_Start+0x52>
 8004c26:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d104      	bne.n	8004c38 <HAL_TIM_OC_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c2e:	689a      	ldr	r2, [r3, #8]
 8004c30:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c34:	2a06      	cmp	r2, #6
 8004c36:	d003      	beq.n	8004c40 <HAL_TIM_OC_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004c40:	2000      	movs	r0, #0
 8004c42:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c44:	2904      	cmp	r1, #4
 8004c46:	d010      	beq.n	8004c6a <HAL_TIM_OC_Start+0x8e>
 8004c48:	2908      	cmp	r1, #8
 8004c4a:	d016      	beq.n	8004c7a <HAL_TIM_OC_Start+0x9e>
 8004c4c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d001      	beq.n	8004c58 <HAL_TIM_OC_Start+0x7c>
    return HAL_ERROR;
 8004c54:	2001      	movs	r0, #1
}
 8004c56:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c58:	2302      	movs	r3, #2
 8004c5a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8004c5e:	e7c5      	b.n	8004bec <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 8004c60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c66:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c68:	e7e1      	b.n	8004c2e <HAL_TIM_OC_Start+0x52>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c6a:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d1f0      	bne.n	8004c54 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c72:	2302      	movs	r3, #2
 8004c74:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8004c78:	e7b8      	b.n	8004bec <HAL_TIM_OC_Start+0x10>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c7a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d1e8      	bne.n	8004c54 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c82:	2302      	movs	r3, #2
 8004c84:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8004c88:	e7b0      	b.n	8004bec <HAL_TIM_OC_Start+0x10>
 8004c8a:	bf00      	nop
 8004c8c:	40010000 	.word	0x40010000
 8004c90:	40000400 	.word	0x40000400

08004c94 <HAL_TIM_OC_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c94:	6803      	ldr	r3, [r0, #0]
{
 8004c96:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8004c98:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c9a:	f001 041f 	and.w	r4, r1, #31
 8004c9e:	f04f 0c01 	mov.w	ip, #1
 8004ca2:	fa0c fc04 	lsl.w	ip, ip, r4
  TIMx->CCER &= ~tmp;
 8004ca6:	ea22 020c 	bic.w	r2, r2, ip
 8004caa:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cac:	4a1e      	ldr	r2, [pc, #120]	@ (8004d28 <HAL_TIM_OC_Stop+0x94>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cae:	6a1c      	ldr	r4, [r3, #32]
 8004cb0:	621c      	str	r4, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d022      	beq.n	8004cfc <HAL_TIM_OC_Stop+0x68>
  __HAL_TIM_DISABLE(htim);
 8004cb6:	6a1c      	ldr	r4, [r3, #32]
 8004cb8:	f241 1211 	movw	r2, #4369	@ 0x1111
 8004cbc:	4214      	tst	r4, r2
 8004cbe:	d104      	bne.n	8004cca <HAL_TIM_OC_Stop+0x36>
 8004cc0:	6a1c      	ldr	r4, [r3, #32]
 8004cc2:	f240 4244 	movw	r2, #1092	@ 0x444
 8004cc6:	4214      	tst	r4, r2
 8004cc8:	d013      	beq.n	8004cf2 <HAL_TIM_OC_Stop+0x5e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004cca:	2301      	movs	r3, #1
 8004ccc:	b929      	cbnz	r1, 8004cda <HAL_TIM_OC_Stop+0x46>
 8004cce:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
}
 8004cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cd6:	2000      	movs	r0, #0
 8004cd8:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004cda:	2904      	cmp	r1, #4
 8004cdc:	d01d      	beq.n	8004d1a <HAL_TIM_OC_Stop+0x86>
 8004cde:	2908      	cmp	r1, #8
 8004ce0:	bf0c      	ite	eq
 8004ce2:	f880 3040 	strbeq.w	r3, [r0, #64]	@ 0x40
 8004ce6:	f880 3041 	strbne.w	r3, [r0, #65]	@ 0x41
}
 8004cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cee:	2000      	movs	r0, #0
 8004cf0:	4770      	bx	lr
  __HAL_TIM_DISABLE(htim);
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	f022 0201 	bic.w	r2, r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]
 8004cfa:	e7e6      	b.n	8004cca <HAL_TIM_OC_Stop+0x36>
    __HAL_TIM_MOE_DISABLE(htim);
 8004cfc:	6a1c      	ldr	r4, [r3, #32]
 8004cfe:	f241 1211 	movw	r2, #4369	@ 0x1111
 8004d02:	4214      	tst	r4, r2
 8004d04:	d1d7      	bne.n	8004cb6 <HAL_TIM_OC_Stop+0x22>
 8004d06:	6a1c      	ldr	r4, [r3, #32]
 8004d08:	f240 4244 	movw	r2, #1092	@ 0x444
 8004d0c:	4214      	tst	r4, r2
 8004d0e:	d1d2      	bne.n	8004cb6 <HAL_TIM_OC_Stop+0x22>
 8004d10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d16:	645a      	str	r2, [r3, #68]	@ 0x44
 8004d18:	e7cd      	b.n	8004cb6 <HAL_TIM_OC_Stop+0x22>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004d1a:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
}
 8004d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d22:	2000      	movs	r0, #0
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	40010000 	.word	0x40010000

08004d2c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8004d2c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	f000 8081 	beq.w	8004e38 <HAL_TIM_OC_ConfigChannel+0x10c>
{
 8004d36:	b470      	push	{r4, r5, r6}
 8004d38:	4684      	mov	ip, r0
  switch (Channel)
 8004d3a:	2a0c      	cmp	r2, #12
 8004d3c:	d808      	bhi.n	8004d50 <HAL_TIM_OC_ConfigChannel+0x24>
 8004d3e:	e8df f002 	tbb	[pc, r2]
 8004d42:	072d      	.short	0x072d
 8004d44:	07460707 	.word	0x07460707
 8004d48:	07610707 	.word	0x07610707
 8004d4c:	0707      	.short	0x0707
 8004d4e:	0d          	.byte	0x0d
 8004d4f:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8004d50:	2300      	movs	r3, #0
 8004d52:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8004d56:	2001      	movs	r0, #1
}
 8004d58:	bc70      	pop	{r4, r5, r6}
 8004d5a:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d5c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d5e:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8004d60:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d62:	6a18      	ldr	r0, [r3, #32]
 8004d64:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8004d68:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004d6a:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004d6c:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d6e:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d72:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d76:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004d78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d7c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d80:	4d47      	ldr	r5, [pc, #284]	@ (8004ea0 <HAL_TIM_OC_ConfigChannel+0x174>)
 8004d82:	42ab      	cmp	r3, r5
 8004d84:	d076      	beq.n	8004e74 <HAL_TIM_OC_ConfigChannel+0x148>
  TIMx->CCR4 = OC_Config->Pulse;
 8004d86:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004d88:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004d8a:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004d8c:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8004d8e:	621a      	str	r2, [r3, #32]
  __HAL_UNLOCK(htim);
 8004d90:	2300      	movs	r3, #0
 8004d92:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8004d96:	2000      	movs	r0, #0
}
 8004d98:	bc70      	pop	{r4, r5, r6}
 8004d9a:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d9c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8004d9e:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8004da0:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da2:	6a18      	ldr	r0, [r3, #32]
 8004da4:	f020 0001 	bic.w	r0, r0, #1
 8004da8:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004daa:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004dac:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004dae:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004db2:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8004db4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8004db6:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8004dba:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004dbc:	4d38      	ldr	r5, [pc, #224]	@ (8004ea0 <HAL_TIM_OC_ConfigChannel+0x174>)
 8004dbe:	42ab      	cmp	r3, r5
 8004dc0:	d03c      	beq.n	8004e3c <HAL_TIM_OC_ConfigChannel+0x110>
  TIMx->CCR1 = OC_Config->Pulse;
 8004dc2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004dc4:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004dc6:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004dc8:	6359      	str	r1, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8004dca:	621a      	str	r2, [r3, #32]
}
 8004dcc:	e7e0      	b.n	8004d90 <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dce:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dd0:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8004dd2:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dd4:	6a18      	ldr	r0, [r3, #32]
 8004dd6:	f020 0010 	bic.w	r0, r0, #16
 8004dda:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004ddc:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004dde:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004de0:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de4:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004de8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004dea:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dee:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004df2:	4d2b      	ldr	r5, [pc, #172]	@ (8004ea0 <HAL_TIM_OC_ConfigChannel+0x174>)
 8004df4:	42ab      	cmp	r3, r5
 8004df6:	d02e      	beq.n	8004e56 <HAL_TIM_OC_ConfigChannel+0x12a>
  TIMx->CCR2 = OC_Config->Pulse;
 8004df8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004dfa:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004dfc:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004dfe:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004e00:	621a      	str	r2, [r3, #32]
}
 8004e02:	e7c5      	b.n	8004d90 <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e04:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8004e06:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8004e08:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e0a:	6a18      	ldr	r0, [r3, #32]
 8004e0c:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8004e10:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004e12:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004e14:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e16:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004e1a:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e1c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8004e1e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e22:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e26:	4d1e      	ldr	r5, [pc, #120]	@ (8004ea0 <HAL_TIM_OC_ConfigChannel+0x174>)
 8004e28:	42ab      	cmp	r3, r5
 8004e2a:	d029      	beq.n	8004e80 <HAL_TIM_OC_ConfigChannel+0x154>
  TIMx->CCR3 = OC_Config->Pulse;
 8004e2c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004e2e:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004e30:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004e32:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8004e34:	621a      	str	r2, [r3, #32]
}
 8004e36:	e7ab      	b.n	8004d90 <HAL_TIM_OC_ConfigChannel+0x64>
  __HAL_LOCK(htim);
 8004e38:	2002      	movs	r0, #2
}
 8004e3a:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8004e3c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e3e:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004e42:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e44:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e48:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e4c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e4e:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e52:	432c      	orrs	r4, r5
 8004e54:	e7b5      	b.n	8004dc2 <HAL_TIM_OC_ConfigChannel+0x96>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e56:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e5c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e60:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e64:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e68:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e6e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004e72:	e7c1      	b.n	8004df8 <HAL_TIM_OC_ConfigChannel+0xcc>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e74:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e76:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e7a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004e7e:	e782      	b.n	8004d86 <HAL_TIM_OC_ConfigChannel+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e80:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e8a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e8e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e92:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e98:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8004e9c:	e7c6      	b.n	8004e2c <HAL_TIM_OC_ConfigChannel+0x100>
 8004e9e:	bf00      	nop
 8004ea0:	40010000 	.word	0x40010000

08004ea4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004ea4:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004ea8:	2a01      	cmp	r2, #1
 8004eaa:	d06e      	beq.n	8004f8a <HAL_TIM_ConfigClockSource+0xe6>
 8004eac:	4603      	mov	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 8004eae:	6802      	ldr	r2, [r0, #0]
{
 8004eb0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8004eb2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb4:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 8004eb6:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004eba:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004ebe:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ec0:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 8004ec4:	f024 0477 	bic.w	r4, r4, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004ec8:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004eca:	680c      	ldr	r4, [r1, #0]
 8004ecc:	2c60      	cmp	r4, #96	@ 0x60
 8004ece:	d076      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x11a>
 8004ed0:	d811      	bhi.n	8004ef6 <HAL_TIM_ConfigClockSource+0x52>
 8004ed2:	2c40      	cmp	r4, #64	@ 0x40
 8004ed4:	d05b      	beq.n	8004f8e <HAL_TIM_ConfigClockSource+0xea>
 8004ed6:	d82e      	bhi.n	8004f36 <HAL_TIM_ConfigClockSource+0x92>
 8004ed8:	2c20      	cmp	r4, #32
 8004eda:	d004      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x42>
 8004edc:	f200 8088 	bhi.w	8004ff0 <HAL_TIM_ConfigClockSource+0x14c>
 8004ee0:	f034 0110 	bics.w	r1, r4, #16
 8004ee4:	d11f      	bne.n	8004f26 <HAL_TIM_ConfigClockSource+0x82>
  tmpsmcr = TIMx->SMCR;
 8004ee6:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ee8:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eec:	4321      	orrs	r1, r4
 8004eee:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8004ef2:	6091      	str	r1, [r2, #8]
}
 8004ef4:	e016      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8004ef6:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8004efa:	d013      	beq.n	8004f24 <HAL_TIM_ConfigClockSource+0x80>
 8004efc:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8004f00:	d033      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0xc6>
 8004f02:	2c70      	cmp	r4, #112	@ 0x70
 8004f04:	d10f      	bne.n	8004f26 <HAL_TIM_ConfigClockSource+0x82>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f06:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004f0a:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f0c:	4328      	orrs	r0, r5
 8004f0e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f10:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f14:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8004f18:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8004f1a:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004f1c:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f1e:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004f22:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f24:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004f26:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8004f28:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8004f2a:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004f32:	bc30      	pop	{r4, r5}
 8004f34:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004f36:	2c50      	cmp	r4, #80	@ 0x50
 8004f38:	d1f5      	bne.n	8004f26 <HAL_TIM_ConfigClockSource+0x82>
                               sClockSourceConfig->ClockPolarity,
 8004f3a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004f3c:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8004f3e:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f40:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004f44:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f46:	6a11      	ldr	r1, [r2, #32]
 8004f48:	f021 0101 	bic.w	r1, r1, #1
 8004f4c:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f4e:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f50:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f54:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004f58:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004f5a:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004f5c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f5e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f62:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8004f66:	6091      	str	r1, [r2, #8]
}
 8004f68:	e7dc      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x80>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f6a:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004f6e:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f70:	4328      	orrs	r0, r5
 8004f72:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f74:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f78:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8004f7c:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8004f7e:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f80:	6891      	ldr	r1, [r2, #8]
 8004f82:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8004f86:	6091      	str	r1, [r2, #8]
      break;
 8004f88:	e7cc      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x80>
  __HAL_LOCK(htim);
 8004f8a:	2002      	movs	r0, #2
}
 8004f8c:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8004f8e:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004f90:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8004f92:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f94:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004f98:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f9a:	6a11      	ldr	r1, [r2, #32]
 8004f9c:	f021 0101 	bic.w	r1, r1, #1
 8004fa0:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fa2:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fa4:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fa8:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004fac:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004fae:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004fb0:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fb2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fb6:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8004fba:	6091      	str	r1, [r2, #8]
}
 8004fbc:	e7b2      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x80>
                               sClockSourceConfig->ClockPolarity,
 8004fbe:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004fc0:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8004fc2:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fc4:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fc8:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fcc:	6a10      	ldr	r0, [r2, #32]
 8004fce:	f020 0010 	bic.w	r0, r0, #16
 8004fd2:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd4:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fd6:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fda:	ea40 3004 	orr.w	r0, r0, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004fde:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8004fe0:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004fe2:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fe4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fe8:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8004fec:	6091      	str	r1, [r2, #8]
}
 8004fee:	e799      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8004ff0:	2c30      	cmp	r4, #48	@ 0x30
 8004ff2:	f43f af78 	beq.w	8004ee6 <HAL_TIM_ConfigClockSource+0x42>
 8004ff6:	e796      	b.n	8004f26 <HAL_TIM_ConfigClockSource+0x82>

08004ff8 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop

08004ffc <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop

08005000 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop

08005004 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop

08005008 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8005008:	6803      	ldr	r3, [r0, #0]
{
 800500a:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800500c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800500e:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005010:	07a9      	lsls	r1, r5, #30
{
 8005012:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005014:	d501      	bpl.n	800501a <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005016:	07b2      	lsls	r2, r6, #30
 8005018:	d451      	bmi.n	80050be <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800501a:	0769      	lsls	r1, r5, #29
 800501c:	d501      	bpl.n	8005022 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800501e:	0772      	lsls	r2, r6, #29
 8005020:	d43a      	bmi.n	8005098 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005022:	072b      	lsls	r3, r5, #28
 8005024:	d501      	bpl.n	800502a <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005026:	0730      	lsls	r0, r6, #28
 8005028:	d424      	bmi.n	8005074 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800502a:	06ea      	lsls	r2, r5, #27
 800502c:	d501      	bpl.n	8005032 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800502e:	06f3      	lsls	r3, r6, #27
 8005030:	d410      	bmi.n	8005054 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005032:	07e8      	lsls	r0, r5, #31
 8005034:	d501      	bpl.n	800503a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005036:	07f1      	lsls	r1, r6, #31
 8005038:	d457      	bmi.n	80050ea <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800503a:	062a      	lsls	r2, r5, #24
 800503c:	d501      	bpl.n	8005042 <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800503e:	0633      	lsls	r3, r6, #24
 8005040:	d45b      	bmi.n	80050fa <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005042:	0668      	lsls	r0, r5, #25
 8005044:	d501      	bpl.n	800504a <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005046:	0671      	lsls	r1, r6, #25
 8005048:	d45f      	bmi.n	800510a <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800504a:	06aa      	lsls	r2, r5, #26
 800504c:	d501      	bpl.n	8005052 <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800504e:	06b3      	lsls	r3, r6, #26
 8005050:	d442      	bmi.n	80050d8 <HAL_TIM_IRQHandler+0xd0>
}
 8005052:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	f06f 0210 	mvn.w	r2, #16
 800505a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800505c:	2208      	movs	r2, #8
 800505e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005060:	69db      	ldr	r3, [r3, #28]
 8005062:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005066:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005068:	d063      	beq.n	8005132 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800506a:	f7ff ffc7 	bl	8004ffc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506e:	2300      	movs	r3, #0
 8005070:	7723      	strb	r3, [r4, #28]
 8005072:	e7de      	b.n	8005032 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005074:	6823      	ldr	r3, [r4, #0]
 8005076:	f06f 0208 	mvn.w	r2, #8
 800507a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800507c:	2204      	movs	r2, #4
 800507e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005084:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005086:	d151      	bne.n	800512c <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005088:	f7ff ffb6 	bl	8004ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800508c:	4620      	mov	r0, r4
 800508e:	f7ff ffb7 	bl	8005000 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005092:	2300      	movs	r3, #0
 8005094:	7723      	strb	r3, [r4, #28]
 8005096:	e7c8      	b.n	800502a <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	f06f 0204 	mvn.w	r2, #4
 800509e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050a0:	2202      	movs	r2, #2
 80050a2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80050aa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050ac:	d13b      	bne.n	8005126 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	f7ff ffa3 	bl	8004ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b2:	4620      	mov	r0, r4
 80050b4:	f7ff ffa4 	bl	8005000 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b8:	2300      	movs	r3, #0
 80050ba:	7723      	strb	r3, [r4, #28]
 80050bc:	e7b1      	b.n	8005022 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050be:	f06f 0202 	mvn.w	r2, #2
 80050c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050c4:	2201      	movs	r2, #1
 80050c6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	079b      	lsls	r3, r3, #30
 80050cc:	d025      	beq.n	800511a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80050ce:	f7ff ff95 	bl	8004ffc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050d2:	2300      	movs	r3, #0
 80050d4:	7723      	strb	r3, [r4, #28]
 80050d6:	e7a0      	b.n	800501a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80050de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050e0:	611a      	str	r2, [r3, #16]
}
 80050e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80050e6:	f000 b863 	b.w	80051b0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050ea:	6823      	ldr	r3, [r4, #0]
 80050ec:	f06f 0201 	mvn.w	r2, #1
 80050f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80050f2:	4620      	mov	r0, r4
 80050f4:	f7fc fcda 	bl	8001aac <HAL_TIM_PeriodElapsedCallback>
 80050f8:	e79f      	b.n	800503a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005100:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005102:	4620      	mov	r0, r4
 8005104:	f000 f856 	bl	80051b4 <HAL_TIMEx_BreakCallback>
 8005108:	e79b      	b.n	8005042 <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005110:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005112:	4620      	mov	r0, r4
 8005114:	f7ff ff76 	bl	8005004 <HAL_TIM_TriggerCallback>
 8005118:	e797      	b.n	800504a <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800511a:	f7ff ff6d 	bl	8004ff8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800511e:	4620      	mov	r0, r4
 8005120:	f7ff ff6e 	bl	8005000 <HAL_TIM_PWM_PulseFinishedCallback>
 8005124:	e7d5      	b.n	80050d2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005126:	f7ff ff69 	bl	8004ffc <HAL_TIM_IC_CaptureCallback>
 800512a:	e7c5      	b.n	80050b8 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 800512c:	f7ff ff66 	bl	8004ffc <HAL_TIM_IC_CaptureCallback>
 8005130:	e7af      	b.n	8005092 <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005132:	f7ff ff61 	bl	8004ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005136:	4620      	mov	r0, r4
 8005138:	f7ff ff62 	bl	8005000 <HAL_TIM_PWM_PulseFinishedCallback>
 800513c:	e797      	b.n	800506e <HAL_TIM_IRQHandler+0x66>
 800513e:	bf00      	nop

08005140 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005140:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005144:	2a01      	cmp	r2, #1
 8005146:	d02f      	beq.n	80051a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005148:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800514a:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800514c:	2002      	movs	r0, #2
{
 800514e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005150:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005154:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005156:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005158:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800515a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800515e:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005160:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005162:	4812      	ldr	r0, [pc, #72]	@ (80051ac <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005164:	4282      	cmp	r2, r0
 8005166:	d012      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005168:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800516c:	d00f      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800516e:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005172:	4282      	cmp	r2, r0
 8005174:	d00b      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005176:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800517a:	4282      	cmp	r2, r0
 800517c:	d007      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800517e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005182:	4282      	cmp	r2, r0
 8005184:	d003      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005186:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 800518a:	4282      	cmp	r2, r0
 800518c:	d104      	bne.n	8005198 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800518e:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005190:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005194:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005196:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005198:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800519a:	2201      	movs	r2, #1
 800519c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80051a0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80051a4:	bc30      	pop	{r4, r5}
 80051a6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80051a8:	2002      	movs	r0, #2
}
 80051aa:	4770      	bx	lr
 80051ac:	40010000 	.word	0x40010000

080051b0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop

080051b4 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop

080051b8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051b8:	2800      	cmp	r0, #0
 80051ba:	f000 8087 	beq.w	80052cc <HAL_UART_Init+0x114>
{
 80051be:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051c0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80051c4:	4604      	mov	r4, r0
 80051c6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d079      	beq.n	80052c2 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051ce:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051d0:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 80051d2:	2224      	movs	r2, #36	@ 0x24
 80051d4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051de:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051e0:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051e2:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051e4:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80051e8:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051ea:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ec:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051ee:	4302      	orrs	r2, r0
 80051f0:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80051f2:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051f4:	4302      	orrs	r2, r0
 80051f6:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 80051f8:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80051fc:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005200:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005202:	430a      	orrs	r2, r1
 8005204:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005206:	695a      	ldr	r2, [r3, #20]
 8005208:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800520a:	4931      	ldr	r1, [pc, #196]	@ (80052d0 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800520c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005210:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005212:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005214:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005216:	d036      	beq.n	8005286 <HAL_UART_Init+0xce>
 8005218:	4a2e      	ldr	r2, [pc, #184]	@ (80052d4 <HAL_UART_Init+0x11c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d033      	beq.n	8005286 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800521e:	f7ff fb73 	bl	8004908 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005222:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005224:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005226:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800522a:	e9d4 5300 	ldrd	r5, r3, [r4]
 800522e:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005232:	d02b      	beq.n	800528c <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005234:	009a      	lsls	r2, r3, #2
 8005236:	0f9b      	lsrs	r3, r3, #30
 8005238:	f7fb fd2e 	bl	8000c98 <__aeabi_uldivmod>
 800523c:	4a26      	ldr	r2, [pc, #152]	@ (80052d8 <HAL_UART_Init+0x120>)
 800523e:	fba2 1300 	umull	r1, r3, r2, r0
 8005242:	095b      	lsrs	r3, r3, #5
 8005244:	2164      	movs	r1, #100	@ 0x64
 8005246:	fb01 0013 	mls	r0, r1, r3, r0
 800524a:	0100      	lsls	r0, r0, #4
 800524c:	3032      	adds	r0, #50	@ 0x32
 800524e:	fba2 2000 	umull	r2, r0, r2, r0
 8005252:	011b      	lsls	r3, r3, #4
 8005254:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8005258:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800525a:	692a      	ldr	r2, [r5, #16]
 800525c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005260:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005262:	696a      	ldr	r2, [r5, #20]
 8005264:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005268:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 800526a:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800526e:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005270:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005274:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005276:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005278:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800527c:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8005280:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005282:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8005284:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8005286:	f7ff fb4f 	bl	8004928 <HAL_RCC_GetPCLK2Freq>
 800528a:	e7ca      	b.n	8005222 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800528c:	18da      	adds	r2, r3, r3
 800528e:	f04f 0300 	mov.w	r3, #0
 8005292:	415b      	adcs	r3, r3
 8005294:	f7fb fd00 	bl	8000c98 <__aeabi_uldivmod>
 8005298:	4a0f      	ldr	r2, [pc, #60]	@ (80052d8 <HAL_UART_Init+0x120>)
 800529a:	fba2 3100 	umull	r3, r1, r2, r0
 800529e:	0949      	lsrs	r1, r1, #5
 80052a0:	2364      	movs	r3, #100	@ 0x64
 80052a2:	fb03 0311 	mls	r3, r3, r1, r0
 80052a6:	00db      	lsls	r3, r3, #3
 80052a8:	3332      	adds	r3, #50	@ 0x32
 80052aa:	fba2 2303 	umull	r2, r3, r2, r3
 80052ae:	f3c3 1242 	ubfx	r2, r3, #5, #3
 80052b2:	091b      	lsrs	r3, r3, #4
 80052b4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80052b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052bc:	4413      	add	r3, r2
 80052be:	60ab      	str	r3, [r5, #8]
 80052c0:	e7cb      	b.n	800525a <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 80052c2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80052c6:	f7fc fe6f 	bl	8001fa8 <HAL_UART_MspInit>
 80052ca:	e780      	b.n	80051ce <HAL_UART_Init+0x16>
    return HAL_ERROR;
 80052cc:	2001      	movs	r0, #1
}
 80052ce:	4770      	bx	lr
 80052d0:	40011000 	.word	0x40011000
 80052d4:	40011400 	.word	0x40011400
 80052d8:	51eb851f 	.word	0x51eb851f

080052dc <HAL_UART_Transmit_DMA>:
  if (huart->gState == HAL_UART_STATE_READY)
 80052dc:	f890 c041 	ldrb.w	ip, [r0, #65]	@ 0x41
 80052e0:	f1bc 0f20 	cmp.w	ip, #32
 80052e4:	d134      	bne.n	8005350 <HAL_UART_Transmit_DMA+0x74>
{
 80052e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052ea:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 80052ec:	b101      	cbz	r1, 80052f0 <HAL_UART_Transmit_DMA+0x14>
 80052ee:	b912      	cbnz	r2, 80052f6 <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 80052f0:	2001      	movs	r0, #1
}
 80052f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    huart->TxXferCount = Size;
 80052f6:	84e2      	strh	r2, [r4, #38]	@ 0x26
    huart->TxXferSize = Size;
 80052f8:	84a2      	strh	r2, [r4, #36]	@ 0x24
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80052fa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80052fc:	f8df e064 	ldr.w	lr, [pc, #100]	@ 8005364 <HAL_UART_Transmit_DMA+0x88>
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005300:	4f17      	ldr	r7, [pc, #92]	@ (8005360 <HAL_UART_Transmit_DMA+0x84>)
    huart->pTxBuffPtr = pData;
 8005302:	6221      	str	r1, [r4, #32]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005304:	fa5f f58c 	uxtb.w	r5, ip
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005308:	4613      	mov	r3, r2
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800530a:	f8df c05c 	ldr.w	ip, [pc, #92]	@ 8005368 <HAL_UART_Transmit_DMA+0x8c>
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800530e:	6822      	ldr	r2, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005310:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005312:	f04f 0821 	mov.w	r8, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005316:	6466      	str	r6, [r4, #68]	@ 0x44
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005318:	3204      	adds	r2, #4
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800531a:	f884 8041 	strb.w	r8, [r4, #65]	@ 0x41
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800531e:	e9c0 ec0f 	strd	lr, ip, [r0, #60]	@ 0x3c
    huart->hdmatx->XferAbortCallback = NULL;
 8005322:	e9c0 7613 	strd	r7, r6, [r0, #76]	@ 0x4c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005326:	f7fd f813 	bl	8002350 <HAL_DMA_Start_IT>
 800532a:	b998      	cbnz	r0, 8005354 <HAL_UART_Transmit_DMA+0x78>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800532c:	6822      	ldr	r2, [r4, #0]
 800532e:	f06f 0340 	mvn.w	r3, #64	@ 0x40
 8005332:	6013      	str	r3, [r2, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005334:	f102 0314 	add.w	r3, r2, #20
 8005338:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800533c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	f102 0414 	add.w	r4, r2, #20
 8005344:	e844 3100 	strex	r1, r3, [r4]
 8005348:	2900      	cmp	r1, #0
 800534a:	d1f3      	bne.n	8005334 <HAL_UART_Transmit_DMA+0x58>
}
 800534c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8005350:	2002      	movs	r0, #2
}
 8005352:	4770      	bx	lr
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005354:	2310      	movs	r3, #16
 8005356:	6463      	str	r3, [r4, #68]	@ 0x44
      huart->gState = HAL_UART_STATE_READY;
 8005358:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
      return HAL_ERROR;
 800535c:	e7c8      	b.n	80052f0 <HAL_UART_Transmit_DMA+0x14>
 800535e:	bf00      	nop
 8005360:	080053d1 	.word	0x080053d1
 8005364:	0800536d 	.word	0x0800536d
 8005368:	080053bd 	.word	0x080053bd

0800536c <UART_DMATransmitCplt>:
{
 800536c:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800536e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005370:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8005378:	d11a      	bne.n	80053b0 <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 800537a:	6802      	ldr	r2, [r0, #0]
 800537c:	84c3      	strh	r3, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537e:	f102 0314 	add.w	r3, r2, #20
 8005382:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005386:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538a:	f102 0014 	add.w	r0, r2, #20
 800538e:	e840 3100 	strex	r1, r3, [r0]
 8005392:	2900      	cmp	r1, #0
 8005394:	d1f3      	bne.n	800537e <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005396:	f102 030c 	add.w	r3, r2, #12
 800539a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800539e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	f102 000c 	add.w	r0, r2, #12
 80053a6:	e840 3100 	strex	r1, r3, [r0]
 80053aa:	2900      	cmp	r1, #0
 80053ac:	d1f3      	bne.n	8005396 <UART_DMATransmitCplt+0x2a>
}
 80053ae:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80053b0:	f7fc f97c 	bl	80016ac <HAL_UART_TxCpltCallback>
}
 80053b4:	bd08      	pop	{r3, pc}
 80053b6:	bf00      	nop

080053b8 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop

080053bc <UART_DMATxHalfCplt>:
{
 80053bc:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80053be:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80053c0:	f7ff fffa 	bl	80053b8 <HAL_UART_TxHalfCpltCallback>
}
 80053c4:	bd08      	pop	{r3, pc}
 80053c6:	bf00      	nop

080053c8 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop

080053cc <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop

080053d0 <UART_DMAError>:
{
 80053d0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053d2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80053d4:	6803      	ldr	r3, [r0, #0]
 80053d6:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80053d8:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80053dc:	2a21      	cmp	r2, #33	@ 0x21
 80053de:	d00b      	beq.n	80053f8 <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053e0:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80053e2:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 80053e6:	2a22      	cmp	r2, #34	@ 0x22
 80053e8:	d01e      	beq.n	8005428 <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80053ea:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80053ec:	f043 0310 	orr.w	r3, r3, #16
 80053f0:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 80053f2:	f7ff ffeb 	bl	80053cc <HAL_UART_ErrorCallback>
}
 80053f6:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80053f8:	0609      	lsls	r1, r1, #24
 80053fa:	d5f1      	bpl.n	80053e0 <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 80053fc:	2200      	movs	r2, #0
 80053fe:	84c2      	strh	r2, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	f103 020c 	add.w	r2, r3, #12
 8005404:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005408:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540c:	f103 0c0c 	add.w	ip, r3, #12
 8005410:	e84c 2100 	strex	r1, r2, [ip]
 8005414:	2900      	cmp	r1, #0
 8005416:	d1f3      	bne.n	8005400 <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 8005418:	2220      	movs	r2, #32
 800541a:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800541e:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005420:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8005424:	2a22      	cmp	r2, #34	@ 0x22
 8005426:	d1e0      	bne.n	80053ea <UART_DMAError+0x1a>
 8005428:	064a      	lsls	r2, r1, #25
 800542a:	d5de      	bpl.n	80053ea <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 800542c:	2200      	movs	r2, #0
 800542e:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005430:	f103 020c 	add.w	r2, r3, #12
 8005434:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005438:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543c:	f103 0c0c 	add.w	ip, r3, #12
 8005440:	e84c 2100 	strex	r1, r2, [ip]
 8005444:	2900      	cmp	r1, #0
 8005446:	d1f3      	bne.n	8005430 <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	f103 0214 	add.w	r2, r3, #20
 800544c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005450:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	f103 0c14 	add.w	ip, r3, #20
 8005458:	e84c 2100 	strex	r1, r2, [ip]
 800545c:	2900      	cmp	r1, #0
 800545e:	d1f3      	bne.n	8005448 <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005460:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8005462:	2a01      	cmp	r2, #1
 8005464:	d005      	beq.n	8005472 <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 8005466:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005468:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800546a:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800546e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8005470:	e7bb      	b.n	80053ea <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005472:	f103 020c 	add.w	r2, r3, #12
 8005476:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800547a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	f103 0c0c 	add.w	ip, r3, #12
 8005482:	e84c 2100 	strex	r1, r2, [ip]
 8005486:	2900      	cmp	r1, #0
 8005488:	d1f3      	bne.n	8005472 <UART_DMAError+0xa2>
 800548a:	e7ec      	b.n	8005466 <UART_DMAError+0x96>

0800548c <UART_DMAAbortOnError>:
{
 800548c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800548e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 8005490:	2300      	movs	r3, #0
 8005492:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  HAL_UART_ErrorCallback(huart);
 8005494:	f7ff ff9a 	bl	80053cc <HAL_UART_ErrorCallback>
}
 8005498:	bd08      	pop	{r3, pc}
 800549a:	bf00      	nop

0800549c <HAL_UARTEx_RxEventCallback>:
}
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop

080054a0 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054a0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80054a2:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80054a4:	2301      	movs	r3, #1
 80054a6:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d002      	beq.n	80054b4 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80054ae:	f7ff ff8b 	bl	80053c8 <HAL_UART_RxHalfCpltCallback>
}
 80054b2:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054b4:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80054b6:	0849      	lsrs	r1, r1, #1
 80054b8:	f7ff fff0 	bl	800549c <HAL_UARTEx_RxEventCallback>
}
 80054bc:	bd08      	pop	{r3, pc}
 80054be:	bf00      	nop

080054c0 <UART_DMAReceiveCplt>:
{
 80054c0:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054c2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054c4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 80054cc:	d12b      	bne.n	8005526 <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 80054ce:	6803      	ldr	r3, [r0, #0]
 80054d0:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d2:	f103 020c 	add.w	r2, r3, #12
 80054d6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	f103 0c0c 	add.w	ip, r3, #12
 80054e2:	e84c 2100 	strex	r1, r2, [ip]
 80054e6:	2900      	cmp	r1, #0
 80054e8:	d1f3      	bne.n	80054d2 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	f103 0214 	add.w	r2, r3, #20
 80054ee:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	f103 0c14 	add.w	ip, r3, #20
 80054fa:	e84c 2100 	strex	r1, r2, [ip]
 80054fe:	2900      	cmp	r1, #0
 8005500:	d1f3      	bne.n	80054ea <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005502:	f103 0214 	add.w	r2, r3, #20
 8005506:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800550a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	f103 0c14 	add.w	ip, r3, #20
 8005512:	e84c 2100 	strex	r1, r2, [ip]
 8005516:	2900      	cmp	r1, #0
 8005518:	d1f3      	bne.n	8005502 <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 800551a:	2220      	movs	r2, #32
 800551c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005520:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8005522:	2a01      	cmp	r2, #1
 8005524:	d007      	beq.n	8005536 <UART_DMAReceiveCplt+0x76>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005526:	2300      	movs	r3, #0
 8005528:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800552a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800552c:	2b01      	cmp	r3, #1
 800552e:	d00f      	beq.n	8005550 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8005530:	f7fc f8c8 	bl	80016c4 <HAL_UART_RxCpltCallback>
}
 8005534:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005536:	f103 020c 	add.w	r2, r3, #12
 800553a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800553e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	f103 0c0c 	add.w	ip, r3, #12
 8005546:	e84c 2100 	strex	r1, r2, [ip]
 800554a:	2900      	cmp	r1, #0
 800554c:	d1f3      	bne.n	8005536 <UART_DMAReceiveCplt+0x76>
 800554e:	e7ea      	b.n	8005526 <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005550:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8005552:	f7ff ffa3 	bl	800549c <HAL_UARTEx_RxEventCallback>
}
 8005556:	bd08      	pop	{r3, pc}

08005558 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005558:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800555a:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800555c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800555e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005562:	d042      	beq.n	80055ea <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005564:	2b00      	cmp	r3, #0
 8005566:	d039      	beq.n	80055dc <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005568:	684b      	ldr	r3, [r1, #4]
 800556a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800556e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8005570:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8005572:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 8005574:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 8005576:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8005578:	3b01      	subs	r3, #1
 800557a:	b29b      	uxth	r3, r3
 800557c:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800557e:	2b00      	cmp	r3, #0
 8005580:	d132      	bne.n	80055e8 <UART_Receive_IT.part.0.isra.0+0x90>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8005582:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005584:	6802      	ldr	r2, [r0, #0]
 8005586:	68d1      	ldr	r1, [r2, #12]
 8005588:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800558c:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800558e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005590:	68d1      	ldr	r1, [r2, #12]
 8005592:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8005596:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005598:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800559a:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800559e:	f021 0101 	bic.w	r1, r1, #1
 80055a2:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80055a4:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055a8:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055aa:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80055ac:	2901      	cmp	r1, #1
 80055ae:	d125      	bne.n	80055fc <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b0:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b2:	f102 030c 	add.w	r3, r2, #12
 80055b6:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ba:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055be:	f102 0c0c 	add.w	ip, r2, #12
 80055c2:	e84c 3100 	strex	r1, r3, [ip]
 80055c6:	2900      	cmp	r1, #0
 80055c8:	d1f3      	bne.n	80055b2 <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055ca:	6813      	ldr	r3, [r2, #0]
 80055cc:	06db      	lsls	r3, r3, #27
 80055ce:	d41a      	bmi.n	8005606 <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055d0:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80055d2:	f7ff ff63 	bl	800549c <HAL_UARTEx_RxEventCallback>
}
 80055d6:	b003      	add	sp, #12
 80055d8:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055dc:	6903      	ldr	r3, [r0, #16]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1c2      	bne.n	8005568 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055e2:	684b      	ldr	r3, [r1, #4]
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	e7c2      	b.n	800556e <UART_Receive_IT.part.0.isra.0+0x16>
 80055e8:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ea:	6903      	ldr	r3, [r0, #16]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1f8      	bne.n	80055e2 <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055f0:	684b      	ldr	r3, [r1, #4]
 80055f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055f6:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 80055fa:	e7bb      	b.n	8005574 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 80055fc:	f7fc f862 	bl	80016c4 <HAL_UART_RxCpltCallback>
}
 8005600:	b003      	add	sp, #12
 8005602:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005606:	2300      	movs	r3, #0
 8005608:	9301      	str	r3, [sp, #4]
 800560a:	6813      	ldr	r3, [r2, #0]
 800560c:	9301      	str	r3, [sp, #4]
 800560e:	6853      	ldr	r3, [r2, #4]
 8005610:	9301      	str	r3, [sp, #4]
 8005612:	9b01      	ldr	r3, [sp, #4]
 8005614:	e7dc      	b.n	80055d0 <UART_Receive_IT.part.0.isra.0+0x78>
 8005616:	bf00      	nop

08005618 <HAL_UART_IRQHandler>:
{
 8005618:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800561a:	6803      	ldr	r3, [r0, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800561e:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005620:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 8005622:	f012 0f0f 	tst.w	r2, #15
{
 8005626:	b083      	sub	sp, #12
 8005628:	4604      	mov	r4, r0
  if (errorflags == RESET)
 800562a:	d172      	bne.n	8005712 <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800562c:	0691      	lsls	r1, r2, #26
 800562e:	d502      	bpl.n	8005636 <HAL_UART_IRQHandler+0x1e>
 8005630:	06a9      	lsls	r1, r5, #26
 8005632:	f100 80a5 	bmi.w	8005780 <HAL_UART_IRQHandler+0x168>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005636:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005638:	2901      	cmp	r1, #1
 800563a:	d00b      	beq.n	8005654 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800563c:	0610      	lsls	r0, r2, #24
 800563e:	d502      	bpl.n	8005646 <HAL_UART_IRQHandler+0x2e>
 8005640:	0629      	lsls	r1, r5, #24
 8005642:	f100 80a7 	bmi.w	8005794 <HAL_UART_IRQHandler+0x17c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005646:	0652      	lsls	r2, r2, #25
 8005648:	d502      	bpl.n	8005650 <HAL_UART_IRQHandler+0x38>
 800564a:	0668      	lsls	r0, r5, #25
 800564c:	f100 80c1 	bmi.w	80057d2 <HAL_UART_IRQHandler+0x1ba>
}
 8005650:	b003      	add	sp, #12
 8005652:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005654:	06d0      	lsls	r0, r2, #27
 8005656:	d5f1      	bpl.n	800563c <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005658:	06e9      	lsls	r1, r5, #27
 800565a:	d5ef      	bpl.n	800563c <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800565c:	2200      	movs	r2, #0
 800565e:	9201      	str	r2, [sp, #4]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	9201      	str	r2, [sp, #4]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	9201      	str	r2, [sp, #4]
 8005668:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566a:	6959      	ldr	r1, [r3, #20]
          && (nb_remaining_rx_data < huart->RxXferSize))
 800566c:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566e:	064d      	lsls	r5, r1, #25
 8005670:	f140 813d 	bpl.w	80058ee <HAL_UART_IRQHandler+0x2d6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005674:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005676:	6801      	ldr	r1, [r0, #0]
 8005678:	6849      	ldr	r1, [r1, #4]
 800567a:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 800567c:	2900      	cmp	r1, #0
 800567e:	f000 8170 	beq.w	8005962 <HAL_UART_IRQHandler+0x34a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005682:	4291      	cmp	r1, r2
 8005684:	f080 816d 	bcs.w	8005962 <HAL_UART_IRQHandler+0x34a>
        huart->RxXferCount = nb_remaining_rx_data;
 8005688:	85e1      	strh	r1, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800568a:	69c1      	ldr	r1, [r0, #28]
 800568c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005690:	d036      	beq.n	8005700 <HAL_UART_IRQHandler+0xe8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005692:	f103 020c 	add.w	r2, r3, #12
 8005696:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800569a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569e:	f103 050c 	add.w	r5, r3, #12
 80056a2:	e845 2100 	strex	r1, r2, [r5]
 80056a6:	2900      	cmp	r1, #0
 80056a8:	d1f3      	bne.n	8005692 <HAL_UART_IRQHandler+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	f103 0214 	add.w	r2, r3, #20
 80056ae:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b6:	f103 0514 	add.w	r5, r3, #20
 80056ba:	e845 2100 	strex	r1, r2, [r5]
 80056be:	2900      	cmp	r1, #0
 80056c0:	d1f3      	bne.n	80056aa <HAL_UART_IRQHandler+0x92>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c2:	f103 0214 	add.w	r2, r3, #20
 80056c6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	f103 0514 	add.w	r5, r3, #20
 80056d2:	e845 2100 	strex	r1, r2, [r5]
 80056d6:	2900      	cmp	r1, #0
 80056d8:	d1f3      	bne.n	80056c2 <HAL_UART_IRQHandler+0xaa>
          huart->RxState = HAL_UART_STATE_READY;
 80056da:	2220      	movs	r2, #32
 80056dc:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e0:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	f103 020c 	add.w	r2, r3, #12
 80056e6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ea:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ee:	f103 050c 	add.w	r5, r3, #12
 80056f2:	e845 2100 	strex	r1, r2, [r5]
 80056f6:	2900      	cmp	r1, #0
 80056f8:	d1f3      	bne.n	80056e2 <HAL_UART_IRQHandler+0xca>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056fa:	f7fc fe65 	bl	80023c8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056fe:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005700:	2302      	movs	r3, #2
 8005702:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005704:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 8005706:	1a51      	subs	r1, r2, r1
 8005708:	4620      	mov	r0, r4
 800570a:	b289      	uxth	r1, r1
 800570c:	f7ff fec6 	bl	800549c <HAL_UARTEx_RxEventCallback>
 8005710:	e79e      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005712:	f011 0101 	ands.w	r1, r1, #1
 8005716:	f040 80cf 	bne.w	80058b8 <HAL_UART_IRQHandler+0x2a0>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800571a:	f415 7f90 	tst.w	r5, #288	@ 0x120
 800571e:	d08a      	beq.n	8005636 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005720:	07d0      	lsls	r0, r2, #31
 8005722:	d50b      	bpl.n	800573c <HAL_UART_IRQHandler+0x124>
 8005724:	05e8      	lsls	r0, r5, #23
 8005726:	f140 80de 	bpl.w	80058e6 <HAL_UART_IRQHandler+0x2ce>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800572a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800572c:	f040 0001 	orr.w	r0, r0, #1
 8005730:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005732:	0750      	lsls	r0, r2, #29
 8005734:	d55c      	bpl.n	80057f0 <HAL_UART_IRQHandler+0x1d8>
 8005736:	2900      	cmp	r1, #0
 8005738:	f040 80c2 	bne.w	80058c0 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800573c:	0790      	lsls	r0, r2, #30
 800573e:	d566      	bpl.n	800580e <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005740:	0710      	lsls	r0, r2, #28
 8005742:	f100 80cd 	bmi.w	80058e0 <HAL_UART_IRQHandler+0x2c8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005746:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005748:	2900      	cmp	r1, #0
 800574a:	d081      	beq.n	8005650 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800574c:	0691      	lsls	r1, r2, #26
 800574e:	d509      	bpl.n	8005764 <HAL_UART_IRQHandler+0x14c>
 8005750:	06aa      	lsls	r2, r5, #26
 8005752:	d507      	bpl.n	8005764 <HAL_UART_IRQHandler+0x14c>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005754:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8005758:	2a22      	cmp	r2, #34	@ 0x22
 800575a:	d103      	bne.n	8005764 <HAL_UART_IRQHandler+0x14c>
 800575c:	4620      	mov	r0, r4
 800575e:	f7ff fefb 	bl	8005558 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005762:	6823      	ldr	r3, [r4, #0]
 8005764:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005766:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005768:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800576c:	f001 0108 	and.w	r1, r1, #8
 8005770:	ea52 0501 	orrs.w	r5, r2, r1
 8005774:	d155      	bne.n	8005822 <HAL_UART_IRQHandler+0x20a>
        HAL_UART_ErrorCallback(huart);
 8005776:	4620      	mov	r0, r4
 8005778:	f7ff fe28 	bl	80053cc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800577c:	6465      	str	r5, [r4, #68]	@ 0x44
 800577e:	e767      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005780:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8005784:	2b22      	cmp	r3, #34	@ 0x22
 8005786:	f47f af63 	bne.w	8005650 <HAL_UART_IRQHandler+0x38>
}
 800578a:	b003      	add	sp, #12
 800578c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005790:	f7ff bee2 	b.w	8005558 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005794:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8005798:	2a21      	cmp	r2, #33	@ 0x21
 800579a:	f47f af59 	bne.w	8005650 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800579e:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057a0:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a2:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80057a6:	f000 80e5 	beq.w	8005974 <HAL_UART_IRQHandler+0x35c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057aa:	1c51      	adds	r1, r2, #1
 80057ac:	6221      	str	r1, [r4, #32]
 80057ae:	7812      	ldrb	r2, [r2, #0]
 80057b0:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 80057b2:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80057b4:	3a01      	subs	r2, #1
 80057b6:	b292      	uxth	r2, r2
 80057b8:	84e2      	strh	r2, [r4, #38]	@ 0x26
 80057ba:	2a00      	cmp	r2, #0
 80057bc:	f47f af48 	bne.w	8005650 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057c0:	68da      	ldr	r2, [r3, #12]
 80057c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057c6:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057c8:	68da      	ldr	r2, [r3, #12]
 80057ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057ce:	60da      	str	r2, [r3, #12]
 80057d0:	e73e      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057d2:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80057d4:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057da:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80057dc:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 80057de:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 80057e2:	f7fb ff63 	bl	80016ac <HAL_UART_TxCpltCallback>
    return;
 80057e6:	e733      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057e8:	05e8      	lsls	r0, r5, #23
 80057ea:	d49e      	bmi.n	800572a <HAL_UART_IRQHandler+0x112>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057ec:	0750      	lsls	r0, r2, #29
 80057ee:	d467      	bmi.n	80058c0 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057f0:	0790      	lsls	r0, r2, #30
 80057f2:	d50c      	bpl.n	800580e <HAL_UART_IRQHandler+0x1f6>
 80057f4:	2900      	cmp	r1, #0
 80057f6:	d0a3      	beq.n	8005740 <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057f8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80057fa:	f041 0104 	orr.w	r1, r1, #4
 80057fe:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005800:	0711      	lsls	r1, r2, #28
 8005802:	d5a0      	bpl.n	8005746 <HAL_UART_IRQHandler+0x12e>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005804:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005806:	f041 0108 	orr.w	r1, r1, #8
 800580a:	6461      	str	r1, [r4, #68]	@ 0x44
 800580c:	e79b      	b.n	8005746 <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800580e:	0710      	lsls	r0, r2, #28
 8005810:	d599      	bpl.n	8005746 <HAL_UART_IRQHandler+0x12e>
 8005812:	f005 0020 	and.w	r0, r5, #32
 8005816:	4308      	orrs	r0, r1
 8005818:	d1f4      	bne.n	8005804 <HAL_UART_IRQHandler+0x1ec>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800581a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800581c:	2a00      	cmp	r2, #0
 800581e:	d1a1      	bne.n	8005764 <HAL_UART_IRQHandler+0x14c>
 8005820:	e716      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	f103 020c 	add.w	r2, r3, #12
 8005826:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800582a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	f103 000c 	add.w	r0, r3, #12
 8005832:	e840 2100 	strex	r1, r2, [r0]
 8005836:	2900      	cmp	r1, #0
 8005838:	d1f3      	bne.n	8005822 <HAL_UART_IRQHandler+0x20a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	f103 0214 	add.w	r2, r3, #20
 800583e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005842:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	f103 0014 	add.w	r0, r3, #20
 800584a:	e840 2100 	strex	r1, r2, [r0]
 800584e:	2900      	cmp	r1, #0
 8005850:	d1f3      	bne.n	800583a <HAL_UART_IRQHandler+0x222>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005852:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005854:	2a01      	cmp	r2, #1
 8005856:	d022      	beq.n	800589e <HAL_UART_IRQHandler+0x286>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005858:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800585a:	2120      	movs	r1, #32
 800585c:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005860:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005862:	695a      	ldr	r2, [r3, #20]
 8005864:	0655      	lsls	r5, r2, #25
 8005866:	d534      	bpl.n	80058d2 <HAL_UART_IRQHandler+0x2ba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005868:	f103 0214 	add.w	r2, r3, #20
 800586c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005870:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	f103 0014 	add.w	r0, r3, #20
 8005878:	e840 2100 	strex	r1, r2, [r0]
 800587c:	2900      	cmp	r1, #0
 800587e:	d1f3      	bne.n	8005868 <HAL_UART_IRQHandler+0x250>
          if (huart->hdmarx != NULL)
 8005880:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005882:	b330      	cbz	r0, 80058d2 <HAL_UART_IRQHandler+0x2ba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005884:	4b41      	ldr	r3, [pc, #260]	@ (800598c <HAL_UART_IRQHandler+0x374>)
 8005886:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005888:	f7fc fde8 	bl	800245c <HAL_DMA_Abort_IT>
 800588c:	2800      	cmp	r0, #0
 800588e:	f43f aedf 	beq.w	8005650 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005892:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005894:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 8005896:	b003      	add	sp, #12
 8005898:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800589c:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589e:	f103 020c 	add.w	r2, r3, #12
 80058a2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058aa:	f103 000c 	add.w	r0, r3, #12
 80058ae:	e840 2100 	strex	r1, r2, [r0]
 80058b2:	2900      	cmp	r1, #0
 80058b4:	d1f3      	bne.n	800589e <HAL_UART_IRQHandler+0x286>
 80058b6:	e7cf      	b.n	8005858 <HAL_UART_IRQHandler+0x240>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058b8:	07d0      	lsls	r0, r2, #31
 80058ba:	d495      	bmi.n	80057e8 <HAL_UART_IRQHandler+0x1d0>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058bc:	0750      	lsls	r0, r2, #29
 80058be:	d50c      	bpl.n	80058da <HAL_UART_IRQHandler+0x2c2>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80058c2:	f041 0102 	orr.w	r1, r1, #2
 80058c6:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058c8:	0791      	lsls	r1, r2, #30
 80058ca:	d495      	bmi.n	80057f8 <HAL_UART_IRQHandler+0x1e0>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058cc:	0711      	lsls	r1, r2, #28
 80058ce:	d499      	bmi.n	8005804 <HAL_UART_IRQHandler+0x1ec>
 80058d0:	e739      	b.n	8005746 <HAL_UART_IRQHandler+0x12e>
            HAL_UART_ErrorCallback(huart);
 80058d2:	4620      	mov	r0, r4
 80058d4:	f7ff fd7a 	bl	80053cc <HAL_UART_ErrorCallback>
 80058d8:	e6ba      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058da:	0791      	lsls	r1, r2, #30
 80058dc:	d48c      	bmi.n	80057f8 <HAL_UART_IRQHandler+0x1e0>
 80058de:	e7f5      	b.n	80058cc <HAL_UART_IRQHandler+0x2b4>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058e0:	06a9      	lsls	r1, r5, #26
 80058e2:	d48f      	bmi.n	8005804 <HAL_UART_IRQHandler+0x1ec>
 80058e4:	e799      	b.n	800581a <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058e6:	0750      	lsls	r0, r2, #29
 80058e8:	f53f af28 	bmi.w	800573c <HAL_UART_IRQHandler+0x124>
 80058ec:	e780      	b.n	80057f0 <HAL_UART_IRQHandler+0x1d8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058ee:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 80058f0:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 80058f2:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058f4:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 80058f6:	2900      	cmp	r1, #0
 80058f8:	f43f aeaa 	beq.w	8005650 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058fc:	1a12      	subs	r2, r2, r0
 80058fe:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 8005900:	2900      	cmp	r1, #0
 8005902:	f43f aea5 	beq.w	8005650 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005906:	f103 020c 	add.w	r2, r3, #12
 800590a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800590e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005912:	f103 050c 	add.w	r5, r3, #12
 8005916:	e845 2000 	strex	r0, r2, [r5]
 800591a:	2800      	cmp	r0, #0
 800591c:	d1f3      	bne.n	8005906 <HAL_UART_IRQHandler+0x2ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	f103 0214 	add.w	r2, r3, #20
 8005922:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005926:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592a:	f103 0514 	add.w	r5, r3, #20
 800592e:	e845 2000 	strex	r0, r2, [r5]
 8005932:	2800      	cmp	r0, #0
 8005934:	d1f3      	bne.n	800591e <HAL_UART_IRQHandler+0x306>
        huart->RxState = HAL_UART_STATE_READY;
 8005936:	2220      	movs	r2, #32
 8005938:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800593c:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593e:	f103 020c 	add.w	r2, r3, #12
 8005942:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005946:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594a:	f103 050c 	add.w	r5, r3, #12
 800594e:	e845 2000 	strex	r0, r2, [r5]
 8005952:	2800      	cmp	r0, #0
 8005954:	d1f3      	bne.n	800593e <HAL_UART_IRQHandler+0x326>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005956:	2302      	movs	r3, #2
 8005958:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800595a:	4620      	mov	r0, r4
 800595c:	f7ff fd9e 	bl	800549c <HAL_UARTEx_RxEventCallback>
 8005960:	e676      	b.n	8005650 <HAL_UART_IRQHandler+0x38>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005962:	4291      	cmp	r1, r2
 8005964:	f47f ae74 	bne.w	8005650 <HAL_UART_IRQHandler+0x38>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005968:	69c3      	ldr	r3, [r0, #28]
 800596a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800596e:	f47f ae6f 	bne.w	8005650 <HAL_UART_IRQHandler+0x38>
 8005972:	e7f0      	b.n	8005956 <HAL_UART_IRQHandler+0x33e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005974:	6921      	ldr	r1, [r4, #16]
 8005976:	2900      	cmp	r1, #0
 8005978:	f47f af17 	bne.w	80057aa <HAL_UART_IRQHandler+0x192>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800597c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005980:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005984:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005986:	6222      	str	r2, [r4, #32]
 8005988:	e713      	b.n	80057b2 <HAL_UART_IRQHandler+0x19a>
 800598a:	bf00      	nop
 800598c:	0800548d 	.word	0x0800548d

08005990 <UART_Start_Receive_DMA>:
{
 8005990:	b530      	push	{r4, r5, lr}
 8005992:	4604      	mov	r4, r0
 8005994:	4613      	mov	r3, r2
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005996:	2022      	movs	r0, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005998:	2200      	movs	r2, #0
{
 800599a:	b083      	sub	sp, #12
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800599c:	6825      	ldr	r5, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599e:	6462      	str	r2, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059a0:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80059a4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
  huart->pRxBuffPtr = pData;
 80059a6:	62a1      	str	r1, [r4, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059a8:	85a3      	strh	r3, [r4, #44]	@ 0x2c
  huart->hdmarx->XferAbortCallback = NULL;
 80059aa:	6502      	str	r2, [r0, #80]	@ 0x50
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80059ac:	460a      	mov	r2, r1
 80059ae:	1d29      	adds	r1, r5, #4
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80059b0:	4d1f      	ldr	r5, [pc, #124]	@ (8005a30 <UART_Start_Receive_DMA+0xa0>)
 80059b2:	63c5      	str	r5, [r0, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80059b4:	4d1f      	ldr	r5, [pc, #124]	@ (8005a34 <UART_Start_Receive_DMA+0xa4>)
 80059b6:	6405      	str	r5, [r0, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80059b8:	4d1f      	ldr	r5, [pc, #124]	@ (8005a38 <UART_Start_Receive_DMA+0xa8>)
 80059ba:	64c5      	str	r5, [r0, #76]	@ 0x4c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80059bc:	f7fc fcc8 	bl	8002350 <HAL_DMA_Start_IT>
 80059c0:	bb70      	cbnz	r0, 8005a20 <UART_Start_Receive_DMA+0x90>
  __HAL_UART_CLEAR_OREFLAG(huart);
 80059c2:	6823      	ldr	r3, [r4, #0]
 80059c4:	9001      	str	r0, [sp, #4]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	9201      	str	r2, [sp, #4]
 80059ca:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80059cc:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 80059ce:	9101      	str	r1, [sp, #4]
 80059d0:	9901      	ldr	r1, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80059d2:	b15a      	cbz	r2, 80059ec <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	f103 020c 	add.w	r2, r3, #12
 80059d8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e0:	f103 040c 	add.w	r4, r3, #12
 80059e4:	e844 2100 	strex	r1, r2, [r4]
 80059e8:	2900      	cmp	r1, #0
 80059ea:	d1f3      	bne.n	80059d4 <UART_Start_Receive_DMA+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ec:	f103 0214 	add.w	r2, r3, #20
 80059f0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f4:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f8:	f103 0414 	add.w	r4, r3, #20
 80059fc:	e844 2100 	strex	r1, r2, [r4]
 8005a00:	2900      	cmp	r1, #0
 8005a02:	d1f3      	bne.n	80059ec <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	f103 0214 	add.w	r2, r3, #20
 8005a08:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a10:	f103 0414 	add.w	r4, r3, #20
 8005a14:	e844 2100 	strex	r1, r2, [r4]
 8005a18:	2900      	cmp	r1, #0
 8005a1a:	d1f3      	bne.n	8005a04 <UART_Start_Receive_DMA+0x74>
}
 8005a1c:	b003      	add	sp, #12
 8005a1e:	bd30      	pop	{r4, r5, pc}
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005a20:	2210      	movs	r2, #16
    huart->RxState = HAL_UART_STATE_READY;
 8005a22:	2320      	movs	r3, #32
    return HAL_ERROR;
 8005a24:	2001      	movs	r0, #1
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005a26:	6462      	str	r2, [r4, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_READY;
 8005a28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 8005a2c:	b003      	add	sp, #12
 8005a2e:	bd30      	pop	{r4, r5, pc}
 8005a30:	080054c1 	.word	0x080054c1
 8005a34:	080054a1 	.word	0x080054a1
 8005a38:	080053d1 	.word	0x080053d1

08005a3c <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a3c:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8005a40:	f1bc 0f20 	cmp.w	ip, #32
 8005a44:	d105      	bne.n	8005a52 <HAL_UART_Receive_DMA+0x16>
{
 8005a46:	b430      	push	{r4, r5}
    if ((pData == NULL) || (Size == 0U))
 8005a48:	b101      	cbz	r1, 8005a4c <HAL_UART_Receive_DMA+0x10>
 8005a4a:	b922      	cbnz	r2, 8005a56 <HAL_UART_Receive_DMA+0x1a>
      return HAL_ERROR;
 8005a4c:	2001      	movs	r0, #1
}
 8005a4e:	bc30      	pop	{r4, r5}
 8005a50:	4770      	bx	lr
    return HAL_BUSY;
 8005a52:	2002      	movs	r0, #2
}
 8005a54:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a56:	2400      	movs	r4, #0
 8005a58:	6304      	str	r4, [r0, #48]	@ 0x30
}
 8005a5a:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005a5c:	f7ff bf98 	b.w	8005990 <UART_Start_Receive_DMA>

08005a60 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005a60:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8005a62:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005a66:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005a68:	f002 f8b0 	bl	8007bcc <xTaskGetSchedulerState>
 8005a6c:	2801      	cmp	r0, #1
 8005a6e:	d100      	bne.n	8005a72 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8005a70:	bd08      	pop	{r3, pc}
 8005a72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8005a76:	f002 bc4d 	b.w	8008314 <xPortSysTickHandler>
 8005a7a:	bf00      	nop

08005a7c <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a7c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a80:	b92b      	cbnz	r3, 8005a8e <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a82:	4b06      	ldr	r3, [pc, #24]	@ (8005a9c <osKernelInitialize+0x20>)
 8005a84:	6818      	ldr	r0, [r3, #0]
 8005a86:	b928      	cbnz	r0, 8005a94 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a88:	2201      	movs	r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a8c:	4770      	bx	lr
    stat = osErrorISR;
 8005a8e:	f06f 0005 	mvn.w	r0, #5
 8005a92:	4770      	bx	lr
    } else {
      stat = osError;
 8005a94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    }
  }

  return (stat);
}
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	20000f6c 	.word	0x20000f6c

08005aa0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005aa0:	b510      	push	{r4, lr}
 8005aa2:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005aa6:	b974      	cbnz	r4, 8005ac6 <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8005aa8:	4b08      	ldr	r3, [pc, #32]	@ (8005acc <osKernelStart+0x2c>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	2a01      	cmp	r2, #1
 8005aae:	d107      	bne.n	8005ac0 <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ab0:	4907      	ldr	r1, [pc, #28]	@ (8005ad0 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	77cc      	strb	r4, [r1, #31]
 8005ab6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005ab8:	f001 fe66 	bl	8007788 <vTaskStartScheduler>
      stat = osOK;
 8005abc:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8005abe:	bd10      	pop	{r4, pc}
      stat = osError;
 8005ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8005ac4:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8005ac6:	f06f 0005 	mvn.w	r0, #5
}
 8005aca:	bd10      	pop	{r4, pc}
 8005acc:	20000f6c 	.word	0x20000f6c
 8005ad0:	e000ed00 	.word	0xe000ed00

08005ad4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ad6:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005ad8:	2500      	movs	r5, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ada:	4614      	mov	r4, r2
  hTask = NULL;
 8005adc:	9505      	str	r5, [sp, #20]
 8005ade:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005ae2:	b112      	cbz	r2, 8005aea <osThreadNew+0x16>
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
        return (NULL);
 8005ae4:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8005ae6:	b007      	add	sp, #28
 8005ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (!IS_IRQ() && (func != NULL)) {
 8005aea:	2800      	cmp	r0, #0
 8005aec:	d0fa      	beq.n	8005ae4 <osThreadNew+0x10>
    if (attr != NULL) {
 8005aee:	b304      	cbz	r4, 8005b32 <osThreadNew+0x5e>
      if (attr->priority != osPriorityNone) {
 8005af0:	69a3      	ldr	r3, [r4, #24]
 8005af2:	b9d3      	cbnz	r3, 8005b2a <osThreadNew+0x56>
    prio  = (UBaseType_t)osPriorityNormal;
 8005af4:	2318      	movs	r3, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005af6:	6862      	ldr	r2, [r4, #4]
 8005af8:	07d2      	lsls	r2, r2, #31
 8005afa:	d4f3      	bmi.n	8005ae4 <osThreadNew+0x10>
      if (attr->stack_size > 0U) {
 8005afc:	6965      	ldr	r5, [r4, #20]
 8005afe:	b32d      	cbz	r5, 8005b4c <osThreadNew+0x78>
        stack = attr->stack_size / sizeof(StackType_t);
 8005b00:	08aa      	lsrs	r2, r5, #2
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b02:	68a6      	ldr	r6, [r4, #8]
      if (attr->name != NULL) {
 8005b04:	f8d4 c000 	ldr.w	ip, [r4]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b08:	68e7      	ldr	r7, [r4, #12]
 8005b0a:	b30e      	cbz	r6, 8005b50 <osThreadNew+0x7c>
 8005b0c:	2fa7      	cmp	r7, #167	@ 0xa7
 8005b0e:	d9e9      	bls.n	8005ae4 <osThreadNew+0x10>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b10:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b12:	2c00      	cmp	r4, #0
 8005b14:	d0e6      	beq.n	8005ae4 <osThreadNew+0x10>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b16:	2d00      	cmp	r5, #0
 8005b18:	d0e4      	beq.n	8005ae4 <osThreadNew+0x10>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8005b20:	460b      	mov	r3, r1
 8005b22:	4661      	mov	r1, ip
 8005b24:	f001 fcf4 	bl	8007510 <xTaskCreateStatic>
 8005b28:	e7dd      	b.n	8005ae6 <osThreadNew+0x12>
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b2a:	1e5d      	subs	r5, r3, #1
 8005b2c:	2d37      	cmp	r5, #55	@ 0x37
 8005b2e:	d9e2      	bls.n	8005af6 <osThreadNew+0x22>
 8005b30:	e7d8      	b.n	8005ae4 <osThreadNew+0x10>
 8005b32:	2280      	movs	r2, #128	@ 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 8005b34:	2318      	movs	r3, #24
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4621      	mov	r1, r4
 8005b3c:	ac05      	add	r4, sp, #20
 8005b3e:	9401      	str	r4, [sp, #4]
 8005b40:	f001 fd20 	bl	8007584 <xTaskCreate>
 8005b44:	2801      	cmp	r0, #1
 8005b46:	d1cd      	bne.n	8005ae4 <osThreadNew+0x10>
  return ((osThreadId_t)hTask);
 8005b48:	9805      	ldr	r0, [sp, #20]
 8005b4a:	e7cc      	b.n	8005ae6 <osThreadNew+0x12>
    stack = configMINIMAL_STACK_SIZE;
 8005b4c:	2280      	movs	r2, #128	@ 0x80
 8005b4e:	e7d8      	b.n	8005b02 <osThreadNew+0x2e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b50:	2f00      	cmp	r7, #0
 8005b52:	d1c7      	bne.n	8005ae4 <osThreadNew+0x10>
 8005b54:	6924      	ldr	r4, [r4, #16]
 8005b56:	2c00      	cmp	r4, #0
 8005b58:	d1c4      	bne.n	8005ae4 <osThreadNew+0x10>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b5a:	b292      	uxth	r2, r2
 8005b5c:	4664      	mov	r4, ip
 8005b5e:	e7ea      	b.n	8005b36 <osThreadNew+0x62>

08005b60 <osDelay>:
 8005b60:	f3ef 8205 	mrs	r2, IPSR
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b64:	b93a      	cbnz	r2, 8005b76 <osDelay+0x16>
osStatus_t osDelay (uint32_t ticks) {
 8005b66:	b508      	push	{r3, lr}
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8005b68:	b908      	cbnz	r0, 8005b6e <osDelay+0xe>
    stat = osOK;
 8005b6a:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8005b6c:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8005b6e:	f001 fdb5 	bl	80076dc <vTaskDelay>
    stat = osOK;
 8005b72:	2000      	movs	r0, #0
}
 8005b74:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8005b76:	f06f 0005 	mvn.w	r0, #5
}
 8005b7a:	4770      	bx	lr

08005b7c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005b7c:	b538      	push	{r3, r4, r5, lr}
 8005b7e:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8005b82:	b93b      	cbnz	r3, 8005b94 <osMutexNew+0x18>
    if (attr != NULL) {
 8005b84:	4604      	mov	r4, r0
 8005b86:	b1e0      	cbz	r0, 8005bc2 <osMutexNew+0x46>
      type = attr->attr_bits;
 8005b88:	6843      	ldr	r3, [r0, #4]
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005b8a:	f003 0208 	and.w	r2, r3, #8
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005b8e:	07db      	lsls	r3, r3, #31
 8005b90:	d403      	bmi.n	8005b9a <osMutexNew+0x1e>
    if ((type & osMutexRobust) != osMutexRobust) {
 8005b92:	b302      	cbz	r2, 8005bd6 <osMutexNew+0x5a>
  hMutex = NULL;
 8005b94:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8005b96:	4628      	mov	r0, r5
 8005b98:	bd38      	pop	{r3, r4, r5, pc}
    if ((type & osMutexRobust) != osMutexRobust) {
 8005b9a:	2a00      	cmp	r2, #0
 8005b9c:	d1fa      	bne.n	8005b94 <osMutexNew+0x18>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005b9e:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 8005ba2:	b389      	cbz	r1, 8005c08 <osMutexNew+0x8c>
 8005ba4:	2b4f      	cmp	r3, #79	@ 0x4f
 8005ba6:	d9f5      	bls.n	8005b94 <osMutexNew+0x18>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005ba8:	2004      	movs	r0, #4
 8005baa:	f000 fcb5 	bl	8006518 <xQueueCreateMutexStatic>
 8005bae:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	d0ef      	beq.n	8005b94 <osMutexNew+0x18>
        vQueueAddToRegistry (hMutex, name);
 8005bb4:	6821      	ldr	r1, [r4, #0]
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005bb6:	f045 0501 	orr.w	r5, r5, #1
        vQueueAddToRegistry (hMutex, name);
 8005bba:	f001 f97b 	bl	8006eb4 <vQueueAddToRegistry>
}
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	bd38      	pop	{r3, r4, r5, pc}
              hMutex = xSemaphoreCreateMutex ();
 8005bc2:	2001      	movs	r0, #1
 8005bc4:	f000 fd18 	bl	80065f8 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8005bc8:	4605      	mov	r5, r0
 8005bca:	2800      	cmp	r0, #0
 8005bcc:	d0e3      	beq.n	8005b96 <osMutexNew+0x1a>
        vQueueAddToRegistry (hMutex, name);
 8005bce:	4621      	mov	r1, r4
 8005bd0:	f001 f970 	bl	8006eb4 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005bd4:	e7df      	b.n	8005b96 <osMutexNew+0x1a>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005bd6:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 8005bda:	b161      	cbz	r1, 8005bf6 <osMutexNew+0x7a>
 8005bdc:	2b4f      	cmp	r3, #79	@ 0x4f
 8005bde:	d9d9      	bls.n	8005b94 <osMutexNew+0x18>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005be0:	2001      	movs	r0, #1
 8005be2:	f000 fc99 	bl	8006518 <xQueueCreateMutexStatic>
      if (hMutex != NULL) {
 8005be6:	4605      	mov	r5, r0
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d0d4      	beq.n	8005b96 <osMutexNew+0x1a>
        vQueueAddToRegistry (hMutex, name);
 8005bec:	6821      	ldr	r1, [r4, #0]
 8005bee:	f001 f961 	bl	8006eb4 <vQueueAddToRegistry>
}
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	bd38      	pop	{r3, r4, r5, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1cc      	bne.n	8005b94 <osMutexNew+0x18>
              hMutex = xSemaphoreCreateMutex ();
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	f000 fcfc 	bl	80065f8 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8005c00:	4605      	mov	r5, r0
 8005c02:	2800      	cmp	r0, #0
 8005c04:	d1f2      	bne.n	8005bec <osMutexNew+0x70>
 8005c06:	e7c6      	b.n	8005b96 <osMutexNew+0x1a>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1c3      	bne.n	8005b94 <osMutexNew+0x18>
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005c0c:	2004      	movs	r0, #4
 8005c0e:	f000 fcf3 	bl	80065f8 <xQueueCreateMutex>
 8005c12:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8005c14:	2800      	cmp	r0, #0
 8005c16:	d1cd      	bne.n	8005bb4 <osMutexNew+0x38>
 8005c18:	e7bc      	b.n	8005b94 <osMutexNew+0x18>
 8005c1a:	bf00      	nop

08005c1c <osMutexAcquire>:
 8005c1c:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8005c20:	b9d2      	cbnz	r2, 8005c58 <osMutexAcquire+0x3c>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8005c22:	2801      	cmp	r0, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4603      	mov	r3, r0
  else if (hMutex == NULL) {
 8005c28:	d919      	bls.n	8005c5e <osMutexAcquire+0x42>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8005c2a:	f003 0501 	and.w	r5, r3, #1
 8005c2e:	460c      	mov	r4, r1
 8005c30:	f020 0001 	bic.w	r0, r0, #1
 8005c34:	b955      	cbnz	r5, 8005c4c <osMutexAcquire+0x30>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005c36:	f000 feeb 	bl	8006a10 <xQueueSemaphoreTake>
 8005c3a:	2801      	cmp	r0, #1
 8005c3c:	d00a      	beq.n	8005c54 <osMutexAcquire+0x38>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 8005c3e:	2c00      	cmp	r4, #0
 8005c40:	bf14      	ite	ne
 8005c42:	f06f 0001 	mvnne.w	r0, #1
 8005c46:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 8005c4a:	bd38      	pop	{r3, r4, r5, pc}
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005c4c:	f001 f870 	bl	8006d30 <xQueueTakeMutexRecursive>
 8005c50:	2801      	cmp	r0, #1
 8005c52:	d1f4      	bne.n	8005c3e <osMutexAcquire+0x22>
  stat = osOK;
 8005c54:	2000      	movs	r0, #0
}
 8005c56:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorISR;
 8005c58:	f06f 0005 	mvn.w	r0, #5
}
 8005c5c:	4770      	bx	lr
    stat = osErrorParameter;
 8005c5e:	f06f 0003 	mvn.w	r0, #3
}
 8005c62:	bd38      	pop	{r3, r4, r5, pc}

08005c64 <osMutexRelease>:
 8005c64:	f3ef 8105 	mrs	r1, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8005c68:	b9b9      	cbnz	r1, 8005c9a <osMutexRelease+0x36>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8005c6a:	2801      	cmp	r0, #1
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	d917      	bls.n	8005ca0 <osMutexRelease+0x3c>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005c70:	b508      	push	{r3, lr}
 8005c72:	f002 0301 	and.w	r3, r2, #1
 8005c76:	f020 0001 	bic.w	r0, r0, #1
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8005c7a:	b93b      	cbnz	r3, 8005c8c <osMutexRelease+0x28>
        stat = osErrorResource;
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	4619      	mov	r1, r3
 8005c80:	f000 faca 	bl	8006218 <xQueueGenericSend>
 8005c84:	2801      	cmp	r0, #1
 8005c86:	d105      	bne.n	8005c94 <osMutexRelease+0x30>
  stat = osOK;
 8005c88:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8005c8a:	bd08      	pop	{r3, pc}
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005c8c:	f000 fc94 	bl	80065b8 <xQueueGiveMutexRecursive>
 8005c90:	2801      	cmp	r0, #1
 8005c92:	d0f9      	beq.n	8005c88 <osMutexRelease+0x24>
        stat = osErrorResource;
 8005c94:	f06f 0002 	mvn.w	r0, #2
}
 8005c98:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8005c9a:	f06f 0005 	mvn.w	r0, #5
 8005c9e:	4770      	bx	lr
    stat = osErrorParameter;
 8005ca0:	f06f 0003 	mvn.w	r0, #3
}
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop

08005ca8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005caa:	b083      	sub	sp, #12
 8005cac:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005cb0:	b956      	cbnz	r6, 8005cc8 <osSemaphoreNew+0x20>
 8005cb2:	b148      	cbz	r0, 8005cc8 <osSemaphoreNew+0x20>
 8005cb4:	4288      	cmp	r0, r1
 8005cb6:	460f      	mov	r7, r1
 8005cb8:	d306      	bcc.n	8005cc8 <osSemaphoreNew+0x20>
    mem = -1;

    if (attr != NULL) {
 8005cba:	4615      	mov	r5, r2
 8005cbc:	b1fa      	cbz	r2, 8005cfe <osSemaphoreNew+0x56>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005cbe:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 8005cc2:	b12a      	cbz	r2, 8005cd0 <osSemaphoreNew+0x28>
 8005cc4:	2b4f      	cmp	r3, #79	@ 0x4f
 8005cc6:	d828      	bhi.n	8005d1a <osSemaphoreNew+0x72>
  hSemaphore = NULL;
 8005cc8:	2400      	movs	r4, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 8005cca:	4620      	mov	r0, r4
 8005ccc:	b003      	add	sp, #12
 8005cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1f9      	bne.n	8005cc8 <osSemaphoreNew+0x20>
      if (max_count == 1U) {
 8005cd4:	2801      	cmp	r0, #1
 8005cd6:	d006      	beq.n	8005ce6 <osSemaphoreNew+0x3e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005cd8:	f000 fa58 	bl	800618c <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 8005cdc:	4604      	mov	r4, r0
 8005cde:	2800      	cmp	r0, #0
 8005ce0:	d0f2      	beq.n	8005cc8 <osSemaphoreNew+0x20>
          name = attr->name;
 8005ce2:	682d      	ldr	r5, [r5, #0]
 8005ce4:	e012      	b.n	8005d0c <osSemaphoreNew+0x64>
            hSemaphore = xSemaphoreCreateBinary();
 8005ce6:	2203      	movs	r2, #3
 8005ce8:	2100      	movs	r1, #0
 8005cea:	2001      	movs	r0, #1
 8005cec:	f000 f9ac 	bl	8006048 <xQueueGenericCreate>
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005cf0:	4604      	mov	r4, r0
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d0e8      	beq.n	8005cc8 <osSemaphoreNew+0x20>
 8005cf6:	b9c7      	cbnz	r7, 8005d2a <osSemaphoreNew+0x82>
        if (attr != NULL) {
 8005cf8:	2d00      	cmp	r5, #0
 8005cfa:	d1f2      	bne.n	8005ce2 <osSemaphoreNew+0x3a>
 8005cfc:	e006      	b.n	8005d0c <osSemaphoreNew+0x64>
      if (max_count == 1U) {
 8005cfe:	2801      	cmp	r0, #1
 8005d00:	d0f1      	beq.n	8005ce6 <osSemaphoreNew+0x3e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005d02:	f000 fa43 	bl	800618c <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 8005d06:	4604      	mov	r4, r0
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	d0dd      	beq.n	8005cc8 <osSemaphoreNew+0x20>
        vQueueAddToRegistry (hSemaphore, name);
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	4629      	mov	r1, r5
 8005d10:	f001 f8d0 	bl	8006eb4 <vQueueAddToRegistry>
}
 8005d14:	4620      	mov	r0, r4
 8005d16:	b003      	add	sp, #12
 8005d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (max_count == 1U) {
 8005d1a:	2801      	cmp	r0, #1
 8005d1c:	d010      	beq.n	8005d40 <osSemaphoreNew+0x98>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005d1e:	f000 f9d5 	bl	80060cc <xQueueCreateCountingSemaphoreStatic>
      if (hSemaphore != NULL) {
 8005d22:	4604      	mov	r4, r0
 8005d24:	2800      	cmp	r0, #0
 8005d26:	d1dc      	bne.n	8005ce2 <osSemaphoreNew+0x3a>
 8005d28:	e7ce      	b.n	8005cc8 <osSemaphoreNew+0x20>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	4619      	mov	r1, r3
 8005d30:	f000 fa72 	bl	8006218 <xQueueGenericSend>
 8005d34:	2801      	cmp	r0, #1
 8005d36:	d0df      	beq.n	8005cf8 <osSemaphoreNew+0x50>
            vSemaphoreDelete (hSemaphore);
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f001 f875 	bl	8006e28 <vQueueDelete>
      if (hSemaphore != NULL) {
 8005d3e:	e7c3      	b.n	8005cc8 <osSemaphoreNew+0x20>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005d40:	4613      	mov	r3, r2
 8005d42:	2203      	movs	r2, #3
 8005d44:	9200      	str	r2, [sp, #0]
 8005d46:	4631      	mov	r1, r6
 8005d48:	4632      	mov	r2, r6
 8005d4a:	f000 f90d 	bl	8005f68 <xQueueGenericCreateStatic>
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005d4e:	4604      	mov	r4, r0
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d0b9      	beq.n	8005cc8 <osSemaphoreNew+0x20>
 8005d54:	2f00      	cmp	r7, #0
 8005d56:	d0c4      	beq.n	8005ce2 <osSemaphoreNew+0x3a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005d58:	4633      	mov	r3, r6
 8005d5a:	4632      	mov	r2, r6
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	f000 fa5b 	bl	8006218 <xQueueGenericSend>
 8005d62:	2801      	cmp	r0, #1
 8005d64:	d0bd      	beq.n	8005ce2 <osSemaphoreNew+0x3a>
 8005d66:	e7e7      	b.n	8005d38 <osSemaphoreNew+0x90>

08005d68 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8005d68:	b360      	cbz	r0, 8005dc4 <osSemaphoreAcquire+0x5c>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005d6a:	b510      	push	{r4, lr}
 8005d6c:	460c      	mov	r4, r1
 8005d6e:	b082      	sub	sp, #8
 8005d70:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8005d74:	b1b3      	cbz	r3, 8005da4 <osSemaphoreAcquire+0x3c>
    if (timeout != 0U) {
 8005d76:	bb11      	cbnz	r1, 8005dbe <osSemaphoreAcquire+0x56>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005d78:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8005d7a:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005d7c:	f000 fff8 	bl	8006d70 <xQueueReceiveFromISR>
 8005d80:	2801      	cmp	r0, #1
 8005d82:	d118      	bne.n	8005db6 <osSemaphoreAcquire+0x4e>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8005d84:	9b01      	ldr	r3, [sp, #4]
 8005d86:	b913      	cbnz	r3, 8005d8e <osSemaphoreAcquire+0x26>
  stat = osOK;
 8005d88:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8005d8a:	b002      	add	sp, #8
 8005d8c:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 8005d8e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d96:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005d9a:	f3bf 8f4f 	dsb	sy
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	e7f1      	b.n	8005d88 <osSemaphoreAcquire+0x20>
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005da4:	f000 fe34 	bl	8006a10 <xQueueSemaphoreTake>
 8005da8:	2801      	cmp	r0, #1
 8005daa:	d0ed      	beq.n	8005d88 <osSemaphoreAcquire+0x20>
      if (timeout != 0U) {
 8005dac:	b11c      	cbz	r4, 8005db6 <osSemaphoreAcquire+0x4e>
        stat = osErrorTimeout;
 8005dae:	f06f 0001 	mvn.w	r0, #1
}
 8005db2:	b002      	add	sp, #8
 8005db4:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 8005db6:	f06f 0002 	mvn.w	r0, #2
}
 8005dba:	b002      	add	sp, #8
 8005dbc:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 8005dbe:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8005dc2:	e7e2      	b.n	8005d8a <osSemaphoreAcquire+0x22>
    stat = osErrorParameter;
 8005dc4:	f06f 0003 	mvn.w	r0, #3
}
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop

08005dcc <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8005dcc:	b328      	cbz	r0, 8005e1a <osSemaphoreRelease+0x4e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005dce:	b500      	push	{lr}
 8005dd0:	b083      	sub	sp, #12
 8005dd2:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8005dd6:	b19b      	cbz	r3, 8005e00 <osSemaphoreRelease+0x34>
    yield = pdFALSE;
 8005dd8:	2300      	movs	r3, #0

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005dda:	a901      	add	r1, sp, #4
    yield = pdFALSE;
 8005ddc:	9301      	str	r3, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005dde:	f000 fc43 	bl	8006668 <xQueueGiveFromISR>
 8005de2:	2801      	cmp	r0, #1
 8005de4:	d116      	bne.n	8005e14 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 8005de6:	9b01      	ldr	r3, [sp, #4]
 8005de8:	b183      	cbz	r3, 8005e0c <osSemaphoreRelease+0x40>
 8005dea:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005df2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	e005      	b.n	8005e0c <osSemaphoreRelease+0x40>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005e00:	461a      	mov	r2, r3
 8005e02:	4619      	mov	r1, r3
 8005e04:	f000 fa08 	bl	8006218 <xQueueGenericSend>
 8005e08:	2801      	cmp	r0, #1
 8005e0a:	d103      	bne.n	8005e14 <osSemaphoreRelease+0x48>
  stat = osOK;
 8005e0c:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 8005e0e:	b003      	add	sp, #12
 8005e10:	f85d fb04 	ldr.w	pc, [sp], #4
      stat = osErrorResource;
 8005e14:	f06f 0002 	mvn.w	r0, #2
 8005e18:	e7f9      	b.n	8005e0e <osSemaphoreRelease+0x42>
    stat = osErrorParameter;
 8005e1a:	f06f 0003 	mvn.w	r0, #3
}
 8005e1e:	4770      	bx	lr

08005e20 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005e20:	4b04      	ldr	r3, [pc, #16]	@ (8005e34 <vApplicationGetIdleTaskMemory+0x14>)
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005e22:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005e24:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005e26:	4c04      	ldr	r4, [pc, #16]	@ (8005e38 <vApplicationGetIdleTaskMemory+0x18>)
 8005e28:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005e2a:	2380      	movs	r3, #128	@ 0x80
}
 8005e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005e30:	6013      	str	r3, [r2, #0]
}
 8005e32:	4770      	bx	lr
 8005e34:	20000ec4 	.word	0x20000ec4
 8005e38:	20000cc4 	.word	0x20000cc4

08005e3c <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005e3c:	4b05      	ldr	r3, [pc, #20]	@ (8005e54 <vApplicationGetTimerTaskMemory+0x18>)
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005e3e:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005e40:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005e42:	4c05      	ldr	r4, [pc, #20]	@ (8005e58 <vApplicationGetTimerTaskMemory+0x1c>)
 8005e44:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005e46:	f44f 7380 	mov.w	r3, #256	@ 0x100
}
 8005e4a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005e4e:	6013      	str	r3, [r2, #0]
}
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	20000c1c 	.word	0x20000c1c
 8005e58:	2000081c 	.word	0x2000081c

08005e5c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e5c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e64:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e66:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e6a:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e6e:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop

08005e74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e74:	2300      	movs	r3, #0
 8005e76:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop

08005e7c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e7c:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8005e7e:	6803      	ldr	r3, [r0, #0]
{
 8005e80:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e82:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 8005e84:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e86:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e8a:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e8c:	6091      	str	r1, [r2, #8]
}
 8005e8e:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8005e92:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8005e94:	6003      	str	r3, [r0, #0]
}
 8005e96:	4770      	bx	lr

08005e98 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e98:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e9a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e9c:	1c6b      	adds	r3, r5, #1
 8005e9e:	d010      	beq.n	8005ec2 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ea0:	f100 0308 	add.w	r3, r0, #8
 8005ea4:	461c      	mov	r4, r3
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	42aa      	cmp	r2, r5
 8005eac:	d9fa      	bls.n	8005ea4 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8005eae:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005eb0:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8005eb2:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005eb4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005eb6:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005eb8:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8005eba:	6108      	str	r0, [r1, #16]
}
 8005ebc:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8005ebe:	6002      	str	r2, [r0, #0]
}
 8005ec0:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ec2:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ec4:	6863      	ldr	r3, [r4, #4]
 8005ec6:	e7f2      	b.n	8005eae <vListInsert+0x16>

08005ec8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ec8:	6903      	ldr	r3, [r0, #16]
{
 8005eca:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ecc:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ed0:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ed2:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8005ed4:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ed6:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ed8:	bf08      	it	eq
 8005eda:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8005edc:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8005ede:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8005ee2:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8005ee4:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8005ee6:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005ee8:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8005eea:	6818      	ldr	r0, [r3, #0]
}
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop

08005ef0 <prvCopyDataToQueue>:

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ef0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8005ef2:	b570      	push	{r4, r5, r6, lr}
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ef4:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 8005ef6:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ef8:	b92b      	cbnz	r3, 8005f06 <prvCopyDataToQueue+0x16>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005efa:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005efc:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005efe:	b346      	cbz	r6, 8005f52 <prvCopyDataToQueue+0x62>
BaseType_t xReturn = pdFALSE;
 8005f00:	4618      	mov	r0, r3
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f02:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 8005f04:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8005f06:	4616      	mov	r6, r2
 8005f08:	b982      	cbnz	r2, 8005f2c <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	6840      	ldr	r0, [r0, #4]
 8005f0e:	f004 fa9d 	bl	800a44c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f12:	6863      	ldr	r3, [r4, #4]
 8005f14:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f16:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f18:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f1a:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f1c:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f1e:	bf24      	itt	cs
 8005f20:	6823      	ldrcs	r3, [r4, #0]
 8005f22:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f24:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 8005f26:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f28:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	68c0      	ldr	r0, [r0, #12]
 8005f30:	f004 fa8c 	bl	800a44c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005f34:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005f36:	68e3      	ldr	r3, [r4, #12]
 8005f38:	4251      	negs	r1, r2
 8005f3a:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f3c:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005f3e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d202      	bcs.n	8005f4a <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005f44:	68a3      	ldr	r3, [r4, #8]
 8005f46:	440b      	add	r3, r1
 8005f48:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8005f4a:	2e02      	cmp	r6, #2
 8005f4c:	d006      	beq.n	8005f5c <prvCopyDataToQueue+0x6c>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f4e:	3501      	adds	r5, #1
 8005f50:	e7e9      	b.n	8005f26 <prvCopyDataToQueue+0x36>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f52:	6880      	ldr	r0, [r0, #8]
 8005f54:	f001 fe8a 	bl	8007c6c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005f58:	60a6      	str	r6, [r4, #8]
 8005f5a:	e7d2      	b.n	8005f02 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f5c:	2d01      	cmp	r5, #1
 8005f5e:	bf38      	it	cc
 8005f60:	2501      	movcc	r5, #1
BaseType_t xReturn = pdFALSE;
 8005f62:	2000      	movs	r0, #0
 8005f64:	e7cd      	b.n	8005f02 <prvCopyDataToQueue+0x12>
 8005f66:	bf00      	nop

08005f68 <xQueueGenericCreateStatic>:
	{
 8005f68:	b530      	push	{r4, r5, lr}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f70:	b940      	cbnz	r0, 8005f84 <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f76:	f383 8811 	msr	BASEPRI, r3
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	f3bf 8f4f 	dsb	sy
 8005f82:	e7fe      	b.n	8005f82 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8005f84:	461c      	mov	r4, r3
 8005f86:	b183      	cbz	r3, 8005faa <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f88:	2a00      	cmp	r2, #0
 8005f8a:	d04a      	beq.n	8006022 <xQueueGenericCreateStatic+0xba>
 8005f8c:	b1b1      	cbz	r1, 8005fbc <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f8e:	2350      	movs	r3, #80	@ 0x50
 8005f90:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f92:	9b01      	ldr	r3, [sp, #4]
 8005f94:	2b50      	cmp	r3, #80	@ 0x50
 8005f96:	d01a      	beq.n	8005fce <xQueueGenericCreateStatic+0x66>
 8005f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9c:	f383 8811 	msr	BASEPRI, r3
 8005fa0:	f3bf 8f6f 	isb	sy
 8005fa4:	f3bf 8f4f 	dsb	sy
 8005fa8:	e7fe      	b.n	8005fa8 <xQueueGenericCreateStatic+0x40>
 8005faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fae:	f383 8811 	msr	BASEPRI, r3
 8005fb2:	f3bf 8f6f 	isb	sy
 8005fb6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8005fba:	e7fe      	b.n	8005fba <xQueueGenericCreateStatic+0x52>
 8005fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005fcc:	e7fe      	b.n	8005fcc <xQueueGenericCreateStatic+0x64>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005fce:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fd0:	6022      	str	r2, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005fd2:	2301      	movs	r3, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8005fd4:	e9c4 010f 	strd	r0, r1, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005fd8:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
	taskENTER_CRITICAL();
 8005fdc:	f002 f932 	bl	8008244 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fe0:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 8005fe4:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005fe6:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fe8:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fec:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fee:	440a      	add	r2, r1
 8005ff0:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ff2:	2200      	movs	r2, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ff4:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ff6:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8005ff8:	22ff      	movs	r2, #255	@ 0xff
 8005ffa:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ffe:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8006000:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006004:	f104 0010 	add.w	r0, r4, #16
 8006008:	f7ff ff28 	bl	8005e5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800600c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006010:	f7ff ff24 	bl	8005e5c <vListInitialise>
	taskEXIT_CRITICAL();
 8006014:	f002 f938 	bl	8008288 <vPortExitCritical>
	}
 8006018:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800601a:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
	}
 800601e:	b003      	add	sp, #12
 8006020:	bd30      	pop	{r4, r5, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006022:	b939      	cbnz	r1, 8006034 <xQueueGenericCreateStatic+0xcc>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006024:	2350      	movs	r3, #80	@ 0x50
 8006026:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006028:	9b01      	ldr	r3, [sp, #4]
 800602a:	2b50      	cmp	r3, #80	@ 0x50
 800602c:	d1b4      	bne.n	8005f98 <xQueueGenericCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800602e:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006030:	4622      	mov	r2, r4
 8006032:	e7cd      	b.n	8005fd0 <xQueueGenericCreateStatic+0x68>
 8006034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006038:	f383 8811 	msr	BASEPRI, r3
 800603c:	f3bf 8f6f 	isb	sy
 8006040:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006044:	e7fe      	b.n	8006044 <xQueueGenericCreateStatic+0xdc>
 8006046:	bf00      	nop

08006048 <xQueueGenericCreate>:
	{
 8006048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800604a:	b940      	cbnz	r0, 800605e <xQueueGenericCreate+0x16>
 800604c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	e7fe      	b.n	800605c <xQueueGenericCreate+0x14>
 800605e:	4605      	mov	r5, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006060:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006064:	3050      	adds	r0, #80	@ 0x50
 8006066:	460e      	mov	r6, r1
 8006068:	4617      	mov	r7, r2
 800606a:	f002 fa4b 	bl	8008504 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800606e:	4604      	mov	r4, r0
 8006070:	b340      	cbz	r0, 80060c4 <xQueueGenericCreate+0x7c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006072:	2300      	movs	r3, #0
 8006074:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8006078:	b336      	cbz	r6, 80060c8 <xQueueGenericCreate+0x80>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800607a:	f100 0350 	add.w	r3, r0, #80	@ 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800607e:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8006080:	e9c4 560f 	strd	r5, r6, [r4, #60]	@ 0x3c
	taskENTER_CRITICAL();
 8006084:	f002 f8de 	bl	8008244 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006088:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 800608c:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800608e:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006090:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006094:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006096:	440a      	add	r2, r1
 8006098:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800609a:	2200      	movs	r2, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800609c:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800609e:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80060a0:	22ff      	movs	r2, #255	@ 0xff
 80060a2:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060a6:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 80060a8:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80060ac:	f104 0010 	add.w	r0, r4, #16
 80060b0:	f7ff fed4 	bl	8005e5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80060b4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80060b8:	f7ff fed0 	bl	8005e5c <vListInitialise>
	taskEXIT_CRITICAL();
 80060bc:	f002 f8e4 	bl	8008288 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 80060c0:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 80060c4:	4620      	mov	r0, r4
 80060c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060c8:	4603      	mov	r3, r0
 80060ca:	e7d8      	b.n	800607e <xQueueGenericCreate+0x36>

080060cc <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 80060cc:	b940      	cbnz	r0, 80060e0 <xQueueCreateCountingSemaphoreStatic+0x14>
 80060ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d2:	f383 8811 	msr	BASEPRI, r3
 80060d6:	f3bf 8f6f 	isb	sy
 80060da:	f3bf 8f4f 	dsb	sy
 80060de:	e7fe      	b.n	80060de <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 80060e0:	4288      	cmp	r0, r1
 80060e2:	d208      	bcs.n	80060f6 <xQueueCreateCountingSemaphoreStatic+0x2a>
 80060e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e8:	f383 8811 	msr	BASEPRI, r3
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	f3bf 8f4f 	dsb	sy
 80060f4:	e7fe      	b.n	80060f4 <xQueueCreateCountingSemaphoreStatic+0x28>
	{
 80060f6:	b530      	push	{r4, r5, lr}
 80060f8:	4614      	mov	r4, r2
 80060fa:	b085      	sub	sp, #20
		configASSERT( pxStaticQueue != NULL );
 80060fc:	2a00      	cmp	r2, #0
 80060fe:	d03b      	beq.n	8006178 <xQueueCreateCountingSemaphoreStatic+0xac>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006100:	2350      	movs	r3, #80	@ 0x50
 8006102:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006104:	9b03      	ldr	r3, [sp, #12]
 8006106:	2b50      	cmp	r3, #80	@ 0x50
 8006108:	d008      	beq.n	800611c <xQueueCreateCountingSemaphoreStatic+0x50>
 800610a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610e:	f383 8811 	msr	BASEPRI, r3
 8006112:	f3bf 8f6f 	isb	sy
 8006116:	f3bf 8f4f 	dsb	sy
 800611a:	e7fe      	b.n	800611a <xQueueCreateCountingSemaphoreStatic+0x4e>
	pxNewQueue->uxItemSize = uxItemSize;
 800611c:	2500      	movs	r5, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800611e:	2301      	movs	r3, #1
 8006120:	f882 3046 	strb.w	r3, [r2, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006124:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8006126:	e9c2 050f 	strd	r0, r5, [r2, #60]	@ 0x3c
 800612a:	9101      	str	r1, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800612c:	9b03      	ldr	r3, [sp, #12]
	taskENTER_CRITICAL();
 800612e:	f002 f889 	bl	8008244 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006132:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 8006136:	6820      	ldr	r0, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006138:	63a5      	str	r5, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800613a:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800613e:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006140:	4402      	add	r2, r0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006142:	4403      	add	r3, r0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006144:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8006146:	22ff      	movs	r2, #255	@ 0xff
 8006148:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800614c:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 800614e:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006152:	6060      	str	r0, [r4, #4]
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006154:	f104 0010 	add.w	r0, r4, #16
 8006158:	f7ff fe80 	bl	8005e5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800615c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006160:	f7ff fe7c 	bl	8005e5c <vListInitialise>
	taskEXIT_CRITICAL();
 8006164:	f002 f890 	bl	8008288 <vPortExitCritical>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006168:	9901      	ldr	r1, [sp, #4]
 800616a:	63a1      	str	r1, [r4, #56]	@ 0x38
		pxNewQueue->ucQueueType = ucQueueType;
 800616c:	2302      	movs	r3, #2
	}
 800616e:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8006170:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 8006174:	b005      	add	sp, #20
 8006176:	bd30      	pop	{r4, r5, pc}
 8006178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8006188:	e7fe      	b.n	8006188 <xQueueCreateCountingSemaphoreStatic+0xbc>
 800618a:	bf00      	nop

0800618c <xQueueCreateCountingSemaphore>:
	{
 800618c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxMaxCount != 0 );
 800618e:	b940      	cbnz	r0, 80061a2 <xQueueCreateCountingSemaphore+0x16>
 8006190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	e7fe      	b.n	80061a0 <xQueueCreateCountingSemaphore+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 80061a2:	4288      	cmp	r0, r1
 80061a4:	460e      	mov	r6, r1
 80061a6:	4604      	mov	r4, r0
 80061a8:	d208      	bcs.n	80061bc <xQueueCreateCountingSemaphore+0x30>
 80061aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	e7fe      	b.n	80061ba <xQueueCreateCountingSemaphore+0x2e>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80061bc:	2050      	movs	r0, #80	@ 0x50
 80061be:	f002 f9a1 	bl	8008504 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80061c2:	4605      	mov	r5, r0
 80061c4:	b330      	cbz	r0, 8006214 <xQueueCreateCountingSemaphore+0x88>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80061c6:	2700      	movs	r7, #0
	pxNewQueue->uxItemSize = uxItemSize;
 80061c8:	e9c0 470f 	strd	r4, r7, [r0, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80061cc:	f880 7046 	strb.w	r7, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80061d0:	6000      	str	r0, [r0, #0]
	taskENTER_CRITICAL();
 80061d2:	f002 f837 	bl	8008244 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061d6:	e9d5 230f 	ldrd	r2, r3, [r5, #60]	@ 0x3c
 80061da:	6829      	ldr	r1, [r5, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061dc:	63af      	str	r7, [r5, #56]	@ 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061de:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061e2:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061e4:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061e6:	440b      	add	r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061e8:	60aa      	str	r2, [r5, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 80061ea:	22ff      	movs	r2, #255	@ 0xff
 80061ec:	f885 2044 	strb.w	r2, [r5, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061f0:	60eb      	str	r3, [r5, #12]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061f2:	6069      	str	r1, [r5, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 80061f4:	f885 2045 	strb.w	r2, [r5, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80061f8:	f105 0010 	add.w	r0, r5, #16
 80061fc:	f7ff fe2e 	bl	8005e5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006200:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8006204:	f7ff fe2a 	bl	8005e5c <vListInitialise>
	taskEXIT_CRITICAL();
 8006208:	f002 f83e 	bl	8008288 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 800620c:	2302      	movs	r3, #2
 800620e:	f885 304c 	strb.w	r3, [r5, #76]	@ 0x4c
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006212:	63ae      	str	r6, [r5, #56]	@ 0x38
	}
 8006214:	4628      	mov	r0, r5
 8006216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006218 <xQueueGenericSend>:
{
 8006218:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800621c:	b085      	sub	sp, #20
 800621e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8006220:	2800      	cmp	r0, #0
 8006222:	f000 811a 	beq.w	800645a <xQueueGenericSend+0x242>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006226:	4688      	mov	r8, r1
 8006228:	461f      	mov	r7, r3
 800622a:	4604      	mov	r4, r0
 800622c:	2900      	cmp	r1, #0
 800622e:	f000 80ae 	beq.w	800638e <xQueueGenericSend+0x176>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006232:	2f02      	cmp	r7, #2
 8006234:	d10b      	bne.n	800624e <xQueueGenericSend+0x36>
 8006236:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006238:	2b01      	cmp	r3, #1
 800623a:	d008      	beq.n	800624e <xQueueGenericSend+0x36>
 800623c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006240:	f383 8811 	msr	BASEPRI, r3
 8006244:	f3bf 8f6f 	isb	sy
 8006248:	f3bf 8f4f 	dsb	sy
 800624c:	e7fe      	b.n	800624c <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800624e:	f001 fcbd 	bl	8007bcc <xTaskGetSchedulerState>
 8006252:	2800      	cmp	r0, #0
 8006254:	f000 810a 	beq.w	800646c <xQueueGenericSend+0x254>
		taskENTER_CRITICAL();
 8006258:	f001 fff4 	bl	8008244 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800625c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800625e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006260:	429a      	cmp	r2, r3
 8006262:	d37a      	bcc.n	800635a <xQueueGenericSend+0x142>
 8006264:	2f02      	cmp	r7, #2
 8006266:	d078      	beq.n	800635a <xQueueGenericSend+0x142>
 8006268:	2300      	movs	r3, #0
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800626a:	f104 0624 	add.w	r6, r4, #36	@ 0x24
				if( xTicksToWait == ( TickType_t ) 0 )
 800626e:	9a01      	ldr	r2, [sp, #4]
 8006270:	2a00      	cmp	r2, #0
 8006272:	f000 8108 	beq.w	8006486 <xQueueGenericSend+0x26e>
				else if( xEntryTimeSet == pdFALSE )
 8006276:	2b00      	cmp	r3, #0
 8006278:	f000 80eb 	beq.w	8006452 <xQueueGenericSend+0x23a>
		taskEXIT_CRITICAL();
 800627c:	f002 f804 	bl	8008288 <vPortExitCritical>
		vTaskSuspendAll();
 8006280:	f001 fafe 	bl	8007880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006284:	f001 ffde 	bl	8008244 <vPortEnterCritical>
 8006288:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800628c:	2bff      	cmp	r3, #255	@ 0xff
 800628e:	bf04      	itt	eq
 8006290:	2300      	moveq	r3, #0
 8006292:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8006296:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800629a:	2bff      	cmp	r3, #255	@ 0xff
 800629c:	bf04      	itt	eq
 800629e:	2300      	moveq	r3, #0
 80062a0:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 80062a4:	f001 fff0 	bl	8008288 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062a8:	a901      	add	r1, sp, #4
 80062aa:	a802      	add	r0, sp, #8
 80062ac:	f001 fc40 	bl	8007b30 <xTaskCheckForTimeOut>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	f040 80ec 	bne.w	800648e <xQueueGenericSend+0x276>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062b6:	f001 ffc5 	bl	8008244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80062ba:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80062bc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80062be:	429a      	cmp	r2, r3
 80062c0:	d072      	beq.n	80063a8 <xQueueGenericSend+0x190>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80062c2:	f001 ffe1 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 80062c6:	f001 ffbd 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80062ca:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 80062ce:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062d0:	2d00      	cmp	r5, #0
 80062d2:	dc04      	bgt.n	80062de <xQueueGenericSend+0xc6>
 80062d4:	e011      	b.n	80062fa <xQueueGenericSend+0xe2>
			--cTxLock;
 80062d6:	1e6a      	subs	r2, r5, #1
 80062d8:	b2d3      	uxtb	r3, r2
 80062da:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062dc:	b16b      	cbz	r3, 80062fa <xQueueGenericSend+0xe2>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062de:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e0:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062e2:	b153      	cbz	r3, 80062fa <xQueueGenericSend+0xe2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e4:	f001 fbd4 	bl	8007a90 <xTaskRemoveFromEventList>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	d0f4      	beq.n	80062d6 <xQueueGenericSend+0xbe>
						vTaskMissedYield();
 80062ec:	f001 fc62 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 80062f0:	1e6a      	subs	r2, r5, #1
 80062f2:	b2d3      	uxtb	r3, r2
 80062f4:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1f1      	bne.n	80062de <xQueueGenericSend+0xc6>
		pxQueue->cTxLock = queueUNLOCKED;
 80062fa:	23ff      	movs	r3, #255	@ 0xff
 80062fc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006300:	f001 ffc2 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006304:	f001 ff9e 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006308:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800630c:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800630e:	2d00      	cmp	r5, #0
 8006310:	dd14      	ble.n	800633c <xQueueGenericSend+0x124>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006312:	f104 0910 	add.w	r9, r4, #16
 8006316:	e003      	b.n	8006320 <xQueueGenericSend+0x108>
				--cRxLock;
 8006318:	1e6a      	subs	r2, r5, #1
 800631a:	b2d3      	uxtb	r3, r2
 800631c:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800631e:	b16b      	cbz	r3, 800633c <xQueueGenericSend+0x124>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006320:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006322:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006324:	b153      	cbz	r3, 800633c <xQueueGenericSend+0x124>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006326:	f001 fbb3 	bl	8007a90 <xTaskRemoveFromEventList>
 800632a:	2800      	cmp	r0, #0
 800632c:	d0f4      	beq.n	8006318 <xQueueGenericSend+0x100>
					vTaskMissedYield();
 800632e:	f001 fc41 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 8006332:	1e6a      	subs	r2, r5, #1
 8006334:	b2d3      	uxtb	r3, r2
 8006336:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1f1      	bne.n	8006320 <xQueueGenericSend+0x108>
		pxQueue->cRxLock = queueUNLOCKED;
 800633c:	23ff      	movs	r3, #255	@ 0xff
 800633e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006342:	f001 ffa1 	bl	8008288 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8006346:	f001 faa3 	bl	8007890 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800634a:	f001 ff7b 	bl	8008244 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800634e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006350:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006352:	4291      	cmp	r1, r2
 8006354:	f04f 0301 	mov.w	r3, #1
 8006358:	d289      	bcs.n	800626e <xQueueGenericSend+0x56>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800635a:	463a      	mov	r2, r7
 800635c:	4641      	mov	r1, r8
 800635e:	4620      	mov	r0, r4
 8006360:	f7ff fdc6 	bl	8005ef0 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006364:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006366:	2b00      	cmp	r3, #0
 8006368:	f040 80ce 	bne.w	8006508 <xQueueGenericSend+0x2f0>
					else if( xYieldRequired != pdFALSE )
 800636c:	b148      	cbz	r0, 8006382 <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 800636e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006376:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006382:	f001 ff81 	bl	8008288 <vPortExitCritical>
				return pdPASS;
 8006386:	2001      	movs	r0, #1
}
 8006388:	b005      	add	sp, #20
 800638a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800638e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006390:	2b00      	cmp	r3, #0
 8006392:	f43f af4e 	beq.w	8006232 <xQueueGenericSend+0x1a>
 8006396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	e7fe      	b.n	80063a6 <xQueueGenericSend+0x18e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80063a8:	f104 0910 	add.w	r9, r4, #16
	taskEXIT_CRITICAL();
 80063ac:	f001 ff6c 	bl	8008288 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80063b0:	9901      	ldr	r1, [sp, #4]
 80063b2:	4648      	mov	r0, r9
 80063b4:	f001 fade 	bl	8007974 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 80063b8:	f001 ff44 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80063bc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80063c0:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063c2:	2d00      	cmp	r5, #0
 80063c4:	dc04      	bgt.n	80063d0 <xQueueGenericSend+0x1b8>
 80063c6:	e011      	b.n	80063ec <xQueueGenericSend+0x1d4>
			--cTxLock;
 80063c8:	1e6b      	subs	r3, r5, #1
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063ce:	b16a      	cbz	r2, 80063ec <xQueueGenericSend+0x1d4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063d2:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063d4:	b153      	cbz	r3, 80063ec <xQueueGenericSend+0x1d4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063d6:	f001 fb5b 	bl	8007a90 <xTaskRemoveFromEventList>
 80063da:	2800      	cmp	r0, #0
 80063dc:	d0f4      	beq.n	80063c8 <xQueueGenericSend+0x1b0>
						vTaskMissedYield();
 80063de:	f001 fbe9 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 80063e2:	1e6b      	subs	r3, r5, #1
 80063e4:	b2da      	uxtb	r2, r3
 80063e6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063e8:	2a00      	cmp	r2, #0
 80063ea:	d1f1      	bne.n	80063d0 <xQueueGenericSend+0x1b8>
		pxQueue->cTxLock = queueUNLOCKED;
 80063ec:	23ff      	movs	r3, #255	@ 0xff
 80063ee:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80063f2:	f001 ff49 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 80063f6:	f001 ff25 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80063fa:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80063fe:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006400:	2d00      	cmp	r5, #0
 8006402:	dc04      	bgt.n	800640e <xQueueGenericSend+0x1f6>
 8006404:	e011      	b.n	800642a <xQueueGenericSend+0x212>
				--cRxLock;
 8006406:	1e6b      	subs	r3, r5, #1
 8006408:	b2da      	uxtb	r2, r3
 800640a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800640c:	b16a      	cbz	r2, 800642a <xQueueGenericSend+0x212>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800640e:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006410:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006412:	b153      	cbz	r3, 800642a <xQueueGenericSend+0x212>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006414:	f001 fb3c 	bl	8007a90 <xTaskRemoveFromEventList>
 8006418:	2800      	cmp	r0, #0
 800641a:	d0f4      	beq.n	8006406 <xQueueGenericSend+0x1ee>
					vTaskMissedYield();
 800641c:	f001 fbca 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 8006420:	1e6b      	subs	r3, r5, #1
 8006422:	b2da      	uxtb	r2, r3
 8006424:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006426:	2a00      	cmp	r2, #0
 8006428:	d1f1      	bne.n	800640e <xQueueGenericSend+0x1f6>
		pxQueue->cRxLock = queueUNLOCKED;
 800642a:	23ff      	movs	r3, #255	@ 0xff
 800642c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006430:	f001 ff2a 	bl	8008288 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8006434:	f001 fa2c 	bl	8007890 <xTaskResumeAll>
 8006438:	2800      	cmp	r0, #0
 800643a:	d186      	bne.n	800634a <xQueueGenericSend+0x132>
					portYIELD_WITHIN_API();
 800643c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006440:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006444:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	f3bf 8f6f 	isb	sy
 8006450:	e77b      	b.n	800634a <xQueueGenericSend+0x132>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006452:	a802      	add	r0, sp, #8
 8006454:	f001 fb60 	bl	8007b18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006458:	e710      	b.n	800627c <xQueueGenericSend+0x64>
 800645a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645e:	f383 8811 	msr	BASEPRI, r3
 8006462:	f3bf 8f6f 	isb	sy
 8006466:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800646a:	e7fe      	b.n	800646a <xQueueGenericSend+0x252>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800646c:	9b01      	ldr	r3, [sp, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	f43f aef2 	beq.w	8006258 <xQueueGenericSend+0x40>
 8006474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006478:	f383 8811 	msr	BASEPRI, r3
 800647c:	f3bf 8f6f 	isb	sy
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	e7fe      	b.n	8006484 <xQueueGenericSend+0x26c>
					taskEXIT_CRITICAL();
 8006486:	f001 feff 	bl	8008288 <vPortExitCritical>
					return errQUEUE_FULL;
 800648a:	2000      	movs	r0, #0
 800648c:	e77c      	b.n	8006388 <xQueueGenericSend+0x170>
	taskENTER_CRITICAL();
 800648e:	f001 fed9 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006492:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006496:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006498:	2d00      	cmp	r5, #0
 800649a:	dd10      	ble.n	80064be <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800649c:	f104 0624 	add.w	r6, r4, #36	@ 0x24
 80064a0:	e003      	b.n	80064aa <xQueueGenericSend+0x292>
			--cTxLock;
 80064a2:	1e6b      	subs	r3, r5, #1
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064a8:	b14a      	cbz	r2, 80064be <xQueueGenericSend+0x2a6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064aa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064ac:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064ae:	b133      	cbz	r3, 80064be <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064b0:	f001 faee 	bl	8007a90 <xTaskRemoveFromEventList>
 80064b4:	2800      	cmp	r0, #0
 80064b6:	d0f4      	beq.n	80064a2 <xQueueGenericSend+0x28a>
						vTaskMissedYield();
 80064b8:	f001 fb7c 	bl	8007bb4 <vTaskMissedYield>
 80064bc:	e7f1      	b.n	80064a2 <xQueueGenericSend+0x28a>
		pxQueue->cTxLock = queueUNLOCKED;
 80064be:	23ff      	movs	r3, #255	@ 0xff
 80064c0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80064c4:	f001 fee0 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 80064c8:	f001 febc 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80064cc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80064d0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064d2:	2d00      	cmp	r5, #0
 80064d4:	dd10      	ble.n	80064f8 <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064d6:	f104 0610 	add.w	r6, r4, #16
 80064da:	e003      	b.n	80064e4 <xQueueGenericSend+0x2cc>
				--cRxLock;
 80064dc:	1e6b      	subs	r3, r5, #1
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064e2:	b14a      	cbz	r2, 80064f8 <xQueueGenericSend+0x2e0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064e4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064e6:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064e8:	b133      	cbz	r3, 80064f8 <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064ea:	f001 fad1 	bl	8007a90 <xTaskRemoveFromEventList>
 80064ee:	2800      	cmp	r0, #0
 80064f0:	d0f4      	beq.n	80064dc <xQueueGenericSend+0x2c4>
					vTaskMissedYield();
 80064f2:	f001 fb5f 	bl	8007bb4 <vTaskMissedYield>
 80064f6:	e7f1      	b.n	80064dc <xQueueGenericSend+0x2c4>
		pxQueue->cRxLock = queueUNLOCKED;
 80064f8:	23ff      	movs	r3, #255	@ 0xff
 80064fa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80064fe:	f001 fec3 	bl	8008288 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8006502:	f001 f9c5 	bl	8007890 <xTaskResumeAll>
			return errQUEUE_FULL;
 8006506:	e7c0      	b.n	800648a <xQueueGenericSend+0x272>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006508:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800650c:	f001 fac0 	bl	8007a90 <xTaskRemoveFromEventList>
 8006510:	2800      	cmp	r0, #0
 8006512:	f43f af36 	beq.w	8006382 <xQueueGenericSend+0x16a>
 8006516:	e72a      	b.n	800636e <xQueueGenericSend+0x156>

08006518 <xQueueCreateMutexStatic>:
		configASSERT( pxStaticQueue != NULL );
 8006518:	2900      	cmp	r1, #0
 800651a:	d044      	beq.n	80065a6 <xQueueCreateMutexStatic+0x8e>
	{
 800651c:	b570      	push	{r4, r5, r6, lr}
 800651e:	b082      	sub	sp, #8
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006520:	2350      	movs	r3, #80	@ 0x50
 8006522:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006524:	9b01      	ldr	r3, [sp, #4]
 8006526:	2b50      	cmp	r3, #80	@ 0x50
 8006528:	d008      	beq.n	800653c <xQueueCreateMutexStatic+0x24>
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	e7fe      	b.n	800653a <xQueueCreateMutexStatic+0x22>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800653c:	460c      	mov	r4, r1
	pxNewQueue->uxLength = uxQueueLength;
 800653e:	2600      	movs	r6, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006540:	2301      	movs	r3, #1
	pxNewQueue->uxLength = uxQueueLength;
 8006542:	e9c1 360f 	strd	r3, r6, [r1, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006546:	f881 3046 	strb.w	r3, [r1, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800654a:	6009      	str	r1, [r1, #0]
 800654c:	4605      	mov	r5, r0
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800654e:	9b01      	ldr	r3, [sp, #4]
	taskENTER_CRITICAL();
 8006550:	f001 fe78 	bl	8008244 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006554:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8006556:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006558:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800655a:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800655c:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006560:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006562:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006564:	440a      	add	r2, r1
 8006566:	e9c4 3202 	strd	r3, r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 800656a:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800656c:	63a6      	str	r6, [r4, #56]	@ 0x38
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800656e:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cRxLock = queueUNLOCKED;
 8006572:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006576:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800657a:	f7ff fc6f 	bl	8005e5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800657e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006582:	f7ff fc6b 	bl	8005e5c <vListInitialise>
	taskEXIT_CRITICAL();
 8006586:	f001 fe7f 	bl	8008288 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 800658a:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800658e:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006590:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006592:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006594:	4633      	mov	r3, r6
 8006596:	4632      	mov	r2, r6
 8006598:	4631      	mov	r1, r6
 800659a:	4620      	mov	r0, r4
 800659c:	f7ff fe3c 	bl	8006218 <xQueueGenericSend>
	}
 80065a0:	4620      	mov	r0, r4
 80065a2:	b002      	add	sp, #8
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
 80065a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80065b6:	e7fe      	b.n	80065b6 <xQueueCreateMutexStatic+0x9e>

080065b8 <xQueueGiveMutexRecursive>:
	{
 80065b8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 80065ba:	b138      	cbz	r0, 80065cc <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80065bc:	6885      	ldr	r5, [r0, #8]
 80065be:	4604      	mov	r4, r0
 80065c0:	f001 fafe 	bl	8007bc0 <xTaskGetCurrentTaskHandle>
 80065c4:	4285      	cmp	r5, r0
 80065c6:	d00a      	beq.n	80065de <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 80065c8:	2000      	movs	r0, #0
	}
 80065ca:	bd38      	pop	{r3, r4, r5, pc}
 80065cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d0:	f383 8811 	msr	BASEPRI, r3
 80065d4:	f3bf 8f6f 	isb	sy
 80065d8:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 80065dc:	e7fe      	b.n	80065dc <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80065de:	68e3      	ldr	r3, [r4, #12]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80065e4:	b10b      	cbz	r3, 80065ea <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 80065e6:	2001      	movs	r0, #1
	}
 80065e8:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80065ea:	461a      	mov	r2, r3
 80065ec:	4619      	mov	r1, r3
 80065ee:	4620      	mov	r0, r4
 80065f0:	f7ff fe12 	bl	8006218 <xQueueGenericSend>
 80065f4:	e7f7      	b.n	80065e6 <xQueueGiveMutexRecursive+0x2e>
 80065f6:	bf00      	nop

080065f8 <xQueueCreateMutex>:
	{
 80065f8:	b570      	push	{r4, r5, r6, lr}
 80065fa:	4606      	mov	r6, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80065fc:	2050      	movs	r0, #80	@ 0x50
 80065fe:	f001 ff81 	bl	8008504 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8006602:	4604      	mov	r4, r0
 8006604:	b370      	cbz	r0, 8006664 <xQueueCreateMutex+0x6c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006606:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8006608:	2301      	movs	r3, #1
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800660a:	f880 5046 	strb.w	r5, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800660e:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8006610:	e9c0 350f 	strd	r3, r5, [r0, #60]	@ 0x3c
	taskENTER_CRITICAL();
 8006614:	f001 fe16 	bl	8008244 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006618:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 800661c:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800661e:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006620:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	440b      	add	r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006628:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800662a:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800662c:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800662e:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006630:	63a5      	str	r5, [r4, #56]	@ 0x38
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006632:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cRxLock = queueUNLOCKED;
 8006636:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800663a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800663e:	f7ff fc0d 	bl	8005e5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006642:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006646:	f7ff fc09 	bl	8005e5c <vListInitialise>
	taskEXIT_CRITICAL();
 800664a:	f001 fe1d 	bl	8008288 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 800664e:	f884 604c 	strb.w	r6, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006652:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006654:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006656:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006658:	462b      	mov	r3, r5
 800665a:	462a      	mov	r2, r5
 800665c:	4629      	mov	r1, r5
 800665e:	4620      	mov	r0, r4
 8006660:	f7ff fdda 	bl	8006218 <xQueueGenericSend>
	}
 8006664:	4620      	mov	r0, r4
 8006666:	bd70      	pop	{r4, r5, r6, pc}

08006668 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8006668:	b360      	cbz	r0, 80066c4 <xQueueGiveFromISR+0x5c>
	configASSERT( pxQueue->uxItemSize == 0 );
 800666a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 800666c:	b570      	push	{r4, r5, r6, lr}
 800666e:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8006670:	b143      	cbz	r3, 8006684 <xQueueGiveFromISR+0x1c>
 8006672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	e7fe      	b.n	8006682 <xQueueGiveFromISR+0x1a>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006684:	6803      	ldr	r3, [r0, #0]
 8006686:	460d      	mov	r5, r1
 8006688:	b32b      	cbz	r3, 80066d6 <xQueueGiveFromISR+0x6e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800668a:	f001 ff0d 	bl	80084a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800668e:	f3ef 8611 	mrs	r6, BASEPRI
 8006692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066a2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 80066a4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d921      	bls.n	80066ee <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 80066aa:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066ae:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 80066b0:	2aff      	cmp	r2, #255	@ 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066b2:	63a3      	str	r3, [r4, #56]	@ 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 80066b4:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 80066b6:	d01e      	beq.n	80066f6 <xQueueGiveFromISR+0x8e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80066b8:	3301      	adds	r3, #1
 80066ba:	b25b      	sxtb	r3, r3
 80066bc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 80066c0:	2001      	movs	r0, #1
 80066c2:	e015      	b.n	80066f0 <xQueueGiveFromISR+0x88>
	__asm volatile
 80066c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80066d4:	e7fe      	b.n	80066d4 <xQueueGiveFromISR+0x6c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80066d6:	6883      	ldr	r3, [r0, #8]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d0d6      	beq.n	800668a <xQueueGiveFromISR+0x22>
 80066dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	e7fe      	b.n	80066ec <xQueueGiveFromISR+0x84>
			xReturn = errQUEUE_FULL;
 80066ee:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80066f0:	f386 8811 	msr	BASEPRI, r6
}
 80066f4:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066f6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d0e1      	beq.n	80066c0 <xQueueGiveFromISR+0x58>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066fc:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006700:	f001 f9c6 	bl	8007a90 <xTaskRemoveFromEventList>
 8006704:	2800      	cmp	r0, #0
 8006706:	d0db      	beq.n	80066c0 <xQueueGiveFromISR+0x58>
							if( pxHigherPriorityTaskWoken != NULL )
 8006708:	2d00      	cmp	r5, #0
 800670a:	d0d9      	beq.n	80066c0 <xQueueGiveFromISR+0x58>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800670c:	2301      	movs	r3, #1
 800670e:	602b      	str	r3, [r5, #0]
 8006710:	e7d6      	b.n	80066c0 <xQueueGiveFromISR+0x58>
 8006712:	bf00      	nop

08006714 <xQueueReceive>:
{
 8006714:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006718:	b085      	sub	sp, #20
 800671a:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800671c:	2800      	cmp	r0, #0
 800671e:	f000 8147 	beq.w	80069b0 <xQueueReceive+0x29c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006722:	460f      	mov	r7, r1
 8006724:	4604      	mov	r4, r0
 8006726:	2900      	cmp	r1, #0
 8006728:	d07b      	beq.n	8006822 <xQueueReceive+0x10e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800672a:	f001 fa4f 	bl	8007bcc <xTaskGetSchedulerState>
 800672e:	2800      	cmp	r0, #0
 8006730:	f000 8083 	beq.w	800683a <xQueueReceive+0x126>
		taskENTER_CRITICAL();
 8006734:	f001 fd86 	bl	8008244 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006738:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800673a:	2d00      	cmp	r5, #0
 800673c:	f040 8141 	bne.w	80069c2 <xQueueReceive+0x2ae>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006740:	9b01      	ldr	r3, [sp, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 80d7 	beq.w	80068f6 <xQueueReceive+0x1e2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006748:	a802      	add	r0, sp, #8
 800674a:	f001 f9e5 	bl	8007b18 <vTaskInternalSetTimeOutState>
		prvLockQueue( pxQueue );
 800674e:	46a8      	mov	r8, r5
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006750:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		taskEXIT_CRITICAL();
 8006754:	f001 fd98 	bl	8008288 <vPortExitCritical>
		vTaskSuspendAll();
 8006758:	f001 f892 	bl	8007880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800675c:	f001 fd72 	bl	8008244 <vPortEnterCritical>
 8006760:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006764:	2bff      	cmp	r3, #255	@ 0xff
 8006766:	bf08      	it	eq
 8006768:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 800676c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006770:	2bff      	cmp	r3, #255	@ 0xff
 8006772:	bf08      	it	eq
 8006774:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8006778:	f001 fd86 	bl	8008288 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800677c:	a901      	add	r1, sp, #4
 800677e:	a802      	add	r0, sp, #8
 8006780:	f001 f9d6 	bl	8007b30 <xTaskCheckForTimeOut>
 8006784:	2800      	cmp	r0, #0
 8006786:	d165      	bne.n	8006854 <xQueueReceive+0x140>
	taskENTER_CRITICAL();
 8006788:	f001 fd5c 	bl	8008244 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800678c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 80b7 	beq.w	8006902 <xQueueReceive+0x1ee>
	taskEXIT_CRITICAL();
 8006794:	f001 fd78 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006798:	f001 fd54 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800679c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80067a0:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067a2:	2d00      	cmp	r5, #0
 80067a4:	dd14      	ble.n	80067d0 <xQueueReceive+0xbc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067a6:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 80067aa:	e003      	b.n	80067b4 <xQueueReceive+0xa0>
			--cTxLock;
 80067ac:	1e6b      	subs	r3, r5, #1
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067b2:	b16a      	cbz	r2, 80067d0 <xQueueReceive+0xbc>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067b4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067b6:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067b8:	b153      	cbz	r3, 80067d0 <xQueueReceive+0xbc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ba:	f001 f969 	bl	8007a90 <xTaskRemoveFromEventList>
 80067be:	2800      	cmp	r0, #0
 80067c0:	d0f4      	beq.n	80067ac <xQueueReceive+0x98>
						vTaskMissedYield();
 80067c2:	f001 f9f7 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 80067c6:	1e6b      	subs	r3, r5, #1
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067cc:	2a00      	cmp	r2, #0
 80067ce:	d1f1      	bne.n	80067b4 <xQueueReceive+0xa0>
		pxQueue->cTxLock = queueUNLOCKED;
 80067d0:	23ff      	movs	r3, #255	@ 0xff
 80067d2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80067d6:	f001 fd57 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 80067da:	f001 fd33 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80067de:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80067e2:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067e4:	2d00      	cmp	r5, #0
 80067e6:	dd14      	ble.n	8006812 <xQueueReceive+0xfe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067e8:	f104 0910 	add.w	r9, r4, #16
 80067ec:	e003      	b.n	80067f6 <xQueueReceive+0xe2>
				--cRxLock;
 80067ee:	1e6b      	subs	r3, r5, #1
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067f4:	b16a      	cbz	r2, 8006812 <xQueueReceive+0xfe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067f6:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067f8:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067fa:	b153      	cbz	r3, 8006812 <xQueueReceive+0xfe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067fc:	f001 f948 	bl	8007a90 <xTaskRemoveFromEventList>
 8006800:	2800      	cmp	r0, #0
 8006802:	d0f4      	beq.n	80067ee <xQueueReceive+0xda>
					vTaskMissedYield();
 8006804:	f001 f9d6 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 8006808:	1e6b      	subs	r3, r5, #1
 800680a:	b2da      	uxtb	r2, r3
 800680c:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800680e:	2a00      	cmp	r2, #0
 8006810:	d1f1      	bne.n	80067f6 <xQueueReceive+0xe2>
		pxQueue->cRxLock = queueUNLOCKED;
 8006812:	23ff      	movs	r3, #255	@ 0xff
 8006814:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006818:	f001 fd36 	bl	8008288 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800681c:	f001 f838 	bl	8007890 <xTaskResumeAll>
 8006820:	e060      	b.n	80068e4 <xQueueReceive+0x1d0>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006822:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006824:	2b00      	cmp	r3, #0
 8006826:	d080      	beq.n	800672a <xQueueReceive+0x16>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	e7fe      	b.n	8006838 <xQueueReceive+0x124>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800683a:	9b01      	ldr	r3, [sp, #4]
 800683c:	2b00      	cmp	r3, #0
 800683e:	f43f af79 	beq.w	8006734 <xQueueReceive+0x20>
 8006842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006846:	f383 8811 	msr	BASEPRI, r3
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	e7fe      	b.n	8006852 <xQueueReceive+0x13e>
	taskENTER_CRITICAL();
 8006854:	f001 fcf6 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006858:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800685c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800685e:	2d00      	cmp	r5, #0
 8006860:	dc04      	bgt.n	800686c <xQueueReceive+0x158>
 8006862:	e011      	b.n	8006888 <xQueueReceive+0x174>
			--cTxLock;
 8006864:	1e6b      	subs	r3, r5, #1
 8006866:	b2da      	uxtb	r2, r3
 8006868:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800686a:	b16a      	cbz	r2, 8006888 <xQueueReceive+0x174>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800686c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800686e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006870:	b153      	cbz	r3, 8006888 <xQueueReceive+0x174>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006872:	f001 f90d 	bl	8007a90 <xTaskRemoveFromEventList>
 8006876:	2800      	cmp	r0, #0
 8006878:	d0f4      	beq.n	8006864 <xQueueReceive+0x150>
						vTaskMissedYield();
 800687a:	f001 f99b 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 800687e:	1e6b      	subs	r3, r5, #1
 8006880:	b2da      	uxtb	r2, r3
 8006882:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006884:	2a00      	cmp	r2, #0
 8006886:	d1f1      	bne.n	800686c <xQueueReceive+0x158>
		pxQueue->cTxLock = queueUNLOCKED;
 8006888:	23ff      	movs	r3, #255	@ 0xff
 800688a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800688e:	f001 fcfb 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006892:	f001 fcd7 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006896:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800689a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800689c:	2d00      	cmp	r5, #0
 800689e:	dd14      	ble.n	80068ca <xQueueReceive+0x1b6>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068a0:	f104 0910 	add.w	r9, r4, #16
 80068a4:	e003      	b.n	80068ae <xQueueReceive+0x19a>
				--cRxLock;
 80068a6:	1e6b      	subs	r3, r5, #1
 80068a8:	b2da      	uxtb	r2, r3
 80068aa:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068ac:	b16a      	cbz	r2, 80068ca <xQueueReceive+0x1b6>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068ae:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068b0:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068b2:	b153      	cbz	r3, 80068ca <xQueueReceive+0x1b6>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068b4:	f001 f8ec 	bl	8007a90 <xTaskRemoveFromEventList>
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d0f4      	beq.n	80068a6 <xQueueReceive+0x192>
					vTaskMissedYield();
 80068bc:	f001 f97a 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 80068c0:	1e6b      	subs	r3, r5, #1
 80068c2:	b2da      	uxtb	r2, r3
 80068c4:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	d1f1      	bne.n	80068ae <xQueueReceive+0x19a>
		pxQueue->cRxLock = queueUNLOCKED;
 80068ca:	23ff      	movs	r3, #255	@ 0xff
 80068cc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80068d0:	f001 fcda 	bl	8008288 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80068d4:	f000 ffdc 	bl	8007890 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80068d8:	f001 fcb4 	bl	8008244 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80068dc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80068de:	b153      	cbz	r3, 80068f6 <xQueueReceive+0x1e2>
	taskEXIT_CRITICAL();
 80068e0:	f001 fcd2 	bl	8008288 <vPortExitCritical>
		taskENTER_CRITICAL();
 80068e4:	f001 fcae 	bl	8008244 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068e8:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068ea:	2d00      	cmp	r5, #0
 80068ec:	d169      	bne.n	80069c2 <xQueueReceive+0x2ae>
				if( xTicksToWait == ( TickType_t ) 0 )
 80068ee:	9b01      	ldr	r3, [sp, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f47f af2f 	bne.w	8006754 <xQueueReceive+0x40>
					taskEXIT_CRITICAL();
 80068f6:	f001 fcc7 	bl	8008288 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80068fa:	2000      	movs	r0, #0
}
 80068fc:	b005      	add	sp, #20
 80068fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006902:	f104 0924 	add.w	r9, r4, #36	@ 0x24
	taskEXIT_CRITICAL();
 8006906:	f001 fcbf 	bl	8008288 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800690a:	9901      	ldr	r1, [sp, #4]
 800690c:	4648      	mov	r0, r9
 800690e:	f001 f831 	bl	8007974 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8006912:	f001 fc97 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006916:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800691a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800691c:	2d00      	cmp	r5, #0
 800691e:	dc04      	bgt.n	800692a <xQueueReceive+0x216>
 8006920:	e011      	b.n	8006946 <xQueueReceive+0x232>
			--cTxLock;
 8006922:	1e6b      	subs	r3, r5, #1
 8006924:	b2da      	uxtb	r2, r3
 8006926:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006928:	b16a      	cbz	r2, 8006946 <xQueueReceive+0x232>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800692a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800692c:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800692e:	b153      	cbz	r3, 8006946 <xQueueReceive+0x232>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006930:	f001 f8ae 	bl	8007a90 <xTaskRemoveFromEventList>
 8006934:	2800      	cmp	r0, #0
 8006936:	d0f4      	beq.n	8006922 <xQueueReceive+0x20e>
						vTaskMissedYield();
 8006938:	f001 f93c 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 800693c:	1e6b      	subs	r3, r5, #1
 800693e:	b2da      	uxtb	r2, r3
 8006940:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006942:	2a00      	cmp	r2, #0
 8006944:	d1f1      	bne.n	800692a <xQueueReceive+0x216>
		pxQueue->cTxLock = queueUNLOCKED;
 8006946:	23ff      	movs	r3, #255	@ 0xff
 8006948:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800694c:	f001 fc9c 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006950:	f001 fc78 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006954:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006958:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800695a:	2d00      	cmp	r5, #0
 800695c:	dd14      	ble.n	8006988 <xQueueReceive+0x274>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800695e:	f104 0910 	add.w	r9, r4, #16
 8006962:	e003      	b.n	800696c <xQueueReceive+0x258>
				--cRxLock;
 8006964:	1e6b      	subs	r3, r5, #1
 8006966:	b2da      	uxtb	r2, r3
 8006968:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800696a:	b16a      	cbz	r2, 8006988 <xQueueReceive+0x274>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800696c:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800696e:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006970:	b153      	cbz	r3, 8006988 <xQueueReceive+0x274>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006972:	f001 f88d 	bl	8007a90 <xTaskRemoveFromEventList>
 8006976:	2800      	cmp	r0, #0
 8006978:	d0f4      	beq.n	8006964 <xQueueReceive+0x250>
					vTaskMissedYield();
 800697a:	f001 f91b 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 800697e:	1e6b      	subs	r3, r5, #1
 8006980:	b2da      	uxtb	r2, r3
 8006982:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006984:	2a00      	cmp	r2, #0
 8006986:	d1f1      	bne.n	800696c <xQueueReceive+0x258>
		pxQueue->cRxLock = queueUNLOCKED;
 8006988:	23ff      	movs	r3, #255	@ 0xff
 800698a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800698e:	f001 fc7b 	bl	8008288 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8006992:	f000 ff7d 	bl	8007890 <xTaskResumeAll>
 8006996:	2800      	cmp	r0, #0
 8006998:	d1a4      	bne.n	80068e4 <xQueueReceive+0x1d0>
					portYIELD_WITHIN_API();
 800699a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800699e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069a2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80069a6:	f3bf 8f4f 	dsb	sy
 80069aa:	f3bf 8f6f 	isb	sy
 80069ae:	e799      	b.n	80068e4 <xQueueReceive+0x1d0>
 80069b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b4:	f383 8811 	msr	BASEPRI, r3
 80069b8:	f3bf 8f6f 	isb	sy
 80069bc:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80069c0:	e7fe      	b.n	80069c0 <xQueueReceive+0x2ac>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80069c2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80069c4:	b152      	cbz	r2, 80069dc <xQueueReceive+0x2c8>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069c6:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069c8:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069ca:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069cc:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069ce:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80069d0:	bf24      	itt	cs
 80069d2:	6821      	ldrcs	r1, [r4, #0]
 80069d4:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80069d6:	4638      	mov	r0, r7
 80069d8:	f003 fd38 	bl	800a44c <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80069dc:	3d01      	subs	r5, #1
 80069de:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069e0:	6923      	ldr	r3, [r4, #16]
 80069e2:	b91b      	cbnz	r3, 80069ec <xQueueReceive+0x2d8>
				taskEXIT_CRITICAL();
 80069e4:	f001 fc50 	bl	8008288 <vPortExitCritical>
				return pdPASS;
 80069e8:	2001      	movs	r0, #1
 80069ea:	e787      	b.n	80068fc <xQueueReceive+0x1e8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ec:	f104 0010 	add.w	r0, r4, #16
 80069f0:	f001 f84e 	bl	8007a90 <xTaskRemoveFromEventList>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	d0f5      	beq.n	80069e4 <xQueueReceive+0x2d0>
						queueYIELD_IF_USING_PREEMPTION();
 80069f8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80069fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a00:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	e7ea      	b.n	80069e4 <xQueueReceive+0x2d0>
 8006a0e:	bf00      	nop

08006a10 <xQueueSemaphoreTake>:
{
 8006a10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a14:	b085      	sub	sp, #20
 8006a16:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d05f      	beq.n	8006adc <xQueueSemaphoreTake+0xcc>
	configASSERT( pxQueue->uxItemSize == 0 );
 8006a1c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006a1e:	4604      	mov	r4, r0
 8006a20:	b143      	cbz	r3, 8006a34 <xQueueSemaphoreTake+0x24>
 8006a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a26:	f383 8811 	msr	BASEPRI, r3
 8006a2a:	f3bf 8f6f 	isb	sy
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	e7fe      	b.n	8006a32 <xQueueSemaphoreTake+0x22>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a34:	f001 f8ca 	bl	8007bcc <xTaskGetSchedulerState>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	d058      	beq.n	8006aee <xQueueSemaphoreTake+0xde>
		taskENTER_CRITICAL();
 8006a3c:	f001 fc02 	bl	8008244 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006a40:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006a42:	2d00      	cmp	r5, #0
 8006a44:	f040 8155 	bne.w	8006cf2 <xQueueSemaphoreTake+0x2e2>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a48:	9b01      	ldr	r3, [sp, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f000 8145 	beq.w	8006cda <xQueueSemaphoreTake+0x2ca>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a50:	a802      	add	r0, sp, #8
 8006a52:	f001 f861 	bl	8007b18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a56:	462f      	mov	r7, r5
		prvLockQueue( pxQueue );
 8006a58:	46a8      	mov	r8, r5
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a5a:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		taskEXIT_CRITICAL();
 8006a5e:	f001 fc13 	bl	8008288 <vPortExitCritical>
		vTaskSuspendAll();
 8006a62:	f000 ff0d 	bl	8007880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a66:	f001 fbed 	bl	8008244 <vPortEnterCritical>
 8006a6a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006a6e:	2bff      	cmp	r3, #255	@ 0xff
 8006a70:	bf08      	it	eq
 8006a72:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8006a76:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006a7a:	2bff      	cmp	r3, #255	@ 0xff
 8006a7c:	bf08      	it	eq
 8006a7e:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8006a82:	f001 fc01 	bl	8008288 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a86:	a901      	add	r1, sp, #4
 8006a88:	a802      	add	r0, sp, #8
 8006a8a:	f001 f851 	bl	8007b30 <xTaskCheckForTimeOut>
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	d139      	bne.n	8006b06 <xQueueSemaphoreTake+0xf6>
	taskENTER_CRITICAL();
 8006a92:	f001 fbd7 	bl	8008244 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006a96:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 80c0 	beq.w	8006c1e <xQueueSemaphoreTake+0x20e>
	taskEXIT_CRITICAL();
 8006a9e:	f001 fbf3 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006aa2:	f001 fbcf 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006aa6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006aaa:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006aac:	2d00      	cmp	r5, #0
 8006aae:	f340 8091 	ble.w	8006bd4 <xQueueSemaphoreTake+0x1c4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ab2:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 8006ab6:	e005      	b.n	8006ac4 <xQueueSemaphoreTake+0xb4>
			--cTxLock;
 8006ab8:	1e6b      	subs	r3, r5, #1
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006abe:	2a00      	cmp	r2, #0
 8006ac0:	f000 8088 	beq.w	8006bd4 <xQueueSemaphoreTake+0x1c4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ac4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ac6:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f000 8083 	beq.w	8006bd4 <xQueueSemaphoreTake+0x1c4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ace:	f000 ffdf 	bl	8007a90 <xTaskRemoveFromEventList>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d0f0      	beq.n	8006ab8 <xQueueSemaphoreTake+0xa8>
						vTaskMissedYield();
 8006ad6:	f001 f86d 	bl	8007bb4 <vTaskMissedYield>
 8006ada:	e7ed      	b.n	8006ab8 <xQueueSemaphoreTake+0xa8>
 8006adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae0:	f383 8811 	msr	BASEPRI, r3
 8006ae4:	f3bf 8f6f 	isb	sy
 8006ae8:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8006aec:	e7fe      	b.n	8006aec <xQueueSemaphoreTake+0xdc>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006aee:	9b01      	ldr	r3, [sp, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d0a3      	beq.n	8006a3c <xQueueSemaphoreTake+0x2c>
 8006af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	e7fe      	b.n	8006b04 <xQueueSemaphoreTake+0xf4>
	taskENTER_CRITICAL();
 8006b06:	f001 fb9d 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006b0a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006b0e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b10:	2d00      	cmp	r5, #0
 8006b12:	dc04      	bgt.n	8006b1e <xQueueSemaphoreTake+0x10e>
 8006b14:	e011      	b.n	8006b3a <xQueueSemaphoreTake+0x12a>
			--cTxLock;
 8006b16:	1e6b      	subs	r3, r5, #1
 8006b18:	b2da      	uxtb	r2, r3
 8006b1a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b1c:	b16a      	cbz	r2, 8006b3a <xQueueSemaphoreTake+0x12a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b1e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b20:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b22:	b153      	cbz	r3, 8006b3a <xQueueSemaphoreTake+0x12a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b24:	f000 ffb4 	bl	8007a90 <xTaskRemoveFromEventList>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d0f4      	beq.n	8006b16 <xQueueSemaphoreTake+0x106>
						vTaskMissedYield();
 8006b2c:	f001 f842 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 8006b30:	1e6b      	subs	r3, r5, #1
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b36:	2a00      	cmp	r2, #0
 8006b38:	d1f1      	bne.n	8006b1e <xQueueSemaphoreTake+0x10e>
		pxQueue->cTxLock = queueUNLOCKED;
 8006b3a:	23ff      	movs	r3, #255	@ 0xff
 8006b3c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006b40:	f001 fba2 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006b44:	f001 fb7e 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006b48:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006b4c:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b4e:	2d00      	cmp	r5, #0
 8006b50:	dd14      	ble.n	8006b7c <xQueueSemaphoreTake+0x16c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b52:	f104 0910 	add.w	r9, r4, #16
 8006b56:	e003      	b.n	8006b60 <xQueueSemaphoreTake+0x150>
				--cRxLock;
 8006b58:	1e6b      	subs	r3, r5, #1
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b5e:	b16a      	cbz	r2, 8006b7c <xQueueSemaphoreTake+0x16c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b60:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b62:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b64:	b153      	cbz	r3, 8006b7c <xQueueSemaphoreTake+0x16c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b66:	f000 ff93 	bl	8007a90 <xTaskRemoveFromEventList>
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	d0f4      	beq.n	8006b58 <xQueueSemaphoreTake+0x148>
					vTaskMissedYield();
 8006b6e:	f001 f821 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 8006b72:	1e6b      	subs	r3, r5, #1
 8006b74:	b2da      	uxtb	r2, r3
 8006b76:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b78:	2a00      	cmp	r2, #0
 8006b7a:	d1f1      	bne.n	8006b60 <xQueueSemaphoreTake+0x150>
		pxQueue->cRxLock = queueUNLOCKED;
 8006b7c:	23ff      	movs	r3, #255	@ 0xff
 8006b7e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006b82:	f001 fb81 	bl	8008288 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8006b86:	f000 fe83 	bl	8007890 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8006b8a:	f001 fb5b 	bl	8008244 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006b8e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b90:	b943      	cbnz	r3, 8006ba4 <xQueueSemaphoreTake+0x194>
	taskEXIT_CRITICAL();
 8006b92:	f001 fb79 	bl	8008288 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8006b96:	2f00      	cmp	r7, #0
 8006b98:	f040 8094 	bne.w	8006cc4 <xQueueSemaphoreTake+0x2b4>
					return errQUEUE_EMPTY;
 8006b9c:	2000      	movs	r0, #0
}
 8006b9e:	b005      	add	sp, #20
 8006ba0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	taskEXIT_CRITICAL();
 8006ba4:	f001 fb70 	bl	8008288 <vPortExitCritical>
		taskENTER_CRITICAL();
 8006ba8:	f001 fb4c 	bl	8008244 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006bac:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	f040 809f 	bne.w	8006cf2 <xQueueSemaphoreTake+0x2e2>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bb4:	9b01      	ldr	r3, [sp, #4]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f47f af51 	bne.w	8006a5e <xQueueSemaphoreTake+0x4e>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006bbc:	2f00      	cmp	r7, #0
 8006bbe:	f000 808c 	beq.w	8006cda <xQueueSemaphoreTake+0x2ca>
 8006bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	e7fe      	b.n	8006bd2 <xQueueSemaphoreTake+0x1c2>
		pxQueue->cTxLock = queueUNLOCKED;
 8006bd4:	23ff      	movs	r3, #255	@ 0xff
 8006bd6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006bda:	f001 fb55 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006bde:	f001 fb31 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006be2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006be6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006be8:	2d00      	cmp	r5, #0
 8006bea:	dd10      	ble.n	8006c0e <xQueueSemaphoreTake+0x1fe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bec:	f104 0910 	add.w	r9, r4, #16
 8006bf0:	e003      	b.n	8006bfa <xQueueSemaphoreTake+0x1ea>
				--cRxLock;
 8006bf2:	1e6b      	subs	r3, r5, #1
 8006bf4:	b2da      	uxtb	r2, r3
 8006bf6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bf8:	b14a      	cbz	r2, 8006c0e <xQueueSemaphoreTake+0x1fe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bfa:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bfc:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bfe:	b133      	cbz	r3, 8006c0e <xQueueSemaphoreTake+0x1fe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c00:	f000 ff46 	bl	8007a90 <xTaskRemoveFromEventList>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	d0f4      	beq.n	8006bf2 <xQueueSemaphoreTake+0x1e2>
					vTaskMissedYield();
 8006c08:	f000 ffd4 	bl	8007bb4 <vTaskMissedYield>
 8006c0c:	e7f1      	b.n	8006bf2 <xQueueSemaphoreTake+0x1e2>
		pxQueue->cRxLock = queueUNLOCKED;
 8006c0e:	23ff      	movs	r3, #255	@ 0xff
 8006c10:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006c14:	f001 fb38 	bl	8008288 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8006c18:	f000 fe3a 	bl	8007890 <xTaskResumeAll>
 8006c1c:	e7c4      	b.n	8006ba8 <xQueueSemaphoreTake+0x198>
	taskEXIT_CRITICAL();
 8006c1e:	f001 fb33 	bl	8008288 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d05b      	beq.n	8006ce0 <xQueueSemaphoreTake+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c28:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 8006c2c:	9901      	ldr	r1, [sp, #4]
 8006c2e:	4648      	mov	r0, r9
 8006c30:	f000 fea0 	bl	8007974 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8006c34:	f001 fb06 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006c38:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006c3c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c3e:	2d00      	cmp	r5, #0
 8006c40:	dc04      	bgt.n	8006c4c <xQueueSemaphoreTake+0x23c>
 8006c42:	e00d      	b.n	8006c60 <xQueueSemaphoreTake+0x250>
			--cTxLock;
 8006c44:	1e6b      	subs	r3, r5, #1
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c4a:	b14a      	cbz	r2, 8006c60 <xQueueSemaphoreTake+0x250>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c4c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c4e:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c50:	b133      	cbz	r3, 8006c60 <xQueueSemaphoreTake+0x250>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c52:	f000 ff1d 	bl	8007a90 <xTaskRemoveFromEventList>
 8006c56:	2800      	cmp	r0, #0
 8006c58:	d0f4      	beq.n	8006c44 <xQueueSemaphoreTake+0x234>
						vTaskMissedYield();
 8006c5a:	f000 ffab 	bl	8007bb4 <vTaskMissedYield>
 8006c5e:	e7f1      	b.n	8006c44 <xQueueSemaphoreTake+0x234>
		pxQueue->cTxLock = queueUNLOCKED;
 8006c60:	23ff      	movs	r3, #255	@ 0xff
 8006c62:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006c66:	f001 fb0f 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006c6a:	f001 faeb 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006c6e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006c72:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c74:	2d00      	cmp	r5, #0
 8006c76:	dd10      	ble.n	8006c9a <xQueueSemaphoreTake+0x28a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c78:	f104 0910 	add.w	r9, r4, #16
 8006c7c:	e003      	b.n	8006c86 <xQueueSemaphoreTake+0x276>
				--cRxLock;
 8006c7e:	1e6b      	subs	r3, r5, #1
 8006c80:	b2da      	uxtb	r2, r3
 8006c82:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c84:	b14a      	cbz	r2, 8006c9a <xQueueSemaphoreTake+0x28a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c86:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c88:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c8a:	b133      	cbz	r3, 8006c9a <xQueueSemaphoreTake+0x28a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c8c:	f000 ff00 	bl	8007a90 <xTaskRemoveFromEventList>
 8006c90:	2800      	cmp	r0, #0
 8006c92:	d0f4      	beq.n	8006c7e <xQueueSemaphoreTake+0x26e>
					vTaskMissedYield();
 8006c94:	f000 ff8e 	bl	8007bb4 <vTaskMissedYield>
 8006c98:	e7f1      	b.n	8006c7e <xQueueSemaphoreTake+0x26e>
		pxQueue->cRxLock = queueUNLOCKED;
 8006c9a:	23ff      	movs	r3, #255	@ 0xff
 8006c9c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006ca0:	f001 faf2 	bl	8008288 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8006ca4:	f000 fdf4 	bl	8007890 <xTaskResumeAll>
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	f47f af7d 	bne.w	8006ba8 <xQueueSemaphoreTake+0x198>
					portYIELD_WITHIN_API();
 8006cae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cb6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	f3bf 8f6f 	isb	sy
 8006cc2:	e771      	b.n	8006ba8 <xQueueSemaphoreTake+0x198>
						taskENTER_CRITICAL();
 8006cc4:	f001 fabe 	bl	8008244 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006cc8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006cca:	b119      	cbz	r1, 8006cd4 <xQueueSemaphoreTake+0x2c4>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ccc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006cce:	6819      	ldr	r1, [r3, #0]
 8006cd0:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006cd4:	68a0      	ldr	r0, [r4, #8]
 8006cd6:	f001 f80d 	bl	8007cf4 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8006cda:	f001 fad5 	bl	8008288 <vPortExitCritical>
 8006cde:	e75d      	b.n	8006b9c <xQueueSemaphoreTake+0x18c>
						taskENTER_CRITICAL();
 8006ce0:	f001 fab0 	bl	8008244 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006ce4:	68a0      	ldr	r0, [r4, #8]
 8006ce6:	f000 ff81 	bl	8007bec <xTaskPriorityInherit>
 8006cea:	4607      	mov	r7, r0
						taskEXIT_CRITICAL();
 8006cec:	f001 facc 	bl	8008288 <vPortExitCritical>
 8006cf0:	e79a      	b.n	8006c28 <xQueueSemaphoreTake+0x218>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cf2:	6823      	ldr	r3, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006cf4:	3d01      	subs	r5, #1
 8006cf6:	63a5      	str	r5, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cf8:	b12b      	cbz	r3, 8006d06 <xQueueSemaphoreTake+0x2f6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cfa:	6923      	ldr	r3, [r4, #16]
 8006cfc:	b93b      	cbnz	r3, 8006d0e <xQueueSemaphoreTake+0x2fe>
				taskEXIT_CRITICAL();
 8006cfe:	f001 fac3 	bl	8008288 <vPortExitCritical>
				return pdPASS;
 8006d02:	2001      	movs	r0, #1
 8006d04:	e74b      	b.n	8006b9e <xQueueSemaphoreTake+0x18e>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006d06:	f001 f845 	bl	8007d94 <pvTaskIncrementMutexHeldCount>
 8006d0a:	60a0      	str	r0, [r4, #8]
 8006d0c:	e7f5      	b.n	8006cfa <xQueueSemaphoreTake+0x2ea>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d0e:	f104 0010 	add.w	r0, r4, #16
 8006d12:	f000 febd 	bl	8007a90 <xTaskRemoveFromEventList>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d0f1      	beq.n	8006cfe <xQueueSemaphoreTake+0x2ee>
						queueYIELD_IF_USING_PREEMPTION();
 8006d1a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d22:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	f3bf 8f6f 	isb	sy
 8006d2e:	e7e6      	b.n	8006cfe <xQueueSemaphoreTake+0x2ee>

08006d30 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8006d30:	b1a8      	cbz	r0, 8006d5e <xQueueTakeMutexRecursive+0x2e>
	{
 8006d32:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006d34:	6886      	ldr	r6, [r0, #8]
 8006d36:	460d      	mov	r5, r1
 8006d38:	4604      	mov	r4, r0
 8006d3a:	f000 ff41 	bl	8007bc0 <xTaskGetCurrentTaskHandle>
 8006d3e:	4286      	cmp	r6, r0
 8006d40:	d008      	beq.n	8006d54 <xQueueTakeMutexRecursive+0x24>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006d42:	4629      	mov	r1, r5
 8006d44:	4620      	mov	r0, r4
 8006d46:	f7ff fe63 	bl	8006a10 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8006d4a:	b110      	cbz	r0, 8006d52 <xQueueTakeMutexRecursive+0x22>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006d4c:	68e3      	ldr	r3, [r4, #12]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	60e3      	str	r3, [r4, #12]
	}
 8006d52:	bd70      	pop	{r4, r5, r6, pc}
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006d54:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 8006d56:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006d58:	4403      	add	r3, r0
 8006d5a:	60e3      	str	r3, [r4, #12]
	}
 8006d5c:	bd70      	pop	{r4, r5, r6, pc}
 8006d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8006d6e:	e7fe      	b.n	8006d6e <xQueueTakeMutexRecursive+0x3e>

08006d70 <xQueueReceiveFromISR>:
{
 8006d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8006d74:	b310      	cbz	r0, 8006dbc <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d76:	460e      	mov	r6, r1
 8006d78:	4617      	mov	r7, r2
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	b191      	cbz	r1, 8006da4 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d7e:	f001 fb93 	bl	80084a8 <vPortValidateInterruptPriority>
	__asm volatile
 8006d82:	f3ef 8911 	mrs	r9, BASEPRI
 8006d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8a:	f383 8811 	msr	BASEPRI, r3
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d96:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d98:	b9cd      	cbnz	r5, 8006dce <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8006d9a:	4628      	mov	r0, r5
	__asm volatile
 8006d9c:	f389 8811 	msr	BASEPRI, r9
}
 8006da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006da4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d0e9      	beq.n	8006d7e <xQueueReceiveFromISR+0xe>
	__asm volatile
 8006daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dae:	f383 8811 	msr	BASEPRI, r3
 8006db2:	f3bf 8f6f 	isb	sy
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	e7fe      	b.n	8006dba <xQueueReceiveFromISR+0x4a>
 8006dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8006dcc:	e7fe      	b.n	8006dcc <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8006dce:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006dd2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8006dd4:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006dd8:	b152      	cbz	r2, 8006df0 <xQueueReceiveFromISR+0x80>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006dda:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ddc:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006dde:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006de0:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006de2:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006de4:	bf24      	itt	cs
 8006de6:	6821      	ldrcs	r1, [r4, #0]
 8006de8:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006dea:	4630      	mov	r0, r6
 8006dec:	f003 fb2e 	bl	800a44c <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006df0:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8006df2:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006df6:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8006df8:	d006      	beq.n	8006e08 <xQueueReceiveFromISR+0x98>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006dfa:	f108 0301 	add.w	r3, r8, #1
 8006dfe:	b25b      	sxtb	r3, r3
 8006e00:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8006e04:	2001      	movs	r0, #1
 8006e06:	e7c9      	b.n	8006d9c <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e08:	6923      	ldr	r3, [r4, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0fa      	beq.n	8006e04 <xQueueReceiveFromISR+0x94>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e0e:	f104 0010 	add.w	r0, r4, #16
 8006e12:	f000 fe3d 	bl	8007a90 <xTaskRemoveFromEventList>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d0f4      	beq.n	8006e04 <xQueueReceiveFromISR+0x94>
						if( pxHigherPriorityTaskWoken != NULL )
 8006e1a:	2f00      	cmp	r7, #0
 8006e1c:	d0f2      	beq.n	8006e04 <xQueueReceiveFromISR+0x94>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	603b      	str	r3, [r7, #0]
 8006e22:	e7ef      	b.n	8006e04 <xQueueReceiveFromISR+0x94>
 8006e24:	0000      	movs	r0, r0
	...

08006e28 <vQueueDelete>:
	configASSERT( pxQueue );
 8006e28:	b1f0      	cbz	r0, 8006e68 <vQueueDelete+0x40>

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006e2a:	4b21      	ldr	r3, [pc, #132]	@ (8006eb0 <vQueueDelete+0x88>)
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	4290      	cmp	r0, r2
 8006e30:	d025      	beq.n	8006e7e <vQueueDelete+0x56>
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	4290      	cmp	r0, r2
 8006e36:	d02c      	beq.n	8006e92 <vQueueDelete+0x6a>
 8006e38:	695a      	ldr	r2, [r3, #20]
 8006e3a:	4290      	cmp	r0, r2
 8006e3c:	d02b      	beq.n	8006e96 <vQueueDelete+0x6e>
 8006e3e:	69da      	ldr	r2, [r3, #28]
 8006e40:	4290      	cmp	r0, r2
 8006e42:	d02a      	beq.n	8006e9a <vQueueDelete+0x72>
 8006e44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e46:	4290      	cmp	r0, r2
 8006e48:	d029      	beq.n	8006e9e <vQueueDelete+0x76>
 8006e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e4c:	4290      	cmp	r0, r2
 8006e4e:	d01e      	beq.n	8006e8e <vQueueDelete+0x66>
 8006e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e52:	4290      	cmp	r0, r2
 8006e54:	d025      	beq.n	8006ea2 <vQueueDelete+0x7a>
 8006e56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e58:	4290      	cmp	r0, r2
 8006e5a:	bf08      	it	eq
 8006e5c:	2207      	moveq	r2, #7
 8006e5e:	d00f      	beq.n	8006e80 <vQueueDelete+0x58>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006e60:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8006e64:	b14b      	cbz	r3, 8006e7a <vQueueDelete+0x52>
}
 8006e66:	4770      	bx	lr
 8006e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6c:	f383 8811 	msr	BASEPRI, r3
 8006e70:	f3bf 8f6f 	isb	sy
 8006e74:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8006e78:	e7fe      	b.n	8006e78 <vQueueDelete+0x50>
			vPortFree( pxQueue );
 8006e7a:	f001 bc01 	b.w	8008680 <vPortFree>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e7e:	2200      	movs	r2, #0
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006e80:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8006ea8 <vQueueDelete+0x80>
 8006e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e88:	ed83 7b00 	vstr	d7, [r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
				break;
 8006e8c:	e7e8      	b.n	8006e60 <vQueueDelete+0x38>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e8e:	2205      	movs	r2, #5
 8006e90:	e7f6      	b.n	8006e80 <vQueueDelete+0x58>
 8006e92:	2201      	movs	r2, #1
 8006e94:	e7f4      	b.n	8006e80 <vQueueDelete+0x58>
 8006e96:	2202      	movs	r2, #2
 8006e98:	e7f2      	b.n	8006e80 <vQueueDelete+0x58>
 8006e9a:	2203      	movs	r2, #3
 8006e9c:	e7f0      	b.n	8006e80 <vQueueDelete+0x58>
 8006e9e:	2204      	movs	r2, #4
 8006ea0:	e7ee      	b.n	8006e80 <vQueueDelete+0x58>
 8006ea2:	2206      	movs	r2, #6
 8006ea4:	e7ec      	b.n	8006e80 <vQueueDelete+0x58>
 8006ea6:	bf00      	nop
	...
 8006eb0:	20000f70 	.word	0x20000f70

08006eb4 <vQueueAddToRegistry>:
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006eb4:	4b12      	ldr	r3, [pc, #72]	@ (8006f00 <vQueueAddToRegistry+0x4c>)
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	b17a      	cbz	r2, 8006eda <vQueueAddToRegistry+0x26>
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	b162      	cbz	r2, 8006ed8 <vQueueAddToRegistry+0x24>
 8006ebe:	691a      	ldr	r2, [r3, #16]
 8006ec0:	b192      	cbz	r2, 8006ee8 <vQueueAddToRegistry+0x34>
 8006ec2:	699a      	ldr	r2, [r3, #24]
 8006ec4:	b192      	cbz	r2, 8006eec <vQueueAddToRegistry+0x38>
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	b192      	cbz	r2, 8006ef0 <vQueueAddToRegistry+0x3c>
 8006eca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ecc:	b192      	cbz	r2, 8006ef4 <vQueueAddToRegistry+0x40>
 8006ece:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ed0:	b192      	cbz	r2, 8006ef8 <vQueueAddToRegistry+0x44>
 8006ed2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ed4:	b192      	cbz	r2, 8006efc <vQueueAddToRegistry+0x48>
	}
 8006ed6:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ed8:	2201      	movs	r2, #1
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006eda:	eb03 0cc2 	add.w	ip, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006ede:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006ee2:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 8006ee6:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ee8:	2202      	movs	r2, #2
 8006eea:	e7f6      	b.n	8006eda <vQueueAddToRegistry+0x26>
 8006eec:	2203      	movs	r2, #3
 8006eee:	e7f4      	b.n	8006eda <vQueueAddToRegistry+0x26>
 8006ef0:	2204      	movs	r2, #4
 8006ef2:	e7f2      	b.n	8006eda <vQueueAddToRegistry+0x26>
 8006ef4:	2205      	movs	r2, #5
 8006ef6:	e7f0      	b.n	8006eda <vQueueAddToRegistry+0x26>
 8006ef8:	2206      	movs	r2, #6
 8006efa:	e7ee      	b.n	8006eda <vQueueAddToRegistry+0x26>
 8006efc:	2207      	movs	r2, #7
 8006efe:	e7ec      	b.n	8006eda <vQueueAddToRegistry+0x26>
 8006f00:	20000f70 	.word	0x20000f70

08006f04 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f04:	b570      	push	{r4, r5, r6, lr}
 8006f06:	4605      	mov	r5, r0
 8006f08:	460e      	mov	r6, r1
 8006f0a:	4614      	mov	r4, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006f0c:	f001 f99a 	bl	8008244 <vPortEnterCritical>
 8006f10:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 8006f14:	2bff      	cmp	r3, #255	@ 0xff
 8006f16:	bf04      	itt	eq
 8006f18:	2300      	moveq	r3, #0
 8006f1a:	f885 3044 	strbeq.w	r3, [r5, #68]	@ 0x44
 8006f1e:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8006f22:	2bff      	cmp	r3, #255	@ 0xff
 8006f24:	bf04      	itt	eq
 8006f26:	2300      	moveq	r3, #0
 8006f28:	f885 3045 	strbeq.w	r3, [r5, #69]	@ 0x45
 8006f2c:	f001 f9ac 	bl	8008288 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006f30:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d043      	beq.n	8006fbe <vQueueWaitForMessageRestricted+0xba>
	taskENTER_CRITICAL();
 8006f36:	f001 f985 	bl	8008244 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006f3a:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8006f3e:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f40:	2c00      	cmp	r4, #0
 8006f42:	dd14      	ble.n	8006f6e <vQueueWaitForMessageRestricted+0x6a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f44:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 8006f48:	e003      	b.n	8006f52 <vQueueWaitForMessageRestricted+0x4e>
			--cTxLock;
 8006f4a:	1e63      	subs	r3, r4, #1
 8006f4c:	b2da      	uxtb	r2, r3
 8006f4e:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f50:	b16a      	cbz	r2, 8006f6e <vQueueWaitForMessageRestricted+0x6a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f52:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f54:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f56:	b153      	cbz	r3, 8006f6e <vQueueWaitForMessageRestricted+0x6a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f58:	f000 fd9a 	bl	8007a90 <xTaskRemoveFromEventList>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	d0f4      	beq.n	8006f4a <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 8006f60:	f000 fe28 	bl	8007bb4 <vTaskMissedYield>
			--cTxLock;
 8006f64:	1e63      	subs	r3, r4, #1
 8006f66:	b2da      	uxtb	r2, r3
 8006f68:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f6a:	2a00      	cmp	r2, #0
 8006f6c:	d1f1      	bne.n	8006f52 <vQueueWaitForMessageRestricted+0x4e>
		pxQueue->cTxLock = queueUNLOCKED;
 8006f6e:	23ff      	movs	r3, #255	@ 0xff
 8006f70:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006f74:	f001 f988 	bl	8008288 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006f78:	f001 f964 	bl	8008244 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006f7c:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 8006f80:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f82:	2c00      	cmp	r4, #0
 8006f84:	dd14      	ble.n	8006fb0 <vQueueWaitForMessageRestricted+0xac>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f86:	f105 0610 	add.w	r6, r5, #16
 8006f8a:	e003      	b.n	8006f94 <vQueueWaitForMessageRestricted+0x90>
				--cRxLock;
 8006f8c:	1e63      	subs	r3, r4, #1
 8006f8e:	b2da      	uxtb	r2, r3
 8006f90:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f92:	b16a      	cbz	r2, 8006fb0 <vQueueWaitForMessageRestricted+0xac>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f94:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f96:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f98:	b153      	cbz	r3, 8006fb0 <vQueueWaitForMessageRestricted+0xac>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f9a:	f000 fd79 	bl	8007a90 <xTaskRemoveFromEventList>
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	d0f4      	beq.n	8006f8c <vQueueWaitForMessageRestricted+0x88>
					vTaskMissedYield();
 8006fa2:	f000 fe07 	bl	8007bb4 <vTaskMissedYield>
				--cRxLock;
 8006fa6:	1e63      	subs	r3, r4, #1
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d1f1      	bne.n	8006f94 <vQueueWaitForMessageRestricted+0x90>
		pxQueue->cRxLock = queueUNLOCKED;
 8006fb0:	23ff      	movs	r3, #255	@ 0xff
 8006fb2:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 8006fb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8006fba:	f001 b965 	b.w	8008288 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006fbe:	4622      	mov	r2, r4
 8006fc0:	4631      	mov	r1, r6
 8006fc2:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8006fc6:	f000 fd19 	bl	80079fc <vTaskPlaceOnEventListRestricted>
 8006fca:	e7b4      	b.n	8006f36 <vQueueWaitForMessageRestricted+0x32>

08006fcc <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fd0:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006fd2:	f001 f937 	bl	8008244 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006fd6:	4a33      	ldr	r2, [pc, #204]	@ (80070a4 <prvAddNewTaskToReadyList+0xd8>)
		if( pxCurrentTCB == NULL )
 8006fd8:	4e33      	ldr	r6, [pc, #204]	@ (80070a8 <prvAddNewTaskToReadyList+0xdc>)
		uxCurrentNumberOfTasks++;
 8006fda:	6813      	ldr	r3, [r2, #0]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006fe0:	6833      	ldr	r3, [r6, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d031      	beq.n	800704a <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006fe6:	4c31      	ldr	r4, [pc, #196]	@ (80070ac <prvAddNewTaskToReadyList+0xe0>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006fe8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	b333      	cbz	r3, 800703c <prvAddNewTaskToReadyList+0x70>
 8006fee:	4f30      	ldr	r7, [pc, #192]	@ (80070b0 <prvAddNewTaskToReadyList+0xe4>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ff0:	4a30      	ldr	r2, [pc, #192]	@ (80070b4 <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ff2:	4931      	ldr	r1, [pc, #196]	@ (80070b8 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8006ff4:	6813      	ldr	r3, [r2, #0]
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006ffa:	646b      	str	r3, [r5, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8006ffc:	680b      	ldr	r3, [r1, #0]
 8006ffe:	4283      	cmp	r3, r0
 8007000:	bf38      	it	cc
 8007002:	6008      	strcc	r0, [r1, #0]
 8007004:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007008:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800700c:	1d29      	adds	r1, r5, #4
 800700e:	f7fe ff35 	bl	8005e7c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007012:	f001 f939 	bl	8008288 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	b173      	cbz	r3, 8007038 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800701a:	6832      	ldr	r2, [r6, #0]
 800701c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800701e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007020:	429a      	cmp	r2, r3
 8007022:	d209      	bcs.n	8007038 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007024:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800702c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800703c:	6833      	ldr	r3, [r6, #0]
 800703e:	4f1c      	ldr	r7, [pc, #112]	@ (80070b0 <prvAddNewTaskToReadyList+0xe4>)
 8007040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007042:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8007044:	bf98      	it	ls
 8007046:	6035      	strls	r5, [r6, #0]
 8007048:	e7d2      	b.n	8006ff0 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 800704a:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800704c:	6813      	ldr	r3, [r2, #0]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d003      	beq.n	800705a <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007052:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8007054:	4f16      	ldr	r7, [pc, #88]	@ (80070b0 <prvAddNewTaskToReadyList+0xe4>)
 8007056:	4c15      	ldr	r4, [pc, #84]	@ (80070ac <prvAddNewTaskToReadyList+0xe0>)
 8007058:	e7ca      	b.n	8006ff0 <prvAddNewTaskToReadyList+0x24>
 800705a:	4f15      	ldr	r7, [pc, #84]	@ (80070b0 <prvAddNewTaskToReadyList+0xe4>)
 800705c:	463c      	mov	r4, r7
 800705e:	f507 688c 	add.w	r8, r7, #1120	@ 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007062:	4620      	mov	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007064:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007066:	f7fe fef9 	bl	8005e5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800706a:	45a0      	cmp	r8, r4
 800706c:	d1f9      	bne.n	8007062 <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 800706e:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 80070d4 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 8007072:	4c12      	ldr	r4, [pc, #72]	@ (80070bc <prvAddNewTaskToReadyList+0xf0>)
	vListInitialise( &xDelayedTaskList1 );
 8007074:	4640      	mov	r0, r8
 8007076:	f7fe fef1 	bl	8005e5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800707a:	4620      	mov	r0, r4
 800707c:	f7fe feee 	bl	8005e5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007080:	480f      	ldr	r0, [pc, #60]	@ (80070c0 <prvAddNewTaskToReadyList+0xf4>)
 8007082:	f7fe feeb 	bl	8005e5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007086:	480f      	ldr	r0, [pc, #60]	@ (80070c4 <prvAddNewTaskToReadyList+0xf8>)
 8007088:	f7fe fee8 	bl	8005e5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800708c:	480e      	ldr	r0, [pc, #56]	@ (80070c8 <prvAddNewTaskToReadyList+0xfc>)
 800708e:	f7fe fee5 	bl	8005e5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007092:	4b0e      	ldr	r3, [pc, #56]	@ (80070cc <prvAddNewTaskToReadyList+0x100>)
		prvAddTaskToReadyList( pxNewTCB );
 8007094:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 8007096:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800709a:	4b0d      	ldr	r3, [pc, #52]	@ (80070d0 <prvAddNewTaskToReadyList+0x104>)
 800709c:	601c      	str	r4, [r3, #0]
 800709e:	4c03      	ldr	r4, [pc, #12]	@ (80070ac <prvAddNewTaskToReadyList+0xe0>)
}
 80070a0:	e7a6      	b.n	8006ff0 <prvAddNewTaskToReadyList+0x24>
 80070a2:	bf00      	nop
 80070a4:	20000fd4 	.word	0x20000fd4
 80070a8:	200014a8 	.word	0x200014a8
 80070ac:	20000fc8 	.word	0x20000fc8
 80070b0:	20001048 	.word	0x20001048
 80070b4:	20000fb8 	.word	0x20000fb8
 80070b8:	20000fcc 	.word	0x20000fcc
 80070bc:	20001020 	.word	0x20001020
 80070c0:	20001004 	.word	0x20001004
 80070c4:	20000ff0 	.word	0x20000ff0
 80070c8:	20000fd8 	.word	0x20000fd8
 80070cc:	2000101c 	.word	0x2000101c
 80070d0:	20001018 	.word	0x20001018
 80070d4:	20001034 	.word	0x20001034

080070d8 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80070d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070dc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80070de:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070e2:	0096      	lsls	r6, r2, #2
 80070e4:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80070e6:	4607      	mov	r7, r0
 80070e8:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070ea:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80070ec:	21a5      	movs	r1, #165	@ 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80070ee:	4698      	mov	r8, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070f0:	f003 f902 	bl	800a2f8 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80070f4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80070f6:	3e04      	subs	r6, #4
 80070f8:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80070fa:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 80070fe:	2d00      	cmp	r5, #0
 8007100:	d072      	beq.n	80071e8 <prvInitialiseNewTask.constprop.0+0x110>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007102:	782b      	ldrb	r3, [r5, #0]
 8007104:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8007108:	2b00      	cmp	r3, #0
 800710a:	d036      	beq.n	800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800710c:	786b      	ldrb	r3, [r5, #1]
 800710e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 8007112:	b393      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007114:	78ab      	ldrb	r3, [r5, #2]
 8007116:	f884 3036 	strb.w	r3, [r4, #54]	@ 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 800711a:	b373      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800711c:	78eb      	ldrb	r3, [r5, #3]
 800711e:	f884 3037 	strb.w	r3, [r4, #55]	@ 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 8007122:	b353      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007124:	792b      	ldrb	r3, [r5, #4]
 8007126:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 800712a:	b333      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800712c:	796b      	ldrb	r3, [r5, #5]
 800712e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 8007132:	b313      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007134:	79ab      	ldrb	r3, [r5, #6]
 8007136:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 800713a:	b1f3      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800713c:	79eb      	ldrb	r3, [r5, #7]
 800713e:	f884 303b 	strb.w	r3, [r4, #59]	@ 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 8007142:	b1d3      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007144:	7a2b      	ldrb	r3, [r5, #8]
 8007146:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 800714a:	b1b3      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800714c:	7a6b      	ldrb	r3, [r5, #9]
 800714e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 8007152:	b193      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007154:	7aab      	ldrb	r3, [r5, #10]
 8007156:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 800715a:	b173      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800715c:	7aeb      	ldrb	r3, [r5, #11]
 800715e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8007162:	b153      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007164:	7b2b      	ldrb	r3, [r5, #12]
 8007166:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 800716a:	b133      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800716c:	7b6b      	ldrb	r3, [r5, #13]
 800716e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8007172:	b113      	cbz	r3, 800717a <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007174:	7bab      	ldrb	r3, [r5, #14]
 8007176:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800717a:	2300      	movs	r3, #0
 800717c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007180:	9d08      	ldr	r5, [sp, #32]
 8007182:	2d37      	cmp	r5, #55	@ 0x37
 8007184:	bf28      	it	cs
 8007186:	2537      	movcs	r5, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8007188:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 800718c:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800718e:	64e5      	str	r5, [r4, #76]	@ 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007190:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8007192:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007196:	f7fe fe6d 	bl	8005e74 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800719a:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800719e:	f104 0018 	add.w	r0, r4, #24
 80071a2:	f7fe fe67 	bl	8005e74 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071a6:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 80071a8:	f8c4 a0a0 	str.w	sl, [r4, #160]	@ 0xa0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071ac:	4651      	mov	r1, sl
 80071ae:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80071b0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80071b2:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80071b4:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071b8:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 80071bc:	f003 f89c 	bl	800a2f8 <memset>
 80071c0:	4b0b      	ldr	r3, [pc, #44]	@ (80071f0 <prvInitialiseNewTask.constprop.0+0x118>)
 80071c2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80071c4:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 80071c8:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80071ca:	4642      	mov	r2, r8
 80071cc:	4639      	mov	r1, r7
 80071ce:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071d0:	65e5      	str	r5, [r4, #92]	@ 0x5c
 80071d2:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80071d4:	f001 f80a 	bl	80081ec <pxPortInitialiseStack>
 80071d8:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80071da:	f1b9 0f00 	cmp.w	r9, #0
 80071de:	d001      	beq.n	80071e4 <prvInitialiseNewTask.constprop.0+0x10c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80071e0:	f8c9 4000 	str.w	r4, [r9]
}
 80071e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071e8:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
 80071ec:	e7c8      	b.n	8007180 <prvInitialiseNewTask.constprop.0+0xa8>
 80071ee:	bf00      	nop
 80071f0:	20005200 	.word	0x20005200

080071f4 <prvIdleTask>:
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	4d23      	ldr	r5, [pc, #140]	@ (8007284 <prvIdleTask+0x90>)
 80071f8:	4f23      	ldr	r7, [pc, #140]	@ (8007288 <prvIdleTask+0x94>)
 80071fa:	4e24      	ldr	r6, [pc, #144]	@ (800728c <prvIdleTask+0x98>)
 80071fc:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8007290 <prvIdleTask+0x9c>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007200:	682b      	ldr	r3, [r5, #0]
 8007202:	b35b      	cbz	r3, 800725c <prvIdleTask+0x68>
		{
			taskENTER_CRITICAL();
 8007204:	f001 f81e 	bl	8008244 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800720c:	1d20      	adds	r0, r4, #4
 800720e:	f7fe fe5b 	bl	8005ec8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007212:	6833      	ldr	r3, [r6, #0]
 8007214:	3b01      	subs	r3, #1
 8007216:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	3b01      	subs	r3, #1
 800721c:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 800721e:	f001 f833 	bl	8008288 <vPortExitCritical>
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007222:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 8007226:	f003 f8b3 	bl	800a390 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800722a:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 800722e:	b163      	cbz	r3, 800724a <prvIdleTask+0x56>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007230:	2b01      	cmp	r3, #1
 8007232:	d022      	beq.n	800727a <prvIdleTask+0x86>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007234:	2b02      	cmp	r3, #2
 8007236:	d0e3      	beq.n	8007200 <prvIdleTask+0xc>
 8007238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723c:	f383 8811 	msr	BASEPRI, r3
 8007240:	f3bf 8f6f 	isb	sy
 8007244:	f3bf 8f4f 	dsb	sy
 8007248:	e7fe      	b.n	8007248 <prvIdleTask+0x54>
				vPortFree( pxTCB->pxStack );
 800724a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800724c:	f001 fa18 	bl	8008680 <vPortFree>
				vPortFree( pxTCB );
 8007250:	4620      	mov	r0, r4
 8007252:	f001 fa15 	bl	8008680 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007256:	682b      	ldr	r3, [r5, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1d3      	bne.n	8007204 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800725c:	f8d8 3000 	ldr.w	r3, [r8]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d9cd      	bls.n	8007200 <prvIdleTask+0xc>
				taskYIELD();
 8007264:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007268:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800726c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	f3bf 8f6f 	isb	sy
 8007278:	e7c2      	b.n	8007200 <prvIdleTask+0xc>
				vPortFree( pxTCB );
 800727a:	4620      	mov	r0, r4
 800727c:	f001 fa00 	bl	8008680 <vPortFree>
 8007280:	e7be      	b.n	8007200 <prvIdleTask+0xc>
 8007282:	bf00      	nop
 8007284:	20000fec 	.word	0x20000fec
 8007288:	20000ff0 	.word	0x20000ff0
 800728c:	20000fd4 	.word	0x20000fd4
 8007290:	20001048 	.word	0x20001048

08007294 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8007294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007298:	4b46      	ldr	r3, [pc, #280]	@ (80073b4 <xTaskIncrementTick.part.0+0x120>)
 800729a:	681e      	ldr	r6, [r3, #0]
 800729c:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 800729e:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 80072a0:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072a2:	2e00      	cmp	r6, #0
 80072a4:	d03e      	beq.n	8007324 <xTaskIncrementTick.part.0+0x90>
 80072a6:	4b44      	ldr	r3, [pc, #272]	@ (80073b8 <xTaskIncrementTick.part.0+0x124>)
 80072a8:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	429e      	cmp	r6, r3
 80072ae:	d346      	bcc.n	800733e <xTaskIncrementTick.part.0+0xaa>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072b0:	4f42      	ldr	r7, [pc, #264]	@ (80073bc <xTaskIncrementTick.part.0+0x128>)
 80072b2:	f8df 9118 	ldr.w	r9, [pc, #280]	@ 80073cc <xTaskIncrementTick.part.0+0x138>
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	f8df a114 	ldr.w	sl, [pc, #276]	@ 80073d0 <xTaskIncrementTick.part.0+0x13c>
 80072bc:	681d      	ldr	r5, [r3, #0]
 80072be:	2d00      	cmp	r5, #0
 80072c0:	d073      	beq.n	80073aa <xTaskIncrementTick.part.0+0x116>
					prvAddTaskToReadyList( pxTCB );
 80072c2:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 80073d4 <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 80072c6:	2500      	movs	r5, #0
 80072c8:	e020      	b.n	800730c <xTaskIncrementTick.part.0+0x78>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072ca:	f7fe fdfd 	bl	8005ec8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072ce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072d0:	f104 0018 	add.w	r0, r4, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072d4:	b10b      	cbz	r3, 80072da <xTaskIncrementTick.part.0+0x46>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072d6:	f7fe fdf7 	bl	8005ec8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072da:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80072dc:	f8d8 2000 	ldr.w	r2, [r8]
 80072e0:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80072e4:	4293      	cmp	r3, r2
 80072e6:	4659      	mov	r1, fp
 80072e8:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 80072ec:	bf88      	it	hi
 80072ee:	f8c8 3000 	strhi.w	r3, [r8]
 80072f2:	f7fe fdc3 	bl	8005e7c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072f6:	f8da 2000 	ldr.w	r2, [sl]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072fa:	683b      	ldr	r3, [r7, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072fc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80072fe:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007300:	681b      	ldr	r3, [r3, #0]
							xSwitchRequired = pdTRUE;
 8007302:	4291      	cmp	r1, r2
 8007304:	bf28      	it	cs
 8007306:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007308:	2b00      	cmp	r3, #0
 800730a:	d04e      	beq.n	80073aa <xTaskIncrementTick.part.0+0x116>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007312:	6863      	ldr	r3, [r4, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007314:	f104 0b04 	add.w	fp, r4, #4
					if( xConstTickCount < xItemValue )
 8007318:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800731a:	4658      	mov	r0, fp
					if( xConstTickCount < xItemValue )
 800731c:	d2d5      	bcs.n	80072ca <xTaskIncrementTick.part.0+0x36>
						xNextTaskUnblockTime = xItemValue;
 800731e:	9a01      	ldr	r2, [sp, #4]
 8007320:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007322:	e011      	b.n	8007348 <xTaskIncrementTick.part.0+0xb4>
			taskSWITCH_DELAYED_LISTS();
 8007324:	4b25      	ldr	r3, [pc, #148]	@ (80073bc <xTaskIncrementTick.part.0+0x128>)
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	6812      	ldr	r2, [r2, #0]
 800732a:	b30a      	cbz	r2, 8007370 <xTaskIncrementTick.part.0+0xdc>
 800732c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	e7fe      	b.n	800733c <xTaskIncrementTick.part.0+0xa8>
 800733e:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80073cc <xTaskIncrementTick.part.0+0x138>
 8007342:	f8df a08c 	ldr.w	sl, [pc, #140]	@ 80073d0 <xTaskIncrementTick.part.0+0x13c>
BaseType_t xSwitchRequired = pdFALSE;
 8007346:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007348:	f8da 3000 	ldr.w	r3, [sl]
			if( xYieldPending != pdFALSE )
 800734c:	491c      	ldr	r1, [pc, #112]	@ (80073c0 <xTaskIncrementTick.part.0+0x12c>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800734e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007350:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 800735a:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 800735c:	2a02      	cmp	r2, #2
 800735e:	bf28      	it	cs
 8007360:	2501      	movcs	r5, #1
				xSwitchRequired = pdTRUE;
 8007362:	2b00      	cmp	r3, #0
}
 8007364:	bf0c      	ite	eq
 8007366:	4628      	moveq	r0, r5
 8007368:	2001      	movne	r0, #1
 800736a:	b003      	add	sp, #12
 800736c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8007370:	4a14      	ldr	r2, [pc, #80]	@ (80073c4 <xTaskIncrementTick.part.0+0x130>)
 8007372:	6818      	ldr	r0, [r3, #0]
 8007374:	6811      	ldr	r1, [r2, #0]
 8007376:	6019      	str	r1, [r3, #0]
 8007378:	4913      	ldr	r1, [pc, #76]	@ (80073c8 <xTaskIncrementTick.part.0+0x134>)
 800737a:	6010      	str	r0, [r2, #0]
 800737c:	680a      	ldr	r2, [r1, #0]
 800737e:	3201      	adds	r2, #1
 8007380:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	6812      	ldr	r2, [r2, #0]
 8007386:	b93a      	cbnz	r2, 8007398 <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007388:	4b0b      	ldr	r3, [pc, #44]	@ (80073b8 <xTaskIncrementTick.part.0+0x124>)
 800738a:	9301      	str	r3, [sp, #4]
 800738c:	461a      	mov	r2, r3
 800738e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007392:	6013      	str	r3, [r2, #0]
 8007394:	4613      	mov	r3, r2
 8007396:	e788      	b.n	80072aa <xTaskIncrementTick.part.0+0x16>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007398:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800739a:	4a07      	ldr	r2, [pc, #28]	@ (80073b8 <xTaskIncrementTick.part.0+0x124>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800739c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800739e:	9201      	str	r2, [sp, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	6013      	str	r3, [r2, #0]
 80073a6:	4613      	mov	r3, r2
	}
}
 80073a8:	e77f      	b.n	80072aa <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073aa:	9a01      	ldr	r2, [sp, #4]
 80073ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80073b0:	6013      	str	r3, [r2, #0]
					break;
 80073b2:	e7c9      	b.n	8007348 <xTaskIncrementTick.part.0+0xb4>
 80073b4:	20000fd0 	.word	0x20000fd0
 80073b8:	20000fb4 	.word	0x20000fb4
 80073bc:	2000101c 	.word	0x2000101c
 80073c0:	20000fc0 	.word	0x20000fc0
 80073c4:	20001018 	.word	0x20001018
 80073c8:	20000fbc 	.word	0x20000fbc
 80073cc:	20001048 	.word	0x20001048
 80073d0:	200014a8 	.word	0x200014a8
 80073d4:	20000fcc 	.word	0x20000fcc

080073d8 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 80073d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 80073dc:	4d42      	ldr	r5, [pc, #264]	@ (80074e8 <xTaskResumeAll.part.0+0x110>)
	taskENTER_CRITICAL();
 80073de:	f000 ff31 	bl	8008244 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80073e2:	682b      	ldr	r3, [r5, #0]
 80073e4:	3b01      	subs	r3, #1
 80073e6:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073e8:	682b      	ldr	r3, [r5, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d165      	bne.n	80074ba <xTaskResumeAll.part.0+0xe2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80073ee:	4b3f      	ldr	r3, [pc, #252]	@ (80074ec <xTaskResumeAll.part.0+0x114>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d061      	beq.n	80074ba <xTaskResumeAll.part.0+0xe2>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80073f6:	4e3e      	ldr	r6, [pc, #248]	@ (80074f0 <xTaskResumeAll.part.0+0x118>)
 80073f8:	6833      	ldr	r3, [r6, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d070      	beq.n	80074e0 <xTaskResumeAll.part.0+0x108>
 80073fe:	4f3d      	ldr	r7, [pc, #244]	@ (80074f4 <xTaskResumeAll.part.0+0x11c>)
 8007400:	f8df 9100 	ldr.w	r9, [pc, #256]	@ 8007504 <xTaskResumeAll.part.0+0x12c>
 8007404:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 8007508 <xTaskResumeAll.part.0+0x130>
 8007408:	f8df a100 	ldr.w	sl, [pc, #256]	@ 800750c <xTaskResumeAll.part.0+0x134>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800740c:	68f3      	ldr	r3, [r6, #12]
 800740e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007410:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007414:	f104 0018 	add.w	r0, r4, #24
 8007418:	f7fe fd56 	bl	8005ec8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800741c:	4658      	mov	r0, fp
 800741e:	f7fe fd53 	bl	8005ec8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007422:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007424:	683a      	ldr	r2, [r7, #0]
 8007426:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800742a:	4293      	cmp	r3, r2
 800742c:	4659      	mov	r1, fp
 800742e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007432:	bf88      	it	hi
 8007434:	603b      	strhi	r3, [r7, #0]
 8007436:	f7fe fd21 	bl	8005e7c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800743a:	f8d8 3000 	ldr.w	r3, [r8]
 800743e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007442:	429a      	cmp	r2, r3
 8007444:	d33f      	bcc.n	80074c6 <xTaskResumeAll.part.0+0xee>
						xYieldPending = pdTRUE;
 8007446:	2301      	movs	r3, #1
 8007448:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800744c:	6833      	ldr	r3, [r6, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1dc      	bne.n	800740c <xTaskResumeAll.part.0+0x34>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007452:	4b29      	ldr	r3, [pc, #164]	@ (80074f8 <xTaskResumeAll.part.0+0x120>)
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	6812      	ldr	r2, [r2, #0]
 8007458:	2a00      	cmp	r2, #0
 800745a:	d03c      	beq.n	80074d6 <xTaskResumeAll.part.0+0xfe>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800745c:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800745e:	4b27      	ldr	r3, [pc, #156]	@ (80074fc <xTaskResumeAll.part.0+0x124>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007460:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007462:	68d2      	ldr	r2, [r2, #12]
 8007464:	6852      	ldr	r2, [r2, #4]
 8007466:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007468:	4e25      	ldr	r6, [pc, #148]	@ (8007500 <xTaskResumeAll.part.0+0x128>)
 800746a:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800746c:	b194      	cbz	r4, 8007494 <xTaskResumeAll.part.0+0xbc>
								xYieldPending = pdTRUE;
 800746e:	2701      	movs	r7, #1
 8007470:	e006      	b.n	8007480 <xTaskResumeAll.part.0+0xa8>
 8007472:	f7ff ff0f 	bl	8007294 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8007476:	b108      	cbz	r0, 800747c <xTaskResumeAll.part.0+0xa4>
								xYieldPending = pdTRUE;
 8007478:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800747c:	3c01      	subs	r4, #1
 800747e:	d008      	beq.n	8007492 <xTaskResumeAll.part.0+0xba>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007480:	682b      	ldr	r3, [r5, #0]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d0f5      	beq.n	8007472 <xTaskResumeAll.part.0+0x9a>
		++xPendedTicks;
 8007486:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007488:	3c01      	subs	r4, #1
		++xPendedTicks;
 800748a:	f103 0301 	add.w	r3, r3, #1
 800748e:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007490:	d1f6      	bne.n	8007480 <xTaskResumeAll.part.0+0xa8>
						xPendedTicks = 0;
 8007492:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8007494:	f8da 3000 	ldr.w	r3, [sl]
 8007498:	b17b      	cbz	r3, 80074ba <xTaskResumeAll.part.0+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
 800749a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800749e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074a2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80074a6:	f3bf 8f4f 	dsb	sy
 80074aa:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80074ae:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 80074b0:	f000 feea 	bl	8008288 <vPortExitCritical>
}
 80074b4:	4620      	mov	r0, r4
 80074b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 80074ba:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80074bc:	f000 fee4 	bl	8008288 <vPortExitCritical>
}
 80074c0:	4620      	mov	r0, r4
 80074c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074c6:	6833      	ldr	r3, [r6, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d19f      	bne.n	800740c <xTaskResumeAll.part.0+0x34>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074cc:	4b0a      	ldr	r3, [pc, #40]	@ (80074f8 <xTaskResumeAll.part.0+0x120>)
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	6812      	ldr	r2, [r2, #0]
 80074d2:	2a00      	cmp	r2, #0
 80074d4:	d1c2      	bne.n	800745c <xTaskResumeAll.part.0+0x84>
		xNextTaskUnblockTime = portMAX_DELAY;
 80074d6:	4b09      	ldr	r3, [pc, #36]	@ (80074fc <xTaskResumeAll.part.0+0x124>)
 80074d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	e7c3      	b.n	8007468 <xTaskResumeAll.part.0+0x90>
 80074e0:	f8df a028 	ldr.w	sl, [pc, #40]	@ 800750c <xTaskResumeAll.part.0+0x134>
 80074e4:	e7c0      	b.n	8007468 <xTaskResumeAll.part.0+0x90>
 80074e6:	bf00      	nop
 80074e8:	20000fb0 	.word	0x20000fb0
 80074ec:	20000fd4 	.word	0x20000fd4
 80074f0:	20001004 	.word	0x20001004
 80074f4:	20000fcc 	.word	0x20000fcc
 80074f8:	2000101c 	.word	0x2000101c
 80074fc:	20000fb4 	.word	0x20000fb4
 8007500:	20000fc4 	.word	0x20000fc4
 8007504:	20001048 	.word	0x20001048
 8007508:	200014a8 	.word	0x200014a8
 800750c:	20000fc0 	.word	0x20000fc0

08007510 <xTaskCreateStatic>:
	{
 8007510:	b530      	push	{r4, r5, lr}
 8007512:	b087      	sub	sp, #28
 8007514:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8007516:	b1c4      	cbz	r4, 800754a <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 8007518:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800751a:	b16d      	cbz	r5, 8007538 <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 800751c:	25a8      	movs	r5, #168	@ 0xa8
 800751e:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007520:	9d05      	ldr	r5, [sp, #20]
 8007522:	2da8      	cmp	r5, #168	@ 0xa8
 8007524:	d01a      	beq.n	800755c <xTaskCreateStatic+0x4c>
 8007526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752a:	f383 8811 	msr	BASEPRI, r3
 800752e:	f3bf 8f6f 	isb	sy
 8007532:	f3bf 8f4f 	dsb	sy
 8007536:	e7fe      	b.n	8007536 <xTaskCreateStatic+0x26>
 8007538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753c:	f383 8811 	msr	BASEPRI, r3
 8007540:	f3bf 8f6f 	isb	sy
 8007544:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8007548:	e7fe      	b.n	8007548 <xTaskCreateStatic+0x38>
 800754a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800754e:	f383 8811 	msr	BASEPRI, r3
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800755a:	e7fe      	b.n	800755a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800755c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800755e:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007560:	2402      	movs	r4, #2
 8007562:	f885 40a5 	strb.w	r4, [r5, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007566:	ac04      	add	r4, sp, #16
 8007568:	e9cd 4501 	strd	r4, r5, [sp, #4]
 800756c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800756e:	9400      	str	r4, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007570:	9c05      	ldr	r4, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007572:	f7ff fdb1 	bl	80070d8 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007576:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007578:	f7ff fd28 	bl	8006fcc <prvAddNewTaskToReadyList>
	}
 800757c:	9804      	ldr	r0, [sp, #16]
 800757e:	b007      	add	sp, #28
 8007580:	bd30      	pop	{r4, r5, pc}
 8007582:	bf00      	nop

08007584 <xTaskCreate>:
	{
 8007584:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007588:	4607      	mov	r7, r0
 800758a:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800758c:	0090      	lsls	r0, r2, #2
	{
 800758e:	4615      	mov	r5, r2
 8007590:	4688      	mov	r8, r1
 8007592:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007594:	f000 ffb6 	bl	8008504 <pvPortMalloc>
			if( pxStack != NULL )
 8007598:	b1f0      	cbz	r0, 80075d8 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800759a:	4604      	mov	r4, r0
 800759c:	20a8      	movs	r0, #168	@ 0xa8
 800759e:	f000 ffb1 	bl	8008504 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80075a2:	4606      	mov	r6, r0
 80075a4:	b1a8      	cbz	r0, 80075d2 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 80075a6:	6304      	str	r4, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80075a8:	2400      	movs	r4, #0
 80075aa:	f886 40a5 	strb.w	r4, [r6, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80075ae:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80075b0:	9401      	str	r4, [sp, #4]
 80075b2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80075b4:	9602      	str	r6, [sp, #8]
 80075b6:	464b      	mov	r3, r9
 80075b8:	462a      	mov	r2, r5
 80075ba:	4641      	mov	r1, r8
 80075bc:	4638      	mov	r0, r7
 80075be:	9400      	str	r4, [sp, #0]
 80075c0:	f7ff fd8a 	bl	80070d8 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075c4:	4630      	mov	r0, r6
 80075c6:	f7ff fd01 	bl	8006fcc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075ca:	2001      	movs	r0, #1
	}
 80075cc:	b005      	add	sp, #20
 80075ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80075d2:	4620      	mov	r0, r4
 80075d4:	f001 f854 	bl	8008680 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 80075dc:	b005      	add	sp, #20
 80075de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075e2:	bf00      	nop

080075e4 <vTaskDelayUntil>:
		configASSERT( pxPreviousWakeTime );
 80075e4:	b340      	cbz	r0, 8007638 <vTaskDelayUntil+0x54>
		configASSERT( ( xTimeIncrement > 0U ) );
 80075e6:	b941      	cbnz	r1, 80075fa <vTaskDelayUntil+0x16>
 80075e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	e7fe      	b.n	80075f8 <vTaskDelayUntil+0x14>
	{
 80075fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		configASSERT( uxSchedulerSuspended == 0 );
 80075fe:	4d31      	ldr	r5, [pc, #196]	@ (80076c4 <vTaskDelayUntil+0xe0>)
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	bb13      	cbnz	r3, 800764a <vTaskDelayUntil+0x66>
	++uxSchedulerSuspended;
 8007604:	682b      	ldr	r3, [r5, #0]
 8007606:	3301      	adds	r3, #1
 8007608:	602b      	str	r3, [r5, #0]
			const TickType_t xConstTickCount = xTickCount;
 800760a:	4e2f      	ldr	r6, [pc, #188]	@ (80076c8 <vTaskDelayUntil+0xe4>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800760c:	6803      	ldr	r3, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 800760e:	6832      	ldr	r2, [r6, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007610:	185c      	adds	r4, r3, r1
 8007612:	bf2c      	ite	cs
 8007614:	2101      	movcs	r1, #1
 8007616:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 8007618:	4293      	cmp	r3, r2
 800761a:	d91f      	bls.n	800765c <vTaskDelayUntil+0x78>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800761c:	b9f9      	cbnz	r1, 800765e <vTaskDelayUntil+0x7a>
			*pxPreviousWakeTime = xTimeToWake;
 800761e:	6004      	str	r4, [r0, #0]
	configASSERT( uxSchedulerSuspended );
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d133      	bne.n	800768e <vTaskDelayUntil+0xaa>
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	e7fe      	b.n	8007636 <vTaskDelayUntil+0x52>
 8007638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 8007648:	e7fe      	b.n	8007648 <vTaskDelayUntil+0x64>
 800764a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
		configASSERT( uxSchedulerSuspended == 0 );
 800765a:	e7fe      	b.n	800765a <vTaskDelayUntil+0x76>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800765c:	b909      	cbnz	r1, 8007662 <vTaskDelayUntil+0x7e>
 800765e:	42a2      	cmp	r2, r4
 8007660:	d2dd      	bcs.n	800761e <vTaskDelayUntil+0x3a>
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007662:	4f1a      	ldr	r7, [pc, #104]	@ (80076cc <vTaskDelayUntil+0xe8>)
const TickType_t xConstTickCount = xTickCount;
 8007664:	f8d6 8000 	ldr.w	r8, [r6]
			*pxPreviousWakeTime = xTimeToWake;
 8007668:	6004      	str	r4, [r0, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800766a:	6838      	ldr	r0, [r7, #0]
 800766c:	eba8 0602 	sub.w	r6, r8, r2
 8007670:	3004      	adds	r0, #4
 8007672:	f7fe fc29 	bl	8005ec8 <uxListRemove>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007676:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007678:	683b      	ldr	r3, [r7, #0]

			if( xTimeToWake < xConstTickCount )
 800767a:	45a0      	cmp	r8, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800767c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800767e:	d915      	bls.n	80076ac <vTaskDelayUntil+0xc8>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007680:	4b13      	ldr	r3, [pc, #76]	@ (80076d0 <vTaskDelayUntil+0xec>)
 8007682:	6818      	ldr	r0, [r3, #0]
 8007684:	6839      	ldr	r1, [r7, #0]
 8007686:	3104      	adds	r1, #4
 8007688:	f7fe fc06 	bl	8005e98 <vListInsert>
 800768c:	e7c8      	b.n	8007620 <vTaskDelayUntil+0x3c>
 800768e:	f7ff fea3 	bl	80073d8 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8007692:	b948      	cbnz	r0, 80076a8 <vTaskDelayUntil+0xc4>
			portYIELD_WITHIN_API();
 8007694:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007698:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800769c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	f3bf 8f6f 	isb	sy
	}
 80076a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076ac:	4b09      	ldr	r3, [pc, #36]	@ (80076d4 <vTaskDelayUntil+0xf0>)
 80076ae:	6818      	ldr	r0, [r3, #0]
 80076b0:	6839      	ldr	r1, [r7, #0]
 80076b2:	3104      	adds	r1, #4
 80076b4:	f7fe fbf0 	bl	8005e98 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80076b8:	4b07      	ldr	r3, [pc, #28]	@ (80076d8 <vTaskDelayUntil+0xf4>)
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 80076be:	bf38      	it	cc
 80076c0:	601c      	strcc	r4, [r3, #0]
 80076c2:	e7ad      	b.n	8007620 <vTaskDelayUntil+0x3c>
 80076c4:	20000fb0 	.word	0x20000fb0
 80076c8:	20000fd0 	.word	0x20000fd0
 80076cc:	200014a8 	.word	0x200014a8
 80076d0:	20001018 	.word	0x20001018
 80076d4:	2000101c 	.word	0x2000101c
 80076d8:	20000fb4 	.word	0x20000fb4

080076dc <vTaskDelay>:
	{
 80076dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80076de:	b950      	cbnz	r0, 80076f6 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80076e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80076e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	f3bf 8f6f 	isb	sy
	}
 80076f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80076f6:	4d1e      	ldr	r5, [pc, #120]	@ (8007770 <vTaskDelay+0x94>)
 80076f8:	682b      	ldr	r3, [r5, #0]
 80076fa:	b143      	cbz	r3, 800770e <vTaskDelay+0x32>
 80076fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007700:	f383 8811 	msr	BASEPRI, r3
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	f3bf 8f4f 	dsb	sy
 800770c:	e7fe      	b.n	800770c <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 800770e:	682b      	ldr	r3, [r5, #0]
 8007710:	3301      	adds	r3, #1
 8007712:	4604      	mov	r4, r0
 8007714:	602b      	str	r3, [r5, #0]
const TickType_t xConstTickCount = xTickCount;
 8007716:	4b17      	ldr	r3, [pc, #92]	@ (8007774 <vTaskDelay+0x98>)
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007718:	4e17      	ldr	r6, [pc, #92]	@ (8007778 <vTaskDelay+0x9c>)
const TickType_t xConstTickCount = xTickCount;
 800771a:	681f      	ldr	r7, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800771c:	6830      	ldr	r0, [r6, #0]
 800771e:	3004      	adds	r0, #4
 8007720:	f7fe fbd2 	bl	8005ec8 <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007724:	6833      	ldr	r3, [r6, #0]
 8007726:	19e4      	adds	r4, r4, r7
 8007728:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800772a:	d310      	bcc.n	800774e <vTaskDelay+0x72>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800772c:	4b13      	ldr	r3, [pc, #76]	@ (800777c <vTaskDelay+0xa0>)
 800772e:	6818      	ldr	r0, [r3, #0]
 8007730:	6831      	ldr	r1, [r6, #0]
 8007732:	3104      	adds	r1, #4
 8007734:	f7fe fbb0 	bl	8005e98 <vListInsert>
	configASSERT( uxSchedulerSuspended );
 8007738:	682b      	ldr	r3, [r5, #0]
 800773a:	b9a3      	cbnz	r3, 8007766 <vTaskDelay+0x8a>
 800773c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	e7fe      	b.n	800774c <vTaskDelay+0x70>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800774e:	4b0c      	ldr	r3, [pc, #48]	@ (8007780 <vTaskDelay+0xa4>)
 8007750:	6818      	ldr	r0, [r3, #0]
 8007752:	6831      	ldr	r1, [r6, #0]
 8007754:	3104      	adds	r1, #4
 8007756:	f7fe fb9f 	bl	8005e98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800775a:	4b0a      	ldr	r3, [pc, #40]	@ (8007784 <vTaskDelay+0xa8>)
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8007760:	bf38      	it	cc
 8007762:	601c      	strcc	r4, [r3, #0]
 8007764:	e7e8      	b.n	8007738 <vTaskDelay+0x5c>
 8007766:	f7ff fe37 	bl	80073d8 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 800776a:	2800      	cmp	r0, #0
 800776c:	d0b8      	beq.n	80076e0 <vTaskDelay+0x4>
	}
 800776e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007770:	20000fb0 	.word	0x20000fb0
 8007774:	20000fd0 	.word	0x20000fd0
 8007778:	200014a8 	.word	0x200014a8
 800777c:	20001018 	.word	0x20001018
 8007780:	2000101c 	.word	0x2000101c
 8007784:	20000fb4 	.word	0x20000fb4

08007788 <vTaskStartScheduler>:
{
 8007788:	b530      	push	{r4, r5, lr}
 800778a:	b08b      	sub	sp, #44	@ 0x2c
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800778c:	aa07      	add	r2, sp, #28
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800778e:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007790:	a906      	add	r1, sp, #24
 8007792:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007794:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007798:	f7fe fb42 	bl	8005e20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800779c:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80077a0:	9d05      	ldr	r5, [sp, #20]
		configASSERT( puxStackBuffer != NULL );
 80077a2:	b1bb      	cbz	r3, 80077d4 <vTaskStartScheduler+0x4c>
		configASSERT( pxTaskBuffer != NULL );
 80077a4:	b16d      	cbz	r5, 80077c2 <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80077a6:	21a8      	movs	r1, #168	@ 0xa8
 80077a8:	9109      	str	r1, [sp, #36]	@ 0x24
			configASSERT( xSize == sizeof( TCB_t ) );
 80077aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80077ac:	29a8      	cmp	r1, #168	@ 0xa8
 80077ae:	d01a      	beq.n	80077e6 <vTaskStartScheduler+0x5e>
 80077b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	e7fe      	b.n	80077c0 <vTaskStartScheduler+0x38>
 80077c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c6:	f383 8811 	msr	BASEPRI, r3
 80077ca:	f3bf 8f6f 	isb	sy
 80077ce:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80077d2:	e7fe      	b.n	80077d2 <vTaskStartScheduler+0x4a>
 80077d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80077e4:	e7fe      	b.n	80077e4 <vTaskStartScheduler+0x5c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80077e6:	632b      	str	r3, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80077e8:	2102      	movs	r1, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80077ea:	ab08      	add	r3, sp, #32
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80077ec:	f885 10a5 	strb.w	r1, [r5, #165]	@ 0xa5
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80077f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80077f2:	491c      	ldr	r1, [pc, #112]	@ (8007864 <vTaskStartScheduler+0xdc>)
 80077f4:	481c      	ldr	r0, [pc, #112]	@ (8007868 <vTaskStartScheduler+0xe0>)
 80077f6:	9400      	str	r4, [sp, #0]
 80077f8:	e9cd 3501 	strd	r3, r5, [sp, #4]
 80077fc:	4623      	mov	r3, r4
 80077fe:	f7ff fc6b 	bl	80070d8 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007802:	4628      	mov	r0, r5
 8007804:	f7ff fbe2 	bl	8006fcc <prvAddNewTaskToReadyList>
		return xReturn;
 8007808:	9b08      	ldr	r3, [sp, #32]
		if( xIdleTaskHandle != NULL )
 800780a:	b17b      	cbz	r3, 800782c <vTaskStartScheduler+0xa4>
			xReturn = xTimerCreateTimerTask();
 800780c:	f000 fc52 	bl	80080b4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8007810:	2801      	cmp	r0, #1
			xReturn = xTimerCreateTimerTask();
 8007812:	4603      	mov	r3, r0
	if( xReturn == pdPASS )
 8007814:	d00c      	beq.n	8007830 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007816:	3301      	adds	r3, #1
 8007818:	d108      	bne.n	800782c <vTaskStartScheduler+0xa4>
 800781a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781e:	f383 8811 	msr	BASEPRI, r3
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	f3bf 8f4f 	dsb	sy
 800782a:	e7fe      	b.n	800782a <vTaskStartScheduler+0xa2>
}
 800782c:	b00b      	add	sp, #44	@ 0x2c
 800782e:	bd30      	pop	{r4, r5, pc}
 8007830:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8007834:	f382 8811 	msr	BASEPRI, r2
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007840:	4a0a      	ldr	r2, [pc, #40]	@ (800786c <vTaskStartScheduler+0xe4>)
 8007842:	490b      	ldr	r1, [pc, #44]	@ (8007870 <vTaskStartScheduler+0xe8>)
 8007844:	6812      	ldr	r2, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8007846:	480b      	ldr	r0, [pc, #44]	@ (8007874 <vTaskStartScheduler+0xec>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007848:	3254      	adds	r2, #84	@ 0x54
 800784a:	600a      	str	r2, [r1, #0]
		xSchedulerRunning = pdTRUE;
 800784c:	490a      	ldr	r1, [pc, #40]	@ (8007878 <vTaskStartScheduler+0xf0>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800784e:	4a0b      	ldr	r2, [pc, #44]	@ (800787c <vTaskStartScheduler+0xf4>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8007850:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007854:	6005      	str	r5, [r0, #0]
		xSchedulerRunning = pdTRUE;
 8007856:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007858:	6014      	str	r4, [r2, #0]
}
 800785a:	b00b      	add	sp, #44	@ 0x2c
 800785c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 8007860:	f000 bd82 	b.w	8008368 <xPortStartScheduler>
 8007864:	0800d060 	.word	0x0800d060
 8007868:	080071f5 	.word	0x080071f5
 800786c:	200014a8 	.word	0x200014a8
 8007870:	20000188 	.word	0x20000188
 8007874:	20000fb4 	.word	0x20000fb4
 8007878:	20000fc8 	.word	0x20000fc8
 800787c:	20000fd0 	.word	0x20000fd0

08007880 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8007880:	4a02      	ldr	r2, [pc, #8]	@ (800788c <vTaskSuspendAll+0xc>)
 8007882:	6813      	ldr	r3, [r2, #0]
 8007884:	3301      	adds	r3, #1
 8007886:	6013      	str	r3, [r2, #0]
}
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop
 800788c:	20000fb0 	.word	0x20000fb0

08007890 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8007890:	4b06      	ldr	r3, [pc, #24]	@ (80078ac <xTaskResumeAll+0x1c>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	b943      	cbnz	r3, 80078a8 <xTaskResumeAll+0x18>
 8007896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789a:	f383 8811 	msr	BASEPRI, r3
 800789e:	f3bf 8f6f 	isb	sy
 80078a2:	f3bf 8f4f 	dsb	sy
 80078a6:	e7fe      	b.n	80078a6 <xTaskResumeAll+0x16>
 80078a8:	f7ff bd96 	b.w	80073d8 <xTaskResumeAll.part.0>
 80078ac:	20000fb0 	.word	0x20000fb0

080078b0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80078b0:	4b01      	ldr	r3, [pc, #4]	@ (80078b8 <xTaskGetTickCount+0x8>)
 80078b2:	6818      	ldr	r0, [r3, #0]
}
 80078b4:	4770      	bx	lr
 80078b6:	bf00      	nop
 80078b8:	20000fd0 	.word	0x20000fd0

080078bc <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078bc:	4b05      	ldr	r3, [pc, #20]	@ (80078d4 <xTaskIncrementTick+0x18>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	b90b      	cbnz	r3, 80078c6 <xTaskIncrementTick+0xa>
 80078c2:	f7ff bce7 	b.w	8007294 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 80078c6:	4a04      	ldr	r2, [pc, #16]	@ (80078d8 <xTaskIncrementTick+0x1c>)
 80078c8:	6813      	ldr	r3, [r2, #0]
 80078ca:	3301      	adds	r3, #1
}
 80078cc:	2000      	movs	r0, #0
		++xPendedTicks;
 80078ce:	6013      	str	r3, [r2, #0]
}
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	20000fb0 	.word	0x20000fb0
 80078d8:	20000fc4 	.word	0x20000fc4

080078dc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80078dc:	4b1f      	ldr	r3, [pc, #124]	@ (800795c <vTaskSwitchContext+0x80>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	b11b      	cbz	r3, 80078ea <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80078e2:	4b1f      	ldr	r3, [pc, #124]	@ (8007960 <vTaskSwitchContext+0x84>)
 80078e4:	2201      	movs	r2, #1
 80078e6:	601a      	str	r2, [r3, #0]
 80078e8:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80078ea:	4a1d      	ldr	r2, [pc, #116]	@ (8007960 <vTaskSwitchContext+0x84>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078ec:	491d      	ldr	r1, [pc, #116]	@ (8007964 <vTaskSwitchContext+0x88>)
{
 80078ee:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078f0:	4c1d      	ldr	r4, [pc, #116]	@ (8007968 <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 80078f2:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80078fa:	0092      	lsls	r2, r2, #2
 80078fc:	0098      	lsls	r0, r3, #2
 80078fe:	588a      	ldr	r2, [r1, r2]
 8007900:	b942      	cbnz	r2, 8007914 <vTaskSwitchContext+0x38>
 8007902:	b313      	cbz	r3, 800794a <vTaskSwitchContext+0x6e>
 8007904:	3b01      	subs	r3, #1
 8007906:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800790a:	0098      	lsls	r0, r3, #2
 800790c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007910:	2a00      	cmp	r2, #0
 8007912:	d0f6      	beq.n	8007902 <vTaskSwitchContext+0x26>
 8007914:	4418      	add	r0, r3
 8007916:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 800791a:	4662      	mov	r2, ip
 800791c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8007920:	6849      	ldr	r1, [r1, #4]
 8007922:	f8cc 1004 	str.w	r1, [ip, #4]
 8007926:	3208      	adds	r2, #8
 8007928:	4291      	cmp	r1, r2
 800792a:	bf08      	it	eq
 800792c:	6849      	ldreq	r1, [r1, #4]
 800792e:	4a0f      	ldr	r2, [pc, #60]	@ (800796c <vTaskSwitchContext+0x90>)
 8007930:	bf08      	it	eq
 8007932:	f8cc 1004 	streq.w	r1, [ip, #4]
 8007936:	68c9      	ldr	r1, [r1, #12]
 8007938:	6011      	str	r1, [r2, #0]
 800793a:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800793c:	6813      	ldr	r3, [r2, #0]
 800793e:	4a0c      	ldr	r2, [pc, #48]	@ (8007970 <vTaskSwitchContext+0x94>)
}
 8007940:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007944:	3354      	adds	r3, #84	@ 0x54
 8007946:	6013      	str	r3, [r2, #0]
}
 8007948:	4770      	bx	lr
 800794a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800795a:	e7fe      	b.n	800795a <vTaskSwitchContext+0x7e>
 800795c:	20000fb0 	.word	0x20000fb0
 8007960:	20000fc0 	.word	0x20000fc0
 8007964:	20001048 	.word	0x20001048
 8007968:	20000fcc 	.word	0x20000fcc
 800796c:	200014a8 	.word	0x200014a8
 8007970:	20000188 	.word	0x20000188

08007974 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8007974:	b1d0      	cbz	r0, 80079ac <vTaskPlaceOnEventList+0x38>
{
 8007976:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007978:	4d1a      	ldr	r5, [pc, #104]	@ (80079e4 <vTaskPlaceOnEventList+0x70>)
 800797a:	460c      	mov	r4, r1
 800797c:	6829      	ldr	r1, [r5, #0]
 800797e:	3118      	adds	r1, #24
 8007980:	f7fe fa8a 	bl	8005e98 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8007984:	4b18      	ldr	r3, [pc, #96]	@ (80079e8 <vTaskPlaceOnEventList+0x74>)
 8007986:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007988:	6828      	ldr	r0, [r5, #0]
 800798a:	3004      	adds	r0, #4
 800798c:	f7fe fa9c 	bl	8005ec8 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007990:	1c63      	adds	r3, r4, #1
 8007992:	d014      	beq.n	80079be <vTaskPlaceOnEventList+0x4a>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007994:	682b      	ldr	r3, [r5, #0]
 8007996:	19a4      	adds	r4, r4, r6
 8007998:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800799a:	d317      	bcc.n	80079cc <vTaskPlaceOnEventList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800799c:	4b13      	ldr	r3, [pc, #76]	@ (80079ec <vTaskPlaceOnEventList+0x78>)
 800799e:	6818      	ldr	r0, [r3, #0]
 80079a0:	6829      	ldr	r1, [r5, #0]
}
 80079a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079a6:	3104      	adds	r1, #4
 80079a8:	f7fe ba76 	b.w	8005e98 <vListInsert>
 80079ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b0:	f383 8811 	msr	BASEPRI, r3
 80079b4:	f3bf 8f6f 	isb	sy
 80079b8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80079bc:	e7fe      	b.n	80079bc <vTaskPlaceOnEventList+0x48>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079be:	6829      	ldr	r1, [r5, #0]
 80079c0:	480b      	ldr	r0, [pc, #44]	@ (80079f0 <vTaskPlaceOnEventList+0x7c>)
}
 80079c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079c6:	3104      	adds	r1, #4
 80079c8:	f7fe ba58 	b.w	8005e7c <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079cc:	4b09      	ldr	r3, [pc, #36]	@ (80079f4 <vTaskPlaceOnEventList+0x80>)
 80079ce:	6818      	ldr	r0, [r3, #0]
 80079d0:	6829      	ldr	r1, [r5, #0]
 80079d2:	3104      	adds	r1, #4
 80079d4:	f7fe fa60 	bl	8005e98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80079d8:	4b07      	ldr	r3, [pc, #28]	@ (80079f8 <vTaskPlaceOnEventList+0x84>)
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 80079de:	bf38      	it	cc
 80079e0:	601c      	strcc	r4, [r3, #0]
}
 80079e2:	bd70      	pop	{r4, r5, r6, pc}
 80079e4:	200014a8 	.word	0x200014a8
 80079e8:	20000fd0 	.word	0x20000fd0
 80079ec:	20001018 	.word	0x20001018
 80079f0:	20000fd8 	.word	0x20000fd8
 80079f4:	2000101c 	.word	0x2000101c
 80079f8:	20000fb4 	.word	0x20000fb4

080079fc <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
 80079fc:	b330      	cbz	r0, 8007a4c <vTaskPlaceOnEventListRestricted+0x50>
	{
 80079fe:	b570      	push	{r4, r5, r6, lr}
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a00:	4e1d      	ldr	r6, [pc, #116]	@ (8007a78 <vTaskPlaceOnEventListRestricted+0x7c>)
 8007a02:	460c      	mov	r4, r1
 8007a04:	6831      	ldr	r1, [r6, #0]
 8007a06:	4615      	mov	r5, r2
 8007a08:	3118      	adds	r1, #24
 8007a0a:	f7fe fa37 	bl	8005e7c <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 8007a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8007a7c <vTaskPlaceOnEventListRestricted+0x80>)
		if( xWaitIndefinitely != pdFALSE )
 8007a10:	b985      	cbnz	r5, 8007a34 <vTaskPlaceOnEventListRestricted+0x38>
const TickType_t xConstTickCount = xTickCount;
 8007a12:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a14:	6830      	ldr	r0, [r6, #0]
 8007a16:	3004      	adds	r0, #4
 8007a18:	f7fe fa56 	bl	8005ec8 <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a1c:	6833      	ldr	r3, [r6, #0]
 8007a1e:	1964      	adds	r4, r4, r5
 8007a20:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a22:	d31c      	bcc.n	8007a5e <vTaskPlaceOnEventListRestricted+0x62>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a24:	4b16      	ldr	r3, [pc, #88]	@ (8007a80 <vTaskPlaceOnEventListRestricted+0x84>)
 8007a26:	6818      	ldr	r0, [r3, #0]
 8007a28:	6831      	ldr	r1, [r6, #0]
	}
 8007a2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a2e:	3104      	adds	r1, #4
 8007a30:	f7fe ba32 	b.w	8005e98 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8007a34:	681b      	ldr	r3, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a36:	6830      	ldr	r0, [r6, #0]
 8007a38:	3004      	adds	r0, #4
 8007a3a:	f7fe fa45 	bl	8005ec8 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a3e:	6831      	ldr	r1, [r6, #0]
 8007a40:	4810      	ldr	r0, [pc, #64]	@ (8007a84 <vTaskPlaceOnEventListRestricted+0x88>)
	}
 8007a42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a46:	3104      	adds	r1, #4
 8007a48:	f7fe ba18 	b.w	8005e7c <vListInsertEnd>
 8007a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a50:	f383 8811 	msr	BASEPRI, r3
 8007a54:	f3bf 8f6f 	isb	sy
 8007a58:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8007a5c:	e7fe      	b.n	8007a5c <vTaskPlaceOnEventListRestricted+0x60>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a88 <vTaskPlaceOnEventListRestricted+0x8c>)
 8007a60:	6818      	ldr	r0, [r3, #0]
 8007a62:	6831      	ldr	r1, [r6, #0]
 8007a64:	3104      	adds	r1, #4
 8007a66:	f7fe fa17 	bl	8005e98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007a6a:	4b08      	ldr	r3, [pc, #32]	@ (8007a8c <vTaskPlaceOnEventListRestricted+0x90>)
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8007a70:	bf38      	it	cc
 8007a72:	601c      	strcc	r4, [r3, #0]
	}
 8007a74:	bd70      	pop	{r4, r5, r6, pc}
 8007a76:	bf00      	nop
 8007a78:	200014a8 	.word	0x200014a8
 8007a7c:	20000fd0 	.word	0x20000fd0
 8007a80:	20001018 	.word	0x20001018
 8007a84:	20000fd8 	.word	0x20000fd8
 8007a88:	2000101c 	.word	0x2000101c
 8007a8c:	20000fb4 	.word	0x20000fb4

08007a90 <xTaskRemoveFromEventList>:
{
 8007a90:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a92:	68c3      	ldr	r3, [r0, #12]
 8007a94:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8007a96:	b34c      	cbz	r4, 8007aec <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a98:	f104 0518 	add.w	r5, r4, #24
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	f7fe fa13 	bl	8005ec8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007aa2:	4b17      	ldr	r3, [pc, #92]	@ (8007b00 <xTaskRemoveFromEventList+0x70>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	b173      	cbz	r3, 8007ac6 <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007aa8:	4816      	ldr	r0, [pc, #88]	@ (8007b04 <xTaskRemoveFromEventList+0x74>)
 8007aaa:	4629      	mov	r1, r5
 8007aac:	f7fe f9e6 	bl	8005e7c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ab0:	4b15      	ldr	r3, [pc, #84]	@ (8007b08 <xTaskRemoveFromEventList+0x78>)
 8007ab2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab8:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8007aba:	bf83      	ittte	hi
 8007abc:	4b13      	ldrhi	r3, [pc, #76]	@ (8007b0c <xTaskRemoveFromEventList+0x7c>)
 8007abe:	2001      	movhi	r0, #1
 8007ac0:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8007ac2:	2000      	movls	r0, #0
}
 8007ac4:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ac6:	1d25      	adds	r5, r4, #4
 8007ac8:	4628      	mov	r0, r5
 8007aca:	f7fe f9fd 	bl	8005ec8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ace:	4a10      	ldr	r2, [pc, #64]	@ (8007b10 <xTaskRemoveFromEventList+0x80>)
 8007ad0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007ad2:	6811      	ldr	r1, [r2, #0]
 8007ad4:	480f      	ldr	r0, [pc, #60]	@ (8007b14 <xTaskRemoveFromEventList+0x84>)
 8007ad6:	428b      	cmp	r3, r1
 8007ad8:	bf88      	it	hi
 8007ada:	6013      	strhi	r3, [r2, #0]
 8007adc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007ae6:	f7fe f9c9 	bl	8005e7c <vListInsertEnd>
 8007aea:	e7e1      	b.n	8007ab0 <xTaskRemoveFromEventList+0x20>
 8007aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af0:	f383 8811 	msr	BASEPRI, r3
 8007af4:	f3bf 8f6f 	isb	sy
 8007af8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8007afc:	e7fe      	b.n	8007afc <xTaskRemoveFromEventList+0x6c>
 8007afe:	bf00      	nop
 8007b00:	20000fb0 	.word	0x20000fb0
 8007b04:	20001004 	.word	0x20001004
 8007b08:	200014a8 	.word	0x200014a8
 8007b0c:	20000fc0 	.word	0x20000fc0
 8007b10:	20000fcc 	.word	0x20000fcc
 8007b14:	20001048 	.word	0x20001048

08007b18 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b18:	4a03      	ldr	r2, [pc, #12]	@ (8007b28 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b1a:	4b04      	ldr	r3, [pc, #16]	@ (8007b2c <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b1c:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	e9c0 2300 	strd	r2, r3, [r0]
}
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	20000fbc 	.word	0x20000fbc
 8007b2c:	20000fd0 	.word	0x20000fd0

08007b30 <xTaskCheckForTimeOut>:
{
 8007b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8007b32:	b308      	cbz	r0, 8007b78 <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 8007b34:	460d      	mov	r5, r1
 8007b36:	b1b1      	cbz	r1, 8007b66 <xTaskCheckForTimeOut+0x36>
 8007b38:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007b3a:	f000 fb83 	bl	8008244 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 8007b3e:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8007b40:	4a1a      	ldr	r2, [pc, #104]	@ (8007bac <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 8007b42:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8007b44:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8007b46:	d02c      	beq.n	8007ba2 <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007b48:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8007bb0 <xTaskCheckForTimeOut+0x80>
 8007b4c:	e9d4 6000 	ldrd	r6, r0, [r4]
 8007b50:	f8dc 7000 	ldr.w	r7, [ip]
 8007b54:	42be      	cmp	r6, r7
 8007b56:	d018      	beq.n	8007b8a <xTaskCheckForTimeOut+0x5a>
 8007b58:	4288      	cmp	r0, r1
 8007b5a:	d816      	bhi.n	8007b8a <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 8007b5c:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8007b5e:	f000 fb93 	bl	8008288 <vPortExitCritical>
}
 8007b62:	4620      	mov	r0, r4
 8007b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8007b76:	e7fe      	b.n	8007b76 <xTaskCheckForTimeOut+0x46>
 8007b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7c:	f383 8811 	msr	BASEPRI, r3
 8007b80:	f3bf 8f6f 	isb	sy
 8007b84:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8007b88:	e7fe      	b.n	8007b88 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b8a:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007b8e:	4573      	cmp	r3, lr
 8007b90:	d909      	bls.n	8007ba6 <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 8007b92:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b94:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b98:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8007b9a:	4403      	add	r3, r0
 8007b9c:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b9e:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 8007ba2:	2400      	movs	r4, #0
 8007ba4:	e7db      	b.n	8007b5e <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8007baa:	e7d7      	b.n	8007b5c <xTaskCheckForTimeOut+0x2c>
 8007bac:	20000fd0 	.word	0x20000fd0
 8007bb0:	20000fbc 	.word	0x20000fbc

08007bb4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8007bb4:	4b01      	ldr	r3, [pc, #4]	@ (8007bbc <vTaskMissedYield+0x8>)
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]
}
 8007bba:	4770      	bx	lr
 8007bbc:	20000fc0 	.word	0x20000fc0

08007bc0 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8007bc0:	4b01      	ldr	r3, [pc, #4]	@ (8007bc8 <xTaskGetCurrentTaskHandle+0x8>)
 8007bc2:	6818      	ldr	r0, [r3, #0]
	}
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	200014a8 	.word	0x200014a8

08007bcc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8007bcc:	4b05      	ldr	r3, [pc, #20]	@ (8007be4 <xTaskGetSchedulerState+0x18>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	b133      	cbz	r3, 8007be0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bd2:	4b05      	ldr	r3, [pc, #20]	@ (8007be8 <xTaskGetSchedulerState+0x1c>)
 8007bd4:	6818      	ldr	r0, [r3, #0]
 8007bd6:	fab0 f080 	clz	r0, r0
 8007bda:	0940      	lsrs	r0, r0, #5
 8007bdc:	0040      	lsls	r0, r0, #1
 8007bde:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007be0:	2001      	movs	r0, #1
	}
 8007be2:	4770      	bx	lr
 8007be4:	20000fc8 	.word	0x20000fc8
 8007be8:	20000fb0 	.word	0x20000fb0

08007bec <xTaskPriorityInherit>:
	{
 8007bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8007bee:	4604      	mov	r4, r0
 8007bf0:	b1c8      	cbz	r0, 8007c26 <xTaskPriorityInherit+0x3a>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007bf2:	4d1b      	ldr	r5, [pc, #108]	@ (8007c60 <xTaskPriorityInherit+0x74>)
 8007bf4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8007bf6:	682a      	ldr	r2, [r5, #0]
 8007bf8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d214      	bcs.n	8007c28 <xTaskPriorityInherit+0x3c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007bfe:	6982      	ldr	r2, [r0, #24]
 8007c00:	2a00      	cmp	r2, #0
 8007c02:	db04      	blt.n	8007c0e <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c04:	682a      	ldr	r2, [r5, #0]
 8007c06:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007c08:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8007c0c:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c0e:	4e15      	ldr	r6, [pc, #84]	@ (8007c64 <xTaskPriorityInherit+0x78>)
 8007c10:	6962      	ldr	r2, [r4, #20]
 8007c12:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007c16:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d00c      	beq.n	8007c38 <xTaskPriorityInherit+0x4c>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c1e:	682b      	ldr	r3, [r5, #0]
 8007c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c22:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 8007c24:	2001      	movs	r0, #1
	}
 8007c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007c28:	682b      	ldr	r3, [r5, #0]
 8007c2a:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8007c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2e:	4298      	cmp	r0, r3
 8007c30:	bf2c      	ite	cs
 8007c32:	2000      	movcs	r0, #0
 8007c34:	2001      	movcc	r0, #1
	}
 8007c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c38:	1d27      	adds	r7, r4, #4
 8007c3a:	4638      	mov	r0, r7
 8007c3c:	f7fe f944 	bl	8005ec8 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c40:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c42:	4b09      	ldr	r3, [pc, #36]	@ (8007c68 <xTaskPriorityInherit+0x7c>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c44:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c46:	681a      	ldr	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c48:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c4a:	4290      	cmp	r0, r2
 8007c4c:	bf88      	it	hi
 8007c4e:	6018      	strhi	r0, [r3, #0]
 8007c50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007c54:	4639      	mov	r1, r7
 8007c56:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8007c5a:	f7fe f90f 	bl	8005e7c <vListInsertEnd>
 8007c5e:	e7e1      	b.n	8007c24 <xTaskPriorityInherit+0x38>
 8007c60:	200014a8 	.word	0x200014a8
 8007c64:	20001048 	.word	0x20001048
 8007c68:	20000fcc 	.word	0x20000fcc

08007c6c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8007c6c:	b308      	cbz	r0, 8007cb2 <xTaskPriorityDisinherit+0x46>
	{
 8007c6e:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8007c70:	4b1d      	ldr	r3, [pc, #116]	@ (8007ce8 <xTaskPriorityDisinherit+0x7c>)
 8007c72:	681c      	ldr	r4, [r3, #0]
 8007c74:	4284      	cmp	r4, r0
 8007c76:	d008      	beq.n	8007c8a <xTaskPriorityDisinherit+0x1e>
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	f383 8811 	msr	BASEPRI, r3
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	e7fe      	b.n	8007c88 <xTaskPriorityDisinherit+0x1c>
			configASSERT( pxTCB->uxMutexesHeld );
 8007c8a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8007c8c:	b143      	cbz	r3, 8007ca0 <xTaskPriorityDisinherit+0x34>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007c90:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 8007c92:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c94:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8007c96:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c98:	d000      	beq.n	8007c9c <xTaskPriorityDisinherit+0x30>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007c9a:	b163      	cbz	r3, 8007cb6 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8007c9c:	2000      	movs	r0, #0
	}
 8007c9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8007cb0:	e7fe      	b.n	8007cb0 <xTaskPriorityDisinherit+0x44>
	BaseType_t xReturn = pdFALSE;
 8007cb2:	2000      	movs	r0, #0
	}
 8007cb4:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cb6:	1d25      	adds	r5, r4, #4
 8007cb8:	4628      	mov	r0, r5
 8007cba:	f7fe f905 	bl	8005ec8 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007cbe:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					prvAddTaskToReadyList( pxTCB );
 8007cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8007cec <xTaskPriorityDisinherit+0x80>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007cc2:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cc4:	f1c3 0038 	rsb	r0, r3, #56	@ 0x38
 8007cc8:	61a0      	str	r0, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8007cca:	6810      	ldr	r0, [r2, #0]
 8007ccc:	4283      	cmp	r3, r0
 8007cce:	4808      	ldr	r0, [pc, #32]	@ (8007cf0 <xTaskPriorityDisinherit+0x84>)
 8007cd0:	bf88      	it	hi
 8007cd2:	6013      	strhi	r3, [r2, #0]
 8007cd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007cd8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007cdc:	4629      	mov	r1, r5
 8007cde:	f7fe f8cd 	bl	8005e7c <vListInsertEnd>
					xReturn = pdTRUE;
 8007ce2:	2001      	movs	r0, #1
	}
 8007ce4:	bd38      	pop	{r3, r4, r5, pc}
 8007ce6:	bf00      	nop
 8007ce8:	200014a8 	.word	0x200014a8
 8007cec:	20000fcc 	.word	0x20000fcc
 8007cf0:	20001048 	.word	0x20001048

08007cf4 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d03d      	beq.n	8007d74 <vTaskPriorityDisinheritAfterTimeout+0x80>
			configASSERT( pxTCB->uxMutexesHeld );
 8007cf8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
	{
 8007cfa:	b570      	push	{r4, r5, r6, lr}
 8007cfc:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8007cfe:	b14b      	cbz	r3, 8007d14 <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007d00:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007d02:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007d04:	4281      	cmp	r1, r0
 8007d06:	bf38      	it	cc
 8007d08:	4601      	movcc	r1, r0
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007d0a:	428a      	cmp	r2, r1
 8007d0c:	d001      	beq.n	8007d12 <vTaskPriorityDisinheritAfterTimeout+0x1e>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d009      	beq.n	8007d26 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8007d12:	bd70      	pop	{r4, r5, r6, pc}
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8007d24:	e7fe      	b.n	8007d24 <vTaskPriorityDisinheritAfterTimeout+0x30>
					configASSERT( pxTCB != pxCurrentTCB );
 8007d26:	4b18      	ldr	r3, [pc, #96]	@ (8007d88 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	42a3      	cmp	r3, r4
 8007d2c:	d023      	beq.n	8007d76 <vTaskPriorityDisinheritAfterTimeout+0x82>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d2e:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8007d30:	62e1      	str	r1, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d32:	2b00      	cmp	r3, #0
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d34:	bfa8      	it	ge
 8007d36:	f1c1 0138 	rsbge	r1, r1, #56	@ 0x38
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007d3a:	4d14      	ldr	r5, [pc, #80]	@ (8007d8c <vTaskPriorityDisinheritAfterTimeout+0x98>)
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d3c:	bfa8      	it	ge
 8007d3e:	61a1      	strge	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007d40:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007d44:	6961      	ldr	r1, [r4, #20]
 8007d46:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8007d4a:	4299      	cmp	r1, r3
 8007d4c:	d1e1      	bne.n	8007d12 <vTaskPriorityDisinheritAfterTimeout+0x1e>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d4e:	1d26      	adds	r6, r4, #4
 8007d50:	4630      	mov	r0, r6
 8007d52:	f7fe f8b9 	bl	8005ec8 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8007d56:	4b0e      	ldr	r3, [pc, #56]	@ (8007d90 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8007d58:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	4290      	cmp	r0, r2
 8007d5e:	bf88      	it	hi
 8007d60:	6018      	strhi	r0, [r3, #0]
 8007d62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007d66:	4631      	mov	r1, r6
 8007d68:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	}
 8007d6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 8007d70:	f7fe b884 	b.w	8005e7c <vListInsertEnd>
 8007d74:	4770      	bx	lr
 8007d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 8007d86:	e7fe      	b.n	8007d86 <vTaskPriorityDisinheritAfterTimeout+0x92>
 8007d88:	200014a8 	.word	0x200014a8
 8007d8c:	20001048 	.word	0x20001048
 8007d90:	20000fcc 	.word	0x20000fcc

08007d94 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8007d94:	4b04      	ldr	r3, [pc, #16]	@ (8007da8 <pvTaskIncrementMutexHeldCount+0x14>)
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	b11a      	cbz	r2, 8007da2 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8007d9a:	6819      	ldr	r1, [r3, #0]
 8007d9c:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007d9e:	3201      	adds	r2, #1
 8007da0:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 8007da2:	6818      	ldr	r0, [r3, #0]
	}
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	200014a8 	.word	0x200014a8

08007dac <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007db0:	4e21      	ldr	r6, [pc, #132]	@ (8007e38 <prvSwitchTimerLists+0x8c>)
 8007db2:	b084      	sub	sp, #16

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007db4:	e00d      	b.n	8007dd2 <prvSwitchTimerLists+0x26>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007db6:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007db8:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007dba:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007dbc:	1d25      	adds	r5, r4, #4
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	f7fe f882 	bl	8005ec8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007dc4:	6a23      	ldr	r3, [r4, #32]
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007dca:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8007dce:	075b      	lsls	r3, r3, #29
 8007dd0:	d40a      	bmi.n	8007de8 <prvSwitchTimerLists+0x3c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007dd2:	6833      	ldr	r3, [r6, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	2a00      	cmp	r2, #0
 8007dd8:	d1ed      	bne.n	8007db6 <prvSwitchTimerLists+0xa>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 8007dda:	4a18      	ldr	r2, [pc, #96]	@ (8007e3c <prvSwitchTimerLists+0x90>)
 8007ddc:	6811      	ldr	r1, [r2, #0]
 8007dde:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 8007de0:	6013      	str	r3, [r2, #0]
}
 8007de2:	b004      	add	sp, #16
 8007de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007de8:	69a3      	ldr	r3, [r4, #24]
	if( xTimerQueue != NULL )
 8007dea:	f8df 8054 	ldr.w	r8, [pc, #84]	@ 8007e40 <prvSwitchTimerLists+0x94>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007dee:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 8007df0:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007df2:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 8007df4:	d205      	bcs.n	8007e02 <prvSwitchTimerLists+0x56>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007df6:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007df8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007dfa:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007dfc:	f7fe f84c 	bl	8005e98 <vListInsert>
 8007e00:	e7e7      	b.n	8007dd2 <prvSwitchTimerLists+0x26>
	if( xTimerQueue != NULL )
 8007e02:	f8d8 3000 	ldr.w	r3, [r8]
		xMessage.xMessageID = xCommandID;
 8007e06:	2500      	movs	r5, #0
	if( xTimerQueue != NULL )
 8007e08:	b16b      	cbz	r3, 8007e26 <prvSwitchTimerLists+0x7a>
		xMessage.xMessageID = xCommandID;
 8007e0a:	e9cd 5700 	strd	r5, r7, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007e0e:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007e10:	f7ff fedc 	bl	8007bcc <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007e14:	f8d8 0000 	ldr.w	r0, [r8]
 8007e18:	462b      	mov	r3, r5
 8007e1a:	462a      	mov	r2, r5
 8007e1c:	4669      	mov	r1, sp
 8007e1e:	f7fe f9fb 	bl	8006218 <xQueueGenericSend>
				configASSERT( xResult );
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d1d5      	bne.n	8007dd2 <prvSwitchTimerLists+0x26>
 8007e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2a:	f383 8811 	msr	BASEPRI, r3
 8007e2e:	f3bf 8f6f 	isb	sy
 8007e32:	f3bf 8f4f 	dsb	sy
 8007e36:	e7fe      	b.n	8007e36 <prvSwitchTimerLists+0x8a>
 8007e38:	200015ac 	.word	0x200015ac
 8007e3c:	200015a8 	.word	0x200015a8
 8007e40:	200015a4 	.word	0x200015a4

08007e44 <prvTimerTask>:
{
 8007e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	4e96      	ldr	r6, [pc, #600]	@ (80080a4 <prvTimerTask+0x260>)
 8007e4a:	4d97      	ldr	r5, [pc, #604]	@ (80080a8 <prvTimerTask+0x264>)
 8007e4c:	4c97      	ldr	r4, [pc, #604]	@ (80080ac <prvTimerTask+0x268>)
 8007e4e:	b08b      	sub	sp, #44	@ 0x2c
					portYIELD_WITHIN_API();
 8007e50:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 8007e54:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007e58:	6832      	ldr	r2, [r6, #0]
 8007e5a:	6817      	ldr	r7, [r2, #0]
 8007e5c:	2f00      	cmp	r7, #0
 8007e5e:	f040 80a7 	bne.w	8007fb0 <prvTimerTask+0x16c>
	vTaskSuspendAll();
 8007e62:	f7ff fd0d 	bl	8007880 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8007e66:	f7ff fd23 	bl	80078b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8007e6a:	682a      	ldr	r2, [r5, #0]
 8007e6c:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 8007e6e:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8007e70:	f0c0 80ad 	bcc.w	8007fce <prvTimerTask+0x18a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007e74:	4b8e      	ldr	r3, [pc, #568]	@ (80080b0 <prvTimerTask+0x26c>)
	xLastTime = xTimeNow;
 8007e76:	6028      	str	r0, [r5, #0]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	6812      	ldr	r2, [r2, #0]
 8007e7c:	fab2 f282 	clz	r2, r2
 8007e80:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007e82:	6820      	ldr	r0, [r4, #0]
 8007e84:	eba7 010a 	sub.w	r1, r7, sl
 8007e88:	f7ff f83c 	bl	8006f04 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007e8c:	f7ff fd00 	bl	8007890 <xTaskResumeAll>
 8007e90:	b928      	cbnz	r0, 8007e9e <prvTimerTask+0x5a>
					portYIELD_WITHIN_API();
 8007e92:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 8007e96:	f3bf 8f4f 	dsb	sy
 8007e9a:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e9e:	6820      	ldr	r0, [r4, #0]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	a902      	add	r1, sp, #8
 8007ea4:	f7fe fc36 	bl	8006714 <xQueueReceive>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	d0d5      	beq.n	8007e58 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007eac:	9b02      	ldr	r3, [sp, #8]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007eae:	9804      	ldr	r0, [sp, #16]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	db75      	blt.n	8007fa0 <prvTimerTask+0x15c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007eb4:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	b113      	cbz	r3, 8007ec0 <prvTimerTask+0x7c>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eba:	1d38      	adds	r0, r7, #4
 8007ebc:	f7fe f804 	bl	8005ec8 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8007ec0:	f7ff fcf6 	bl	80078b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8007ec4:	682b      	ldr	r3, [r5, #0]
 8007ec6:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8007ec8:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8007eca:	f0c0 8087 	bcc.w	8007fdc <prvTimerTask+0x198>
			switch( xMessage.xMessageID )
 8007ece:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8007ed0:	f8c5 b000 	str.w	fp, [r5]
			switch( xMessage.xMessageID )
 8007ed4:	2b09      	cmp	r3, #9
 8007ed6:	d8e2      	bhi.n	8007e9e <prvTimerTask+0x5a>
 8007ed8:	e8df f003 	tbb	[pc, r3]
 8007edc:	52050505 	.word	0x52050505
 8007ee0:	0505593c 	.word	0x0505593c
 8007ee4:	3c52      	.short	0x3c52
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ee6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007eea:	9b03      	ldr	r3, [sp, #12]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007eec:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007eee:	f042 0201 	orr.w	r2, r2, #1
 8007ef2:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007ef6:	69ba      	ldr	r2, [r7, #24]
 8007ef8:	1899      	adds	r1, r3, r2
 8007efa:	bf2c      	ite	cs
 8007efc:	2001      	movcs	r0, #1
 8007efe:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 8007f00:	4559      	cmp	r1, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007f02:	6079      	str	r1, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8007f04:	d86d      	bhi.n	8007fe2 <prvTimerTask+0x19e>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f06:	ebab 0303 	sub.w	r3, fp, r3
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d832      	bhi.n	8007f74 <prvTimerTask+0x130>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f0e:	6a3b      	ldr	r3, [r7, #32]
 8007f10:	4638      	mov	r0, r7
 8007f12:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f14:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f18:	0759      	lsls	r1, r3, #29
 8007f1a:	d5c0      	bpl.n	8007e9e <prvTimerTask+0x5a>
	if( xTimerQueue != NULL )
 8007f1c:	6821      	ldr	r1, [r4, #0]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f1e:	9b03      	ldr	r3, [sp, #12]
 8007f20:	69ba      	ldr	r2, [r7, #24]
	if( xTimerQueue != NULL )
 8007f22:	b171      	cbz	r1, 8007f42 <prvTimerTask+0xfe>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f24:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007f26:	e9cd 3707 	strd	r3, r7, [sp, #28]
		xMessage.xMessageID = xCommandID;
 8007f2a:	2700      	movs	r7, #0
 8007f2c:	9706      	str	r7, [sp, #24]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007f2e:	f7ff fe4d 	bl	8007bcc <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007f32:	6820      	ldr	r0, [r4, #0]
 8007f34:	463b      	mov	r3, r7
 8007f36:	463a      	mov	r2, r7
 8007f38:	a906      	add	r1, sp, #24
 8007f3a:	f7fe f96d 	bl	8006218 <xQueueGenericSend>
							configASSERT( xResult );
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	d1ad      	bne.n	8007e9e <prvTimerTask+0x5a>
 8007f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f46:	f383 8811 	msr	BASEPRI, r3
 8007f4a:	f3bf 8f6f 	isb	sy
 8007f4e:	f3bf 8f4f 	dsb	sy
 8007f52:	e7fe      	b.n	8007f52 <prvTimerTask+0x10e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f54:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007f58:	9b03      	ldr	r3, [sp, #12]
 8007f5a:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f5c:	f042 0201 	orr.w	r2, r2, #1
 8007f60:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 8093 	beq.w	8008090 <prvTimerTask+0x24c>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007f6a:	445b      	add	r3, fp
	if( xNextExpiryTime <= xTimeNow )
 8007f6c:	455b      	cmp	r3, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007f6e:	607b      	str	r3, [r7, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f70:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 8007f72:	d83a      	bhi.n	8007fea <prvTimerTask+0x1a6>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007f74:	4b4e      	ldr	r3, [pc, #312]	@ (80080b0 <prvTimerTask+0x26c>)
 8007f76:	1d39      	adds	r1, r7, #4
 8007f78:	6818      	ldr	r0, [r3, #0]
 8007f7a:	f7fd ff8d 	bl	8005e98 <vListInsert>
 8007f7e:	e78e      	b.n	8007e9e <prvTimerTask+0x5a>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f80:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f84:	f023 0301 	bic.w	r3, r3, #1
 8007f88:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
					break;
 8007f8c:	e787      	b.n	8007e9e <prvTimerTask+0x5a>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f92:	079a      	lsls	r2, r3, #30
 8007f94:	d549      	bpl.n	800802a <prvTimerTask+0x1e6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f96:	f023 0301 	bic.w	r3, r3, #1
 8007f9a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8007f9e:	e77e      	b.n	8007e9e <prvTimerTask+0x5a>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007fa0:	9b03      	ldr	r3, [sp, #12]
 8007fa2:	9905      	ldr	r1, [sp, #20]
 8007fa4:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007fa6:	9b02      	ldr	r3, [sp, #8]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f6ff af78 	blt.w	8007e9e <prvTimerTask+0x5a>
 8007fae:	e781      	b.n	8007eb4 <prvTimerTask+0x70>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007fb0:	68d3      	ldr	r3, [r2, #12]
 8007fb2:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 8007fb4:	f7ff fc64 	bl	8007880 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8007fb8:	f7ff fc7a 	bl	80078b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8007fbc:	682a      	ldr	r2, [r5, #0]
 8007fbe:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 8007fc0:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8007fc2:	d804      	bhi.n	8007fce <prvTimerTask+0x18a>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007fc4:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 8007fc6:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007fc8:	d914      	bls.n	8007ff4 <prvTimerTask+0x1b0>
 8007fca:	2200      	movs	r2, #0
 8007fcc:	e759      	b.n	8007e82 <prvTimerTask+0x3e>
		prvSwitchTimerLists();
 8007fce:	f7ff feed 	bl	8007dac <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8007fd2:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 8007fd6:	f7ff fc5b 	bl	8007890 <xTaskResumeAll>
 8007fda:	e760      	b.n	8007e9e <prvTimerTask+0x5a>
		prvSwitchTimerLists();
 8007fdc:	f7ff fee6 	bl	8007dac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007fe0:	e775      	b.n	8007ece <prvTimerTask+0x8a>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007fe2:	455b      	cmp	r3, fp
 8007fe4:	d901      	bls.n	8007fea <prvTimerTask+0x1a6>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	d091      	beq.n	8007f0e <prvTimerTask+0xca>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007fea:	6830      	ldr	r0, [r6, #0]
 8007fec:	1d39      	adds	r1, r7, #4
 8007fee:	f7fd ff53 	bl	8005e98 <vListInsert>
 8007ff2:	e754      	b.n	8007e9e <prvTimerTask+0x5a>
				( void ) xTaskResumeAll();
 8007ff4:	f7ff fc4c 	bl	8007890 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ff8:	6832      	ldr	r2, [r6, #0]
 8007ffa:	68d2      	ldr	r2, [r2, #12]
 8007ffc:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008000:	f10b 0104 	add.w	r1, fp, #4
 8008004:	4608      	mov	r0, r1
 8008006:	9101      	str	r1, [sp, #4]
 8008008:	f7fd ff5e 	bl	8005ec8 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800800c:	f89b 2028 	ldrb.w	r2, [fp, #40]	@ 0x28
 8008010:	9901      	ldr	r1, [sp, #4]
 8008012:	f012 0f04 	tst.w	r2, #4
 8008016:	d10c      	bne.n	8008032 <prvTimerTask+0x1ee>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008018:	f022 0201 	bic.w	r2, r2, #1
 800801c:	f88b 2028 	strb.w	r2, [fp, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008020:	f8db 3020 	ldr.w	r3, [fp, #32]
 8008024:	4658      	mov	r0, fp
 8008026:	4798      	blx	r3
}
 8008028:	e739      	b.n	8007e9e <prvTimerTask+0x5a>
							vPortFree( pxTimer );
 800802a:	4638      	mov	r0, r7
 800802c:	f000 fb28 	bl	8008680 <vPortFree>
 8008030:	e735      	b.n	8007e9e <prvTimerTask+0x5a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008032:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008036:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800803a:	183a      	adds	r2, r7, r0
	if( xNextExpiryTime <= xTimeNow )
 800803c:	4552      	cmp	r2, sl
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800803e:	f8cb 2004 	str.w	r2, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8008042:	d903      	bls.n	800804c <prvTimerTask+0x208>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008044:	6830      	ldr	r0, [r6, #0]
 8008046:	f7fd ff27 	bl	8005e98 <vListInsert>
	return xProcessTimerNow;
 800804a:	e7e9      	b.n	8008020 <prvTimerTask+0x1dc>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800804c:	ebaa 0a07 	sub.w	sl, sl, r7
 8008050:	4550      	cmp	r0, sl
 8008052:	d818      	bhi.n	8008086 <prvTimerTask+0x242>
	if( xTimerQueue != NULL )
 8008054:	6822      	ldr	r2, [r4, #0]
 8008056:	b16a      	cbz	r2, 8008074 <prvTimerTask+0x230>
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008058:	e9cd 7b07 	strd	r7, fp, [sp, #28]
		xMessage.xMessageID = xCommandID;
 800805c:	2700      	movs	r7, #0
 800805e:	9706      	str	r7, [sp, #24]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008060:	f7ff fdb4 	bl	8007bcc <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008064:	6820      	ldr	r0, [r4, #0]
 8008066:	463b      	mov	r3, r7
 8008068:	463a      	mov	r2, r7
 800806a:	a906      	add	r1, sp, #24
 800806c:	f7fe f8d4 	bl	8006218 <xQueueGenericSend>
			configASSERT( xResult );
 8008070:	2800      	cmp	r0, #0
 8008072:	d1d5      	bne.n	8008020 <prvTimerTask+0x1dc>
 8008074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008078:	f383 8811 	msr	BASEPRI, r3
 800807c:	f3bf 8f6f 	isb	sy
 8008080:	f3bf 8f4f 	dsb	sy
 8008084:	e7fe      	b.n	8008084 <prvTimerTask+0x240>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008086:	4b0a      	ldr	r3, [pc, #40]	@ (80080b0 <prvTimerTask+0x26c>)
 8008088:	6818      	ldr	r0, [r3, #0]
 800808a:	f7fd ff05 	bl	8005e98 <vListInsert>
	return xProcessTimerNow;
 800808e:	e7c7      	b.n	8008020 <prvTimerTask+0x1dc>
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80080a0:	e7fe      	b.n	80080a0 <prvTimerTask+0x25c>
 80080a2:	bf00      	nop
 80080a4:	200015ac 	.word	0x200015ac
 80080a8:	2000159c 	.word	0x2000159c
 80080ac:	200015a4 	.word	0x200015a4
 80080b0:	200015a8 	.word	0x200015a8

080080b4 <xTimerCreateTimerTask>:
{
 80080b4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80080b6:	4c23      	ldr	r4, [pc, #140]	@ (8008144 <xTimerCreateTimerTask+0x90>)
{
 80080b8:	b089      	sub	sp, #36	@ 0x24
	taskENTER_CRITICAL();
 80080ba:	f000 f8c3 	bl	8008244 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80080be:	6825      	ldr	r5, [r4, #0]
 80080c0:	b335      	cbz	r5, 8008110 <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80080c2:	f000 f8e1 	bl	8008288 <vPortExitCritical>
	if( xTimerQueue != NULL )
 80080c6:	6823      	ldr	r3, [r4, #0]
 80080c8:	b1cb      	cbz	r3, 80080fe <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80080ca:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080cc:	aa07      	add	r2, sp, #28
 80080ce:	a906      	add	r1, sp, #24
 80080d0:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80080d2:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080d6:	f7fd feb1 	bl	8005e3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80080da:	e9dd 0205 	ldrd	r0, r2, [sp, #20]
 80080de:	2302      	movs	r3, #2
 80080e0:	e9cd 2001 	strd	r2, r0, [sp, #4]
 80080e4:	9300      	str	r3, [sp, #0]
 80080e6:	4918      	ldr	r1, [pc, #96]	@ (8008148 <xTimerCreateTimerTask+0x94>)
 80080e8:	9a07      	ldr	r2, [sp, #28]
 80080ea:	4818      	ldr	r0, [pc, #96]	@ (800814c <xTimerCreateTimerTask+0x98>)
 80080ec:	4623      	mov	r3, r4
 80080ee:	f7ff fa0f 	bl	8007510 <xTaskCreateStatic>
 80080f2:	4b17      	ldr	r3, [pc, #92]	@ (8008150 <xTimerCreateTimerTask+0x9c>)
 80080f4:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80080f6:	b110      	cbz	r0, 80080fe <xTimerCreateTimerTask+0x4a>
}
 80080f8:	2001      	movs	r0, #1
 80080fa:	b009      	add	sp, #36	@ 0x24
 80080fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800810e:	e7fe      	b.n	800810e <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 8008110:	4f10      	ldr	r7, [pc, #64]	@ (8008154 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 8008112:	4e11      	ldr	r6, [pc, #68]	@ (8008158 <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 8008114:	4638      	mov	r0, r7
 8008116:	f7fd fea1 	bl	8005e5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800811a:	4630      	mov	r0, r6
 800811c:	f7fd fe9e 	bl	8005e5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008120:	4a0e      	ldr	r2, [pc, #56]	@ (800815c <xTimerCreateTimerTask+0xa8>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008122:	9500      	str	r5, [sp, #0]
			pxCurrentTimerList = &xActiveTimerList1;
 8008124:	6017      	str	r7, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008126:	4a0e      	ldr	r2, [pc, #56]	@ (8008160 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008128:	4b0e      	ldr	r3, [pc, #56]	@ (8008164 <xTimerCreateTimerTask+0xb0>)
			pxOverflowTimerList = &xActiveTimerList2;
 800812a:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800812c:	2110      	movs	r1, #16
 800812e:	4a0e      	ldr	r2, [pc, #56]	@ (8008168 <xTimerCreateTimerTask+0xb4>)
 8008130:	200a      	movs	r0, #10
 8008132:	f7fd ff19 	bl	8005f68 <xQueueGenericCreateStatic>
 8008136:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8008138:	2800      	cmp	r0, #0
 800813a:	d0c2      	beq.n	80080c2 <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800813c:	490b      	ldr	r1, [pc, #44]	@ (800816c <xTimerCreateTimerTask+0xb8>)
 800813e:	f7fe feb9 	bl	8006eb4 <vQueueAddToRegistry>
 8008142:	e7be      	b.n	80080c2 <xTimerCreateTimerTask+0xe>
 8008144:	200015a4 	.word	0x200015a4
 8008148:	0800d070 	.word	0x0800d070
 800814c:	08007e45 	.word	0x08007e45
 8008150:	200015a0 	.word	0x200015a0
 8008154:	200015c4 	.word	0x200015c4
 8008158:	200015b0 	.word	0x200015b0
 800815c:	200015ac 	.word	0x200015ac
 8008160:	200015a8 	.word	0x200015a8
 8008164:	200014ac 	.word	0x200014ac
 8008168:	200014fc 	.word	0x200014fc
 800816c:	0800d068 	.word	0x0800d068

08008170 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008170:	4808      	ldr	r0, [pc, #32]	@ (8008194 <prvPortStartFirstTask+0x24>)
 8008172:	6800      	ldr	r0, [r0, #0]
 8008174:	6800      	ldr	r0, [r0, #0]
 8008176:	f380 8808 	msr	MSP, r0
 800817a:	f04f 0000 	mov.w	r0, #0
 800817e:	f380 8814 	msr	CONTROL, r0
 8008182:	b662      	cpsie	i
 8008184:	b661      	cpsie	f
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	f3bf 8f6f 	isb	sy
 800818e:	df00      	svc	0
 8008190:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008192:	0000      	.short	0x0000
 8008194:	e000ed08 	.word	0xe000ed08

08008198 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008198:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80081a8 <vPortEnableVFP+0x10>
 800819c:	6801      	ldr	r1, [r0, #0]
 800819e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80081a2:	6001      	str	r1, [r0, #0]
 80081a4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081a6:	0000      	.short	0x0000
 80081a8:	e000ed88 	.word	0xe000ed88

080081ac <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 80081ac:	4b0e      	ldr	r3, [pc, #56]	@ (80081e8 <prvTaskExitError+0x3c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
{
 80081b0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80081b2:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 80081b4:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 80081b6:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 80081b8:	d008      	beq.n	80081cc <prvTaskExitError+0x20>
 80081ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081be:	f383 8811 	msr	BASEPRI, r3
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	f3bf 8f4f 	dsb	sy
 80081ca:	e7fe      	b.n	80081ca <prvTaskExitError+0x1e>
 80081cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d0:	f383 8811 	msr	BASEPRI, r3
 80081d4:	f3bf 8f6f 	isb	sy
 80081d8:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0fc      	beq.n	80081dc <prvTaskExitError+0x30>
}
 80081e2:	b002      	add	sp, #8
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	2000000c 	.word	0x2000000c

080081ec <pxPortInitialiseStack>:
{
 80081ec:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081f2:	4c07      	ldr	r4, [pc, #28]	@ (8008210 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081f4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081f8:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80081fc:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008200:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008204:	e940 3209 	strd	r3, r2, [r0, #-36]	@ 0x24
}
 8008208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800820c:	3844      	subs	r0, #68	@ 0x44
 800820e:	4770      	bx	lr
 8008210:	080081ad 	.word	0x080081ad
	...

08008220 <SVC_Handler>:
	__asm volatile (
 8008220:	4b07      	ldr	r3, [pc, #28]	@ (8008240 <pxCurrentTCBConst2>)
 8008222:	6819      	ldr	r1, [r3, #0]
 8008224:	6808      	ldr	r0, [r1, #0]
 8008226:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800822a:	f380 8809 	msr	PSP, r0
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f04f 0000 	mov.w	r0, #0
 8008236:	f380 8811 	msr	BASEPRI, r0
 800823a:	4770      	bx	lr
 800823c:	f3af 8000 	nop.w

08008240 <pxCurrentTCBConst2>:
 8008240:	200014a8 	.word	0x200014a8

08008244 <vPortEnterCritical>:
 8008244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8008254:	4a0b      	ldr	r2, [pc, #44]	@ (8008284 <vPortEnterCritical+0x40>)
 8008256:	6813      	ldr	r3, [r2, #0]
 8008258:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800825a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800825c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800825e:	d000      	beq.n	8008262 <vPortEnterCritical+0x1e>
}
 8008260:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008262:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008266:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800826a:	b2db      	uxtb	r3, r3
 800826c:	2b00      	cmp	r3, #0
 800826e:	d0f7      	beq.n	8008260 <vPortEnterCritical+0x1c>
 8008270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008274:	f383 8811 	msr	BASEPRI, r3
 8008278:	f3bf 8f6f 	isb	sy
 800827c:	f3bf 8f4f 	dsb	sy
 8008280:	e7fe      	b.n	8008280 <vPortEnterCritical+0x3c>
 8008282:	bf00      	nop
 8008284:	2000000c 	.word	0x2000000c

08008288 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8008288:	4a08      	ldr	r2, [pc, #32]	@ (80082ac <vPortExitCritical+0x24>)
 800828a:	6813      	ldr	r3, [r2, #0]
 800828c:	b943      	cbnz	r3, 80082a0 <vPortExitCritical+0x18>
 800828e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008292:	f383 8811 	msr	BASEPRI, r3
 8008296:	f3bf 8f6f 	isb	sy
 800829a:	f3bf 8f4f 	dsb	sy
 800829e:	e7fe      	b.n	800829e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80082a0:	3b01      	subs	r3, #1
 80082a2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082a4:	b90b      	cbnz	r3, 80082aa <vPortExitCritical+0x22>
	__asm volatile
 80082a6:	f383 8811 	msr	BASEPRI, r3
}
 80082aa:	4770      	bx	lr
 80082ac:	2000000c 	.word	0x2000000c

080082b0 <PendSV_Handler>:
	__asm volatile
 80082b0:	f3ef 8009 	mrs	r0, PSP
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	4b15      	ldr	r3, [pc, #84]	@ (8008310 <pxCurrentTCBConst>)
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	f01e 0f10 	tst.w	lr, #16
 80082c0:	bf08      	it	eq
 80082c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80082c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ca:	6010      	str	r0, [r2, #0]
 80082cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80082d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80082d4:	f380 8811 	msr	BASEPRI, r0
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	f7ff fafc 	bl	80078dc <vTaskSwitchContext>
 80082e4:	f04f 0000 	mov.w	r0, #0
 80082e8:	f380 8811 	msr	BASEPRI, r0
 80082ec:	bc09      	pop	{r0, r3}
 80082ee:	6819      	ldr	r1, [r3, #0]
 80082f0:	6808      	ldr	r0, [r1, #0]
 80082f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f6:	f01e 0f10 	tst.w	lr, #16
 80082fa:	bf08      	it	eq
 80082fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008300:	f380 8809 	msr	PSP, r0
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	f3af 8000 	nop.w

08008310 <pxCurrentTCBConst>:
 8008310:	200014a8 	.word	0x200014a8

08008314 <xPortSysTickHandler>:
{
 8008314:	b508      	push	{r3, lr}
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8008326:	f7ff fac9 	bl	80078bc <xTaskIncrementTick>
 800832a:	b128      	cbz	r0, 8008338 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800832c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008330:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008334:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8008338:	2300      	movs	r3, #0
 800833a:	f383 8811 	msr	BASEPRI, r3
}
 800833e:	bd08      	pop	{r3, pc}

08008340 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008340:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008344:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008346:	4906      	ldr	r1, [pc, #24]	@ (8008360 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008348:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800834a:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800834c:	680b      	ldr	r3, [r1, #0]
 800834e:	4905      	ldr	r1, [pc, #20]	@ (8008364 <vPortSetupTimerInterrupt+0x24>)
 8008350:	fba1 1303 	umull	r1, r3, r1, r3
 8008354:	099b      	lsrs	r3, r3, #6
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008356:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008358:	3b01      	subs	r3, #1
 800835a:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800835c:	6110      	str	r0, [r2, #16]
}
 800835e:	4770      	bx	lr
 8008360:	20000000 	.word	0x20000000
 8008364:	10624dd3 	.word	0x10624dd3

08008368 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008368:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800836c:	4a48      	ldr	r2, [pc, #288]	@ (8008490 <xPortStartScheduler+0x128>)
 800836e:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8008372:	4291      	cmp	r1, r2
 8008374:	d041      	beq.n	80083fa <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008376:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800837a:	4b46      	ldr	r3, [pc, #280]	@ (8008494 <xPortStartScheduler+0x12c>)
 800837c:	429a      	cmp	r2, r3
 800837e:	d033      	beq.n	80083e8 <xPortStartScheduler+0x80>
{
 8008380:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008382:	4b45      	ldr	r3, [pc, #276]	@ (8008498 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008384:	4c45      	ldr	r4, [pc, #276]	@ (800849c <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008386:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008388:	4845      	ldr	r0, [pc, #276]	@ (80084a0 <xPortStartScheduler+0x138>)
{
 800838a:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800838c:	21ff      	movs	r1, #255	@ 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800838e:	b2d2      	uxtb	r2, r2
 8008390:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008392:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	b2db      	uxtb	r3, r3
 8008398:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800839c:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083a0:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083a4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083a8:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083aa:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083ac:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083ae:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083b0:	bf48      	it	mi
 80083b2:	2206      	movmi	r2, #6
 80083b4:	d50f      	bpl.n	80083d6 <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80083b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80083ba:	005b      	lsls	r3, r3, #1
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80083c6:	061b      	lsls	r3, r3, #24
 80083c8:	4611      	mov	r1, r2
 80083ca:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 80083ce:	d4f2      	bmi.n	80083b6 <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80083d0:	2903      	cmp	r1, #3
 80083d2:	d01b      	beq.n	800840c <xPortStartScheduler+0xa4>
 80083d4:	6001      	str	r1, [r0, #0]
	__asm volatile
 80083d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	e7fe      	b.n	80083e6 <xPortStartScheduler+0x7e>
 80083e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ec:	f383 8811 	msr	BASEPRI, r3
 80083f0:	f3bf 8f6f 	isb	sy
 80083f4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80083f8:	e7fe      	b.n	80083f8 <xPortStartScheduler+0x90>
 80083fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fe:	f383 8811 	msr	BASEPRI, r3
 8008402:	f3bf 8f6f 	isb	sy
 8008406:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800840a:	e7fe      	b.n	800840a <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800840c:	9b02      	ldr	r3, [sp, #8]
 800840e:	4a22      	ldr	r2, [pc, #136]	@ (8008498 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8008410:	4e24      	ldr	r6, [pc, #144]	@ (80084a4 <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008412:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008416:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800841a:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800841c:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800841e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008420:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008424:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008428:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800842c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008430:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008434:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	uxCriticalNesting = 0;
 8008438:	2500      	movs	r5, #0
	vPortSetupTimerInterrupt();
 800843a:	f7ff ff81 	bl	8008340 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800843e:	6035      	str	r5, [r6, #0]
	vPortEnableVFP();
 8008440:	f7ff feaa 	bl	8008198 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008444:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8008448:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800844c:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8008450:	f7ff fe8e 	bl	8008170 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008454:	f7ff fa42 	bl	80078dc <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8008458:	6833      	ldr	r3, [r6, #0]
volatile uint32_t ulDummy = 0;
 800845a:	9503      	str	r5, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 800845c:	3301      	adds	r3, #1
 800845e:	d008      	beq.n	8008472 <xPortStartScheduler+0x10a>
 8008460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008464:	f383 8811 	msr	BASEPRI, r3
 8008468:	f3bf 8f6f 	isb	sy
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	e7fe      	b.n	8008470 <xPortStartScheduler+0x108>
 8008472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008476:	f383 8811 	msr	BASEPRI, r3
 800847a:	f3bf 8f6f 	isb	sy
 800847e:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8008482:	9b03      	ldr	r3, [sp, #12]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d0fc      	beq.n	8008482 <xPortStartScheduler+0x11a>
}
 8008488:	2000      	movs	r0, #0
 800848a:	b004      	add	sp, #16
 800848c:	bd70      	pop	{r4, r5, r6, pc}
 800848e:	bf00      	nop
 8008490:	410fc271 	.word	0x410fc271
 8008494:	410fc270 	.word	0x410fc270
 8008498:	e000e400 	.word	0xe000e400
 800849c:	200015dc 	.word	0x200015dc
 80084a0:	200015d8 	.word	0x200015d8
 80084a4:	2000000c 	.word	0x2000000c

080084a8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80084a8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80084ac:	2b0f      	cmp	r3, #15
 80084ae:	d90e      	bls.n	80084ce <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084b0:	4911      	ldr	r1, [pc, #68]	@ (80084f8 <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80084b2:	4a12      	ldr	r2, [pc, #72]	@ (80084fc <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084b4:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80084b6:	7812      	ldrb	r2, [r2, #0]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d908      	bls.n	80084ce <vPortValidateInterruptPriority+0x26>
 80084bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	e7fe      	b.n	80084cc <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80084ce:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084d2:	4a0b      	ldr	r2, [pc, #44]	@ (8008500 <vPortValidateInterruptPriority+0x58>)
 80084d4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80084d8:	6812      	ldr	r2, [r2, #0]
 80084da:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80084de:	4293      	cmp	r3, r2
 80084e0:	d908      	bls.n	80084f4 <vPortValidateInterruptPriority+0x4c>
 80084e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	e7fe      	b.n	80084f2 <vPortValidateInterruptPriority+0x4a>
	}
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	e000e3f0 	.word	0xe000e3f0
 80084fc:	200015dc 	.word	0x200015dc
 8008500:	200015d8 	.word	0x200015d8

08008504 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008508:	4605      	mov	r5, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 800850a:	f7ff f9b9 	bl	8007880 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800850e:	4a54      	ldr	r2, [pc, #336]	@ (8008660 <pvPortMalloc+0x15c>)
 8008510:	6816      	ldr	r6, [r2, #0]
 8008512:	2e00      	cmp	r6, #0
 8008514:	d035      	beq.n	8008582 <pvPortMalloc+0x7e>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008516:	4b53      	ldr	r3, [pc, #332]	@ (8008664 <pvPortMalloc+0x160>)
 8008518:	681f      	ldr	r7, [r3, #0]
 800851a:	423d      	tst	r5, r7
 800851c:	d12b      	bne.n	8008576 <pvPortMalloc+0x72>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800851e:	b355      	cbz	r5, 8008576 <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008520:	f105 0408 	add.w	r4, r5, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008524:	0768      	lsls	r0, r5, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008526:	bf1c      	itt	ne
 8008528:	f024 0407 	bicne.w	r4, r4, #7
 800852c:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800852e:	b314      	cbz	r4, 8008576 <pvPortMalloc+0x72>
 8008530:	f8df c144 	ldr.w	ip, [pc, #324]	@ 8008678 <pvPortMalloc+0x174>
 8008534:	f8dc 5000 	ldr.w	r5, [ip]
 8008538:	42a5      	cmp	r5, r4
 800853a:	d31c      	bcc.n	8008576 <pvPortMalloc+0x72>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 800853c:	484a      	ldr	r0, [pc, #296]	@ (8008668 <pvPortMalloc+0x164>)
 800853e:	6803      	ldr	r3, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008540:	e003      	b.n	800854a <pvPortMalloc+0x46>
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	b122      	cbz	r2, 8008550 <pvPortMalloc+0x4c>
				{
					pxPreviousBlock = pxBlock;
 8008546:	4618      	mov	r0, r3
					pxBlock = pxBlock->pxNextFreeBlock;
 8008548:	4613      	mov	r3, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800854a:	6859      	ldr	r1, [r3, #4]
 800854c:	42a1      	cmp	r1, r4
 800854e:	d3f8      	bcc.n	8008542 <pvPortMalloc+0x3e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008550:	42b3      	cmp	r3, r6
 8008552:	d010      	beq.n	8008576 <pvPortMalloc+0x72>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	6002      	str	r2, [r0, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008558:	1b08      	subs	r0, r1, r4
 800855a:	2810      	cmp	r0, #16
 800855c:	d947      	bls.n	80085ee <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800855e:	191a      	adds	r2, r3, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008560:	0751      	lsls	r1, r2, #29
 8008562:	d02c      	beq.n	80085be <pvPortMalloc+0xba>
 8008564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	e7fe      	b.n	8008574 <pvPortMalloc+0x70>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008576:	f7ff f98b 	bl	8007890 <xTaskResumeAll>
void *pvReturn = NULL;
 800857a:	2400      	movs	r4, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 800857c:	4620      	mov	r0, r4
 800857e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008582:	4b3a      	ldr	r3, [pc, #232]	@ (800866c <pvPortMalloc+0x168>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 8008584:	4e3a      	ldr	r6, [pc, #232]	@ (8008670 <pvPortMalloc+0x16c>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008586:	4838      	ldr	r0, [pc, #224]	@ (8008668 <pvPortMalloc+0x164>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008588:	075c      	lsls	r4, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800858a:	bf18      	it	ne
 800858c:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800858e:	f026 0607 	bic.w	r6, r6, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008592:	bf18      	it	ne
 8008594:	f023 0307 	bicne.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8008598:	6016      	str	r6, [r2, #0]
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800859a:	4a36      	ldr	r2, [pc, #216]	@ (8008674 <pvPortMalloc+0x170>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800859c:	6003      	str	r3, [r0, #0]
 800859e:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085a0:	1af3      	subs	r3, r6, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085a4:	4a34      	ldr	r2, [pc, #208]	@ (8008678 <pvPortMalloc+0x174>)

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085a6:	4c2f      	ldr	r4, [pc, #188]	@ (8008664 <pvPortMalloc+0x160>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085a8:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085aa:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 80085ae:	2200      	movs	r2, #0
 80085b0:	6042      	str	r2, [r0, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085b2:	6027      	str	r7, [r4, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80085b4:	e9c6 2200 	strd	r2, r2, [r6]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085b8:	e9c1 6300 	strd	r6, r3, [r1]
}
 80085bc:	e7ad      	b.n	800851a <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085be:	492a      	ldr	r1, [pc, #168]	@ (8008668 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80085c0:	6050      	str	r0, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 80085c2:	605c      	str	r4, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085c4:	4608      	mov	r0, r1
 80085c6:	6809      	ldr	r1, [r1, #0]
 80085c8:	428a      	cmp	r2, r1
 80085ca:	d8fb      	bhi.n	80085c4 <pvPortMalloc+0xc0>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085cc:	f8d0 e004 	ldr.w	lr, [r0, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085d0:	f8d2 8004 	ldr.w	r8, [r2, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085d4:	eb00 090e 	add.w	r9, r0, lr
 80085d8:	454a      	cmp	r2, r9
 80085da:	d027      	beq.n	800862c <pvPortMalloc+0x128>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80085dc:	eb02 0e08 	add.w	lr, r2, r8
 80085e0:	4571      	cmp	r1, lr
 80085e2:	d02b      	beq.n	800863c <pvPortMalloc+0x138>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80085e4:	6011      	str	r1, [r2, #0]
 80085e6:	4621      	mov	r1, r4

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085e8:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085ea:	bf18      	it	ne
 80085ec:	6002      	strne	r2, [r0, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80085ee:	4a21      	ldr	r2, [pc, #132]	@ (8008674 <pvPortMalloc+0x170>)
 80085f0:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80085f2:	1a6d      	subs	r5, r5, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80085f4:	4285      	cmp	r5, r0
					xNumberOfSuccessfulAllocations++;
 80085f6:	4821      	ldr	r0, [pc, #132]	@ (800867c <pvPortMalloc+0x178>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085f8:	bf38      	it	cc
 80085fa:	6015      	strcc	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085fc:	430f      	orrs	r7, r1
					xNumberOfSuccessfulAllocations++;
 80085fe:	6801      	ldr	r1, [r0, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008600:	f8cc 5000 	str.w	r5, [ip]
					pxBlock->pxNextFreeBlock = NULL;
 8008604:	2400      	movs	r4, #0
 8008606:	e9c3 4700 	strd	r4, r7, [r3]
					xNumberOfSuccessfulAllocations++;
 800860a:	3101      	adds	r1, #1
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800860c:	f103 0408 	add.w	r4, r3, #8
					xNumberOfSuccessfulAllocations++;
 8008610:	6001      	str	r1, [r0, #0]
	( void ) xTaskResumeAll();
 8008612:	f7ff f93d 	bl	8007890 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008616:	0763      	lsls	r3, r4, #29
 8008618:	d0b0      	beq.n	800857c <pvPortMalloc+0x78>
 800861a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	e7fe      	b.n	800862a <pvPortMalloc+0x126>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800862c:	eb0e 0208 	add.w	r2, lr, r8
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008630:	1884      	adds	r4, r0, r2
 8008632:	42a1      	cmp	r1, r4
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008634:	6042      	str	r2, [r0, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008636:	d00a      	beq.n	800864e <pvPortMalloc+0x14a>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008638:	6859      	ldr	r1, [r3, #4]
	if( pxIterator != pxBlockToInsert )
 800863a:	e7d8      	b.n	80085ee <pvPortMalloc+0xea>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800863c:	42b1      	cmp	r1, r6
 800863e:	d0d1      	beq.n	80085e4 <pvPortMalloc+0xe0>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008640:	684c      	ldr	r4, [r1, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008642:	6809      	ldr	r1, [r1, #0]
 8008644:	6011      	str	r1, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008646:	4444      	add	r4, r8
 8008648:	6054      	str	r4, [r2, #4]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800864a:	6859      	ldr	r1, [r3, #4]
 800864c:	e7cc      	b.n	80085e8 <pvPortMalloc+0xe4>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800864e:	42b1      	cmp	r1, r6
 8008650:	d0f2      	beq.n	8008638 <pvPortMalloc+0x134>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008652:	684c      	ldr	r4, [r1, #4]
 8008654:	4414      	add	r4, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008656:	680a      	ldr	r2, [r1, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008658:	6044      	str	r4, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800865a:	6002      	str	r2, [r0, #0]
 800865c:	e7ec      	b.n	8008638 <pvPortMalloc+0x134>
 800865e:	bf00      	nop
 8008660:	200015f4 	.word	0x200015f4
 8008664:	200015e0 	.word	0x200015e0
 8008668:	200015f8 	.word	0x200015f8
 800866c:	20001600 	.word	0x20001600
 8008670:	200051f8 	.word	0x200051f8
 8008674:	200015ec 	.word	0x200015ec
 8008678:	200015f0 	.word	0x200015f0
 800867c:	200015e8 	.word	0x200015e8

08008680 <vPortFree>:
	if( pv != NULL )
 8008680:	b1d0      	cbz	r0, 80086b8 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008682:	4a2f      	ldr	r2, [pc, #188]	@ (8008740 <vPortFree+0xc0>)
 8008684:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008688:	6812      	ldr	r2, [r2, #0]
 800868a:	4213      	tst	r3, r2
 800868c:	d00b      	beq.n	80086a6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800868e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008692:	b191      	cbz	r1, 80086ba <vPortFree+0x3a>
 8008694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	e7fe      	b.n	80086a4 <vPortFree+0x24>
 80086a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086aa:	f383 8811 	msr	BASEPRI, r3
 80086ae:	f3bf 8f6f 	isb	sy
 80086b2:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80086b6:	e7fe      	b.n	80086b6 <vPortFree+0x36>
 80086b8:	4770      	bx	lr
{
 80086ba:	b530      	push	{r4, r5, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80086bc:	ea23 0302 	bic.w	r3, r3, r2
{
 80086c0:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80086c2:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086c6:	4d1f      	ldr	r5, [pc, #124]	@ (8008744 <vPortFree+0xc4>)
		puc -= xHeapStructSize;
 80086c8:	9001      	str	r0, [sp, #4]
 80086ca:	f1a0 0408 	sub.w	r4, r0, #8
				vTaskSuspendAll();
 80086ce:	f7ff f8d7 	bl	8007880 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086d2:	9801      	ldr	r0, [sp, #4]
 80086d4:	682a      	ldr	r2, [r5, #0]
 80086d6:	f850 1c04 	ldr.w	r1, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80086da:	4b1b      	ldr	r3, [pc, #108]	@ (8008748 <vPortFree+0xc8>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086dc:	440a      	add	r2, r1
 80086de:	602a      	str	r2, [r5, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80086e0:	461a      	mov	r2, r3
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	429c      	cmp	r4, r3
 80086e6:	d8fb      	bhi.n	80086e0 <vPortFree+0x60>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80086e8:	6855      	ldr	r5, [r2, #4]
 80086ea:	eb02 0e05 	add.w	lr, r2, r5
 80086ee:	4574      	cmp	r4, lr
 80086f0:	d011      	beq.n	8008716 <vPortFree+0x96>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086f2:	eb04 0c01 	add.w	ip, r4, r1
 80086f6:	4563      	cmp	r3, ip
 80086f8:	d01d      	beq.n	8008736 <vPortFree+0xb6>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80086fa:	f840 3c08 	str.w	r3, [r0, #-8]
	if( pxIterator != pxBlockToInsert )
 80086fe:	42a2      	cmp	r2, r4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008700:	bf18      	it	ne
 8008702:	6014      	strne	r4, [r2, #0]
					xNumberOfSuccessfulFrees++;
 8008704:	4a11      	ldr	r2, [pc, #68]	@ (800874c <vPortFree+0xcc>)
 8008706:	6813      	ldr	r3, [r2, #0]
 8008708:	3301      	adds	r3, #1
 800870a:	6013      	str	r3, [r2, #0]
}
 800870c:	b003      	add	sp, #12
 800870e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				( void ) xTaskResumeAll();
 8008712:	f7ff b8bd 	b.w	8007890 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008716:	4429      	add	r1, r5
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008718:	1850      	adds	r0, r2, r1
 800871a:	4283      	cmp	r3, r0
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800871c:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800871e:	d1f1      	bne.n	8008704 <vPortFree+0x84>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008720:	480b      	ldr	r0, [pc, #44]	@ (8008750 <vPortFree+0xd0>)
 8008722:	6800      	ldr	r0, [r0, #0]
 8008724:	4283      	cmp	r3, r0
 8008726:	d0ed      	beq.n	8008704 <vPortFree+0x84>
		pxBlockToInsert = pxIterator;
 8008728:	4614      	mov	r4, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800872a:	e9d3 3000 	ldrd	r3, r0, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800872e:	4401      	add	r1, r0
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008730:	6023      	str	r3, [r4, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008732:	6061      	str	r1, [r4, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008734:	e7e3      	b.n	80086fe <vPortFree+0x7e>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008736:	4d06      	ldr	r5, [pc, #24]	@ (8008750 <vPortFree+0xd0>)
 8008738:	682d      	ldr	r5, [r5, #0]
 800873a:	42ab      	cmp	r3, r5
 800873c:	d1f5      	bne.n	800872a <vPortFree+0xaa>
 800873e:	e7dc      	b.n	80086fa <vPortFree+0x7a>
 8008740:	200015e0 	.word	0x200015e0
 8008744:	200015f0 	.word	0x200015f0
 8008748:	200015f8 	.word	0x200015f8
 800874c:	200015e4 	.word	0x200015e4
 8008750:	200015f4 	.word	0x200015f4

08008754 <arm_mat_init_f32>:
 8008754:	8001      	strh	r1, [r0, #0]
 8008756:	8042      	strh	r2, [r0, #2]
 8008758:	6043      	str	r3, [r0, #4]
 800875a:	4770      	bx	lr

0800875c <__cvt>:
 800875c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008760:	ec57 6b10 	vmov	r6, r7, d0
 8008764:	2f00      	cmp	r7, #0
 8008766:	460c      	mov	r4, r1
 8008768:	4619      	mov	r1, r3
 800876a:	463b      	mov	r3, r7
 800876c:	bfbb      	ittet	lt
 800876e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008772:	461f      	movlt	r7, r3
 8008774:	2300      	movge	r3, #0
 8008776:	232d      	movlt	r3, #45	@ 0x2d
 8008778:	700b      	strb	r3, [r1, #0]
 800877a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800877c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008780:	4691      	mov	r9, r2
 8008782:	f023 0820 	bic.w	r8, r3, #32
 8008786:	bfbc      	itt	lt
 8008788:	4632      	movlt	r2, r6
 800878a:	4616      	movlt	r6, r2
 800878c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008790:	d005      	beq.n	800879e <__cvt+0x42>
 8008792:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008796:	d100      	bne.n	800879a <__cvt+0x3e>
 8008798:	3401      	adds	r4, #1
 800879a:	2102      	movs	r1, #2
 800879c:	e000      	b.n	80087a0 <__cvt+0x44>
 800879e:	2103      	movs	r1, #3
 80087a0:	ab03      	add	r3, sp, #12
 80087a2:	9301      	str	r3, [sp, #4]
 80087a4:	ab02      	add	r3, sp, #8
 80087a6:	9300      	str	r3, [sp, #0]
 80087a8:	ec47 6b10 	vmov	d0, r6, r7
 80087ac:	4653      	mov	r3, sl
 80087ae:	4622      	mov	r2, r4
 80087b0:	f001 fef2 	bl	800a598 <_dtoa_r>
 80087b4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80087b8:	4605      	mov	r5, r0
 80087ba:	d119      	bne.n	80087f0 <__cvt+0x94>
 80087bc:	f019 0f01 	tst.w	r9, #1
 80087c0:	d00e      	beq.n	80087e0 <__cvt+0x84>
 80087c2:	eb00 0904 	add.w	r9, r0, r4
 80087c6:	2200      	movs	r2, #0
 80087c8:	2300      	movs	r3, #0
 80087ca:	4630      	mov	r0, r6
 80087cc:	4639      	mov	r1, r7
 80087ce:	f7f8 f983 	bl	8000ad8 <__aeabi_dcmpeq>
 80087d2:	b108      	cbz	r0, 80087d8 <__cvt+0x7c>
 80087d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80087d8:	2230      	movs	r2, #48	@ 0x30
 80087da:	9b03      	ldr	r3, [sp, #12]
 80087dc:	454b      	cmp	r3, r9
 80087de:	d31e      	bcc.n	800881e <__cvt+0xc2>
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087e4:	1b5b      	subs	r3, r3, r5
 80087e6:	4628      	mov	r0, r5
 80087e8:	6013      	str	r3, [r2, #0]
 80087ea:	b004      	add	sp, #16
 80087ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80087f4:	eb00 0904 	add.w	r9, r0, r4
 80087f8:	d1e5      	bne.n	80087c6 <__cvt+0x6a>
 80087fa:	7803      	ldrb	r3, [r0, #0]
 80087fc:	2b30      	cmp	r3, #48	@ 0x30
 80087fe:	d10a      	bne.n	8008816 <__cvt+0xba>
 8008800:	2200      	movs	r2, #0
 8008802:	2300      	movs	r3, #0
 8008804:	4630      	mov	r0, r6
 8008806:	4639      	mov	r1, r7
 8008808:	f7f8 f966 	bl	8000ad8 <__aeabi_dcmpeq>
 800880c:	b918      	cbnz	r0, 8008816 <__cvt+0xba>
 800880e:	f1c4 0401 	rsb	r4, r4, #1
 8008812:	f8ca 4000 	str.w	r4, [sl]
 8008816:	f8da 3000 	ldr.w	r3, [sl]
 800881a:	4499      	add	r9, r3
 800881c:	e7d3      	b.n	80087c6 <__cvt+0x6a>
 800881e:	1c59      	adds	r1, r3, #1
 8008820:	9103      	str	r1, [sp, #12]
 8008822:	701a      	strb	r2, [r3, #0]
 8008824:	e7d9      	b.n	80087da <__cvt+0x7e>

08008826 <__exponent>:
 8008826:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008828:	2900      	cmp	r1, #0
 800882a:	bfba      	itte	lt
 800882c:	4249      	neglt	r1, r1
 800882e:	232d      	movlt	r3, #45	@ 0x2d
 8008830:	232b      	movge	r3, #43	@ 0x2b
 8008832:	2909      	cmp	r1, #9
 8008834:	7002      	strb	r2, [r0, #0]
 8008836:	7043      	strb	r3, [r0, #1]
 8008838:	dd29      	ble.n	800888e <__exponent+0x68>
 800883a:	f10d 0307 	add.w	r3, sp, #7
 800883e:	461d      	mov	r5, r3
 8008840:	270a      	movs	r7, #10
 8008842:	461a      	mov	r2, r3
 8008844:	fbb1 f6f7 	udiv	r6, r1, r7
 8008848:	fb07 1416 	mls	r4, r7, r6, r1
 800884c:	3430      	adds	r4, #48	@ 0x30
 800884e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008852:	460c      	mov	r4, r1
 8008854:	2c63      	cmp	r4, #99	@ 0x63
 8008856:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800885a:	4631      	mov	r1, r6
 800885c:	dcf1      	bgt.n	8008842 <__exponent+0x1c>
 800885e:	3130      	adds	r1, #48	@ 0x30
 8008860:	1e94      	subs	r4, r2, #2
 8008862:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008866:	1c41      	adds	r1, r0, #1
 8008868:	4623      	mov	r3, r4
 800886a:	42ab      	cmp	r3, r5
 800886c:	d30a      	bcc.n	8008884 <__exponent+0x5e>
 800886e:	f10d 0309 	add.w	r3, sp, #9
 8008872:	1a9b      	subs	r3, r3, r2
 8008874:	42ac      	cmp	r4, r5
 8008876:	bf88      	it	hi
 8008878:	2300      	movhi	r3, #0
 800887a:	3302      	adds	r3, #2
 800887c:	4403      	add	r3, r0
 800887e:	1a18      	subs	r0, r3, r0
 8008880:	b003      	add	sp, #12
 8008882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008884:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008888:	f801 6f01 	strb.w	r6, [r1, #1]!
 800888c:	e7ed      	b.n	800886a <__exponent+0x44>
 800888e:	2330      	movs	r3, #48	@ 0x30
 8008890:	3130      	adds	r1, #48	@ 0x30
 8008892:	7083      	strb	r3, [r0, #2]
 8008894:	70c1      	strb	r1, [r0, #3]
 8008896:	1d03      	adds	r3, r0, #4
 8008898:	e7f1      	b.n	800887e <__exponent+0x58>
	...

0800889c <_printf_float>:
 800889c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a0:	b08d      	sub	sp, #52	@ 0x34
 80088a2:	460c      	mov	r4, r1
 80088a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80088a8:	4616      	mov	r6, r2
 80088aa:	461f      	mov	r7, r3
 80088ac:	4605      	mov	r5, r0
 80088ae:	f001 fd6b 	bl	800a388 <_localeconv_r>
 80088b2:	6803      	ldr	r3, [r0, #0]
 80088b4:	9304      	str	r3, [sp, #16]
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7f7 fce2 	bl	8000280 <strlen>
 80088bc:	2300      	movs	r3, #0
 80088be:	930a      	str	r3, [sp, #40]	@ 0x28
 80088c0:	f8d8 3000 	ldr.w	r3, [r8]
 80088c4:	9005      	str	r0, [sp, #20]
 80088c6:	3307      	adds	r3, #7
 80088c8:	f023 0307 	bic.w	r3, r3, #7
 80088cc:	f103 0208 	add.w	r2, r3, #8
 80088d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80088d4:	f8d4 b000 	ldr.w	fp, [r4]
 80088d8:	f8c8 2000 	str.w	r2, [r8]
 80088dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80088e4:	9307      	str	r3, [sp, #28]
 80088e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80088ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80088ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088f2:	4b9c      	ldr	r3, [pc, #624]	@ (8008b64 <_printf_float+0x2c8>)
 80088f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80088f8:	f7f8 f920 	bl	8000b3c <__aeabi_dcmpun>
 80088fc:	bb70      	cbnz	r0, 800895c <_printf_float+0xc0>
 80088fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008902:	4b98      	ldr	r3, [pc, #608]	@ (8008b64 <_printf_float+0x2c8>)
 8008904:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008908:	f7f8 f8fa 	bl	8000b00 <__aeabi_dcmple>
 800890c:	bb30      	cbnz	r0, 800895c <_printf_float+0xc0>
 800890e:	2200      	movs	r2, #0
 8008910:	2300      	movs	r3, #0
 8008912:	4640      	mov	r0, r8
 8008914:	4649      	mov	r1, r9
 8008916:	f7f8 f8e9 	bl	8000aec <__aeabi_dcmplt>
 800891a:	b110      	cbz	r0, 8008922 <_printf_float+0x86>
 800891c:	232d      	movs	r3, #45	@ 0x2d
 800891e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008922:	4a91      	ldr	r2, [pc, #580]	@ (8008b68 <_printf_float+0x2cc>)
 8008924:	4b91      	ldr	r3, [pc, #580]	@ (8008b6c <_printf_float+0x2d0>)
 8008926:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800892a:	bf8c      	ite	hi
 800892c:	4690      	movhi	r8, r2
 800892e:	4698      	movls	r8, r3
 8008930:	2303      	movs	r3, #3
 8008932:	6123      	str	r3, [r4, #16]
 8008934:	f02b 0304 	bic.w	r3, fp, #4
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	f04f 0900 	mov.w	r9, #0
 800893e:	9700      	str	r7, [sp, #0]
 8008940:	4633      	mov	r3, r6
 8008942:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008944:	4621      	mov	r1, r4
 8008946:	4628      	mov	r0, r5
 8008948:	f000 f9d2 	bl	8008cf0 <_printf_common>
 800894c:	3001      	adds	r0, #1
 800894e:	f040 808d 	bne.w	8008a6c <_printf_float+0x1d0>
 8008952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008956:	b00d      	add	sp, #52	@ 0x34
 8008958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800895c:	4642      	mov	r2, r8
 800895e:	464b      	mov	r3, r9
 8008960:	4640      	mov	r0, r8
 8008962:	4649      	mov	r1, r9
 8008964:	f7f8 f8ea 	bl	8000b3c <__aeabi_dcmpun>
 8008968:	b140      	cbz	r0, 800897c <_printf_float+0xe0>
 800896a:	464b      	mov	r3, r9
 800896c:	2b00      	cmp	r3, #0
 800896e:	bfbc      	itt	lt
 8008970:	232d      	movlt	r3, #45	@ 0x2d
 8008972:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008976:	4a7e      	ldr	r2, [pc, #504]	@ (8008b70 <_printf_float+0x2d4>)
 8008978:	4b7e      	ldr	r3, [pc, #504]	@ (8008b74 <_printf_float+0x2d8>)
 800897a:	e7d4      	b.n	8008926 <_printf_float+0x8a>
 800897c:	6863      	ldr	r3, [r4, #4]
 800897e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008982:	9206      	str	r2, [sp, #24]
 8008984:	1c5a      	adds	r2, r3, #1
 8008986:	d13b      	bne.n	8008a00 <_printf_float+0x164>
 8008988:	2306      	movs	r3, #6
 800898a:	6063      	str	r3, [r4, #4]
 800898c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008990:	2300      	movs	r3, #0
 8008992:	6022      	str	r2, [r4, #0]
 8008994:	9303      	str	r3, [sp, #12]
 8008996:	ab0a      	add	r3, sp, #40	@ 0x28
 8008998:	e9cd a301 	strd	sl, r3, [sp, #4]
 800899c:	ab09      	add	r3, sp, #36	@ 0x24
 800899e:	9300      	str	r3, [sp, #0]
 80089a0:	6861      	ldr	r1, [r4, #4]
 80089a2:	ec49 8b10 	vmov	d0, r8, r9
 80089a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80089aa:	4628      	mov	r0, r5
 80089ac:	f7ff fed6 	bl	800875c <__cvt>
 80089b0:	9b06      	ldr	r3, [sp, #24]
 80089b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089b4:	2b47      	cmp	r3, #71	@ 0x47
 80089b6:	4680      	mov	r8, r0
 80089b8:	d129      	bne.n	8008a0e <_printf_float+0x172>
 80089ba:	1cc8      	adds	r0, r1, #3
 80089bc:	db02      	blt.n	80089c4 <_printf_float+0x128>
 80089be:	6863      	ldr	r3, [r4, #4]
 80089c0:	4299      	cmp	r1, r3
 80089c2:	dd41      	ble.n	8008a48 <_printf_float+0x1ac>
 80089c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80089c8:	fa5f fa8a 	uxtb.w	sl, sl
 80089cc:	3901      	subs	r1, #1
 80089ce:	4652      	mov	r2, sl
 80089d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80089d4:	9109      	str	r1, [sp, #36]	@ 0x24
 80089d6:	f7ff ff26 	bl	8008826 <__exponent>
 80089da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089dc:	1813      	adds	r3, r2, r0
 80089de:	2a01      	cmp	r2, #1
 80089e0:	4681      	mov	r9, r0
 80089e2:	6123      	str	r3, [r4, #16]
 80089e4:	dc02      	bgt.n	80089ec <_printf_float+0x150>
 80089e6:	6822      	ldr	r2, [r4, #0]
 80089e8:	07d2      	lsls	r2, r2, #31
 80089ea:	d501      	bpl.n	80089f0 <_printf_float+0x154>
 80089ec:	3301      	adds	r3, #1
 80089ee:	6123      	str	r3, [r4, #16]
 80089f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d0a2      	beq.n	800893e <_printf_float+0xa2>
 80089f8:	232d      	movs	r3, #45	@ 0x2d
 80089fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089fe:	e79e      	b.n	800893e <_printf_float+0xa2>
 8008a00:	9a06      	ldr	r2, [sp, #24]
 8008a02:	2a47      	cmp	r2, #71	@ 0x47
 8008a04:	d1c2      	bne.n	800898c <_printf_float+0xf0>
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1c0      	bne.n	800898c <_printf_float+0xf0>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e7bd      	b.n	800898a <_printf_float+0xee>
 8008a0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a12:	d9db      	bls.n	80089cc <_printf_float+0x130>
 8008a14:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008a18:	d118      	bne.n	8008a4c <_printf_float+0x1b0>
 8008a1a:	2900      	cmp	r1, #0
 8008a1c:	6863      	ldr	r3, [r4, #4]
 8008a1e:	dd0b      	ble.n	8008a38 <_printf_float+0x19c>
 8008a20:	6121      	str	r1, [r4, #16]
 8008a22:	b913      	cbnz	r3, 8008a2a <_printf_float+0x18e>
 8008a24:	6822      	ldr	r2, [r4, #0]
 8008a26:	07d0      	lsls	r0, r2, #31
 8008a28:	d502      	bpl.n	8008a30 <_printf_float+0x194>
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	440b      	add	r3, r1
 8008a2e:	6123      	str	r3, [r4, #16]
 8008a30:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008a32:	f04f 0900 	mov.w	r9, #0
 8008a36:	e7db      	b.n	80089f0 <_printf_float+0x154>
 8008a38:	b913      	cbnz	r3, 8008a40 <_printf_float+0x1a4>
 8008a3a:	6822      	ldr	r2, [r4, #0]
 8008a3c:	07d2      	lsls	r2, r2, #31
 8008a3e:	d501      	bpl.n	8008a44 <_printf_float+0x1a8>
 8008a40:	3302      	adds	r3, #2
 8008a42:	e7f4      	b.n	8008a2e <_printf_float+0x192>
 8008a44:	2301      	movs	r3, #1
 8008a46:	e7f2      	b.n	8008a2e <_printf_float+0x192>
 8008a48:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008a4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a4e:	4299      	cmp	r1, r3
 8008a50:	db05      	blt.n	8008a5e <_printf_float+0x1c2>
 8008a52:	6823      	ldr	r3, [r4, #0]
 8008a54:	6121      	str	r1, [r4, #16]
 8008a56:	07d8      	lsls	r0, r3, #31
 8008a58:	d5ea      	bpl.n	8008a30 <_printf_float+0x194>
 8008a5a:	1c4b      	adds	r3, r1, #1
 8008a5c:	e7e7      	b.n	8008a2e <_printf_float+0x192>
 8008a5e:	2900      	cmp	r1, #0
 8008a60:	bfd4      	ite	le
 8008a62:	f1c1 0202 	rsble	r2, r1, #2
 8008a66:	2201      	movgt	r2, #1
 8008a68:	4413      	add	r3, r2
 8008a6a:	e7e0      	b.n	8008a2e <_printf_float+0x192>
 8008a6c:	6823      	ldr	r3, [r4, #0]
 8008a6e:	055a      	lsls	r2, r3, #21
 8008a70:	d407      	bmi.n	8008a82 <_printf_float+0x1e6>
 8008a72:	6923      	ldr	r3, [r4, #16]
 8008a74:	4642      	mov	r2, r8
 8008a76:	4631      	mov	r1, r6
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b8      	blx	r7
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	d12b      	bne.n	8008ad8 <_printf_float+0x23c>
 8008a80:	e767      	b.n	8008952 <_printf_float+0xb6>
 8008a82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a86:	f240 80dd 	bls.w	8008c44 <_printf_float+0x3a8>
 8008a8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a8e:	2200      	movs	r2, #0
 8008a90:	2300      	movs	r3, #0
 8008a92:	f7f8 f821 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d033      	beq.n	8008b02 <_printf_float+0x266>
 8008a9a:	4a37      	ldr	r2, [pc, #220]	@ (8008b78 <_printf_float+0x2dc>)
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	47b8      	blx	r7
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	f43f af54 	beq.w	8008952 <_printf_float+0xb6>
 8008aaa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008aae:	4543      	cmp	r3, r8
 8008ab0:	db02      	blt.n	8008ab8 <_printf_float+0x21c>
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	07d8      	lsls	r0, r3, #31
 8008ab6:	d50f      	bpl.n	8008ad8 <_printf_float+0x23c>
 8008ab8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008abc:	4631      	mov	r1, r6
 8008abe:	4628      	mov	r0, r5
 8008ac0:	47b8      	blx	r7
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	f43f af45 	beq.w	8008952 <_printf_float+0xb6>
 8008ac8:	f04f 0900 	mov.w	r9, #0
 8008acc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008ad0:	f104 0a1a 	add.w	sl, r4, #26
 8008ad4:	45c8      	cmp	r8, r9
 8008ad6:	dc09      	bgt.n	8008aec <_printf_float+0x250>
 8008ad8:	6823      	ldr	r3, [r4, #0]
 8008ada:	079b      	lsls	r3, r3, #30
 8008adc:	f100 8103 	bmi.w	8008ce6 <_printf_float+0x44a>
 8008ae0:	68e0      	ldr	r0, [r4, #12]
 8008ae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ae4:	4298      	cmp	r0, r3
 8008ae6:	bfb8      	it	lt
 8008ae8:	4618      	movlt	r0, r3
 8008aea:	e734      	b.n	8008956 <_printf_float+0xba>
 8008aec:	2301      	movs	r3, #1
 8008aee:	4652      	mov	r2, sl
 8008af0:	4631      	mov	r1, r6
 8008af2:	4628      	mov	r0, r5
 8008af4:	47b8      	blx	r7
 8008af6:	3001      	adds	r0, #1
 8008af8:	f43f af2b 	beq.w	8008952 <_printf_float+0xb6>
 8008afc:	f109 0901 	add.w	r9, r9, #1
 8008b00:	e7e8      	b.n	8008ad4 <_printf_float+0x238>
 8008b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dc39      	bgt.n	8008b7c <_printf_float+0x2e0>
 8008b08:	4a1b      	ldr	r2, [pc, #108]	@ (8008b78 <_printf_float+0x2dc>)
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	4631      	mov	r1, r6
 8008b0e:	4628      	mov	r0, r5
 8008b10:	47b8      	blx	r7
 8008b12:	3001      	adds	r0, #1
 8008b14:	f43f af1d 	beq.w	8008952 <_printf_float+0xb6>
 8008b18:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008b1c:	ea59 0303 	orrs.w	r3, r9, r3
 8008b20:	d102      	bne.n	8008b28 <_printf_float+0x28c>
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	07d9      	lsls	r1, r3, #31
 8008b26:	d5d7      	bpl.n	8008ad8 <_printf_float+0x23c>
 8008b28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b2c:	4631      	mov	r1, r6
 8008b2e:	4628      	mov	r0, r5
 8008b30:	47b8      	blx	r7
 8008b32:	3001      	adds	r0, #1
 8008b34:	f43f af0d 	beq.w	8008952 <_printf_float+0xb6>
 8008b38:	f04f 0a00 	mov.w	sl, #0
 8008b3c:	f104 0b1a 	add.w	fp, r4, #26
 8008b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b42:	425b      	negs	r3, r3
 8008b44:	4553      	cmp	r3, sl
 8008b46:	dc01      	bgt.n	8008b4c <_printf_float+0x2b0>
 8008b48:	464b      	mov	r3, r9
 8008b4a:	e793      	b.n	8008a74 <_printf_float+0x1d8>
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	465a      	mov	r2, fp
 8008b50:	4631      	mov	r1, r6
 8008b52:	4628      	mov	r0, r5
 8008b54:	47b8      	blx	r7
 8008b56:	3001      	adds	r0, #1
 8008b58:	f43f aefb 	beq.w	8008952 <_printf_float+0xb6>
 8008b5c:	f10a 0a01 	add.w	sl, sl, #1
 8008b60:	e7ee      	b.n	8008b40 <_printf_float+0x2a4>
 8008b62:	bf00      	nop
 8008b64:	7fefffff 	.word	0x7fefffff
 8008b68:	0800d15c 	.word	0x0800d15c
 8008b6c:	0800d158 	.word	0x0800d158
 8008b70:	0800d164 	.word	0x0800d164
 8008b74:	0800d160 	.word	0x0800d160
 8008b78:	0800d168 	.word	0x0800d168
 8008b7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b82:	4553      	cmp	r3, sl
 8008b84:	bfa8      	it	ge
 8008b86:	4653      	movge	r3, sl
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	4699      	mov	r9, r3
 8008b8c:	dc36      	bgt.n	8008bfc <_printf_float+0x360>
 8008b8e:	f04f 0b00 	mov.w	fp, #0
 8008b92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b96:	f104 021a 	add.w	r2, r4, #26
 8008b9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b9c:	9306      	str	r3, [sp, #24]
 8008b9e:	eba3 0309 	sub.w	r3, r3, r9
 8008ba2:	455b      	cmp	r3, fp
 8008ba4:	dc31      	bgt.n	8008c0a <_printf_float+0x36e>
 8008ba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba8:	459a      	cmp	sl, r3
 8008baa:	dc3a      	bgt.n	8008c22 <_printf_float+0x386>
 8008bac:	6823      	ldr	r3, [r4, #0]
 8008bae:	07da      	lsls	r2, r3, #31
 8008bb0:	d437      	bmi.n	8008c22 <_printf_float+0x386>
 8008bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb4:	ebaa 0903 	sub.w	r9, sl, r3
 8008bb8:	9b06      	ldr	r3, [sp, #24]
 8008bba:	ebaa 0303 	sub.w	r3, sl, r3
 8008bbe:	4599      	cmp	r9, r3
 8008bc0:	bfa8      	it	ge
 8008bc2:	4699      	movge	r9, r3
 8008bc4:	f1b9 0f00 	cmp.w	r9, #0
 8008bc8:	dc33      	bgt.n	8008c32 <_printf_float+0x396>
 8008bca:	f04f 0800 	mov.w	r8, #0
 8008bce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bd2:	f104 0b1a 	add.w	fp, r4, #26
 8008bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bd8:	ebaa 0303 	sub.w	r3, sl, r3
 8008bdc:	eba3 0309 	sub.w	r3, r3, r9
 8008be0:	4543      	cmp	r3, r8
 8008be2:	f77f af79 	ble.w	8008ad8 <_printf_float+0x23c>
 8008be6:	2301      	movs	r3, #1
 8008be8:	465a      	mov	r2, fp
 8008bea:	4631      	mov	r1, r6
 8008bec:	4628      	mov	r0, r5
 8008bee:	47b8      	blx	r7
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	f43f aeae 	beq.w	8008952 <_printf_float+0xb6>
 8008bf6:	f108 0801 	add.w	r8, r8, #1
 8008bfa:	e7ec      	b.n	8008bd6 <_printf_float+0x33a>
 8008bfc:	4642      	mov	r2, r8
 8008bfe:	4631      	mov	r1, r6
 8008c00:	4628      	mov	r0, r5
 8008c02:	47b8      	blx	r7
 8008c04:	3001      	adds	r0, #1
 8008c06:	d1c2      	bne.n	8008b8e <_printf_float+0x2f2>
 8008c08:	e6a3      	b.n	8008952 <_printf_float+0xb6>
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	4631      	mov	r1, r6
 8008c0e:	4628      	mov	r0, r5
 8008c10:	9206      	str	r2, [sp, #24]
 8008c12:	47b8      	blx	r7
 8008c14:	3001      	adds	r0, #1
 8008c16:	f43f ae9c 	beq.w	8008952 <_printf_float+0xb6>
 8008c1a:	9a06      	ldr	r2, [sp, #24]
 8008c1c:	f10b 0b01 	add.w	fp, fp, #1
 8008c20:	e7bb      	b.n	8008b9a <_printf_float+0x2fe>
 8008c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c26:	4631      	mov	r1, r6
 8008c28:	4628      	mov	r0, r5
 8008c2a:	47b8      	blx	r7
 8008c2c:	3001      	adds	r0, #1
 8008c2e:	d1c0      	bne.n	8008bb2 <_printf_float+0x316>
 8008c30:	e68f      	b.n	8008952 <_printf_float+0xb6>
 8008c32:	9a06      	ldr	r2, [sp, #24]
 8008c34:	464b      	mov	r3, r9
 8008c36:	4442      	add	r2, r8
 8008c38:	4631      	mov	r1, r6
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	47b8      	blx	r7
 8008c3e:	3001      	adds	r0, #1
 8008c40:	d1c3      	bne.n	8008bca <_printf_float+0x32e>
 8008c42:	e686      	b.n	8008952 <_printf_float+0xb6>
 8008c44:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c48:	f1ba 0f01 	cmp.w	sl, #1
 8008c4c:	dc01      	bgt.n	8008c52 <_printf_float+0x3b6>
 8008c4e:	07db      	lsls	r3, r3, #31
 8008c50:	d536      	bpl.n	8008cc0 <_printf_float+0x424>
 8008c52:	2301      	movs	r3, #1
 8008c54:	4642      	mov	r2, r8
 8008c56:	4631      	mov	r1, r6
 8008c58:	4628      	mov	r0, r5
 8008c5a:	47b8      	blx	r7
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	f43f ae78 	beq.w	8008952 <_printf_float+0xb6>
 8008c62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c66:	4631      	mov	r1, r6
 8008c68:	4628      	mov	r0, r5
 8008c6a:	47b8      	blx	r7
 8008c6c:	3001      	adds	r0, #1
 8008c6e:	f43f ae70 	beq.w	8008952 <_printf_float+0xb6>
 8008c72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c76:	2200      	movs	r2, #0
 8008c78:	2300      	movs	r3, #0
 8008c7a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008c7e:	f7f7 ff2b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c82:	b9c0      	cbnz	r0, 8008cb6 <_printf_float+0x41a>
 8008c84:	4653      	mov	r3, sl
 8008c86:	f108 0201 	add.w	r2, r8, #1
 8008c8a:	4631      	mov	r1, r6
 8008c8c:	4628      	mov	r0, r5
 8008c8e:	47b8      	blx	r7
 8008c90:	3001      	adds	r0, #1
 8008c92:	d10c      	bne.n	8008cae <_printf_float+0x412>
 8008c94:	e65d      	b.n	8008952 <_printf_float+0xb6>
 8008c96:	2301      	movs	r3, #1
 8008c98:	465a      	mov	r2, fp
 8008c9a:	4631      	mov	r1, r6
 8008c9c:	4628      	mov	r0, r5
 8008c9e:	47b8      	blx	r7
 8008ca0:	3001      	adds	r0, #1
 8008ca2:	f43f ae56 	beq.w	8008952 <_printf_float+0xb6>
 8008ca6:	f108 0801 	add.w	r8, r8, #1
 8008caa:	45d0      	cmp	r8, sl
 8008cac:	dbf3      	blt.n	8008c96 <_printf_float+0x3fa>
 8008cae:	464b      	mov	r3, r9
 8008cb0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008cb4:	e6df      	b.n	8008a76 <_printf_float+0x1da>
 8008cb6:	f04f 0800 	mov.w	r8, #0
 8008cba:	f104 0b1a 	add.w	fp, r4, #26
 8008cbe:	e7f4      	b.n	8008caa <_printf_float+0x40e>
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	4642      	mov	r2, r8
 8008cc4:	e7e1      	b.n	8008c8a <_printf_float+0x3ee>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	464a      	mov	r2, r9
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4628      	mov	r0, r5
 8008cce:	47b8      	blx	r7
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	f43f ae3e 	beq.w	8008952 <_printf_float+0xb6>
 8008cd6:	f108 0801 	add.w	r8, r8, #1
 8008cda:	68e3      	ldr	r3, [r4, #12]
 8008cdc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008cde:	1a5b      	subs	r3, r3, r1
 8008ce0:	4543      	cmp	r3, r8
 8008ce2:	dcf0      	bgt.n	8008cc6 <_printf_float+0x42a>
 8008ce4:	e6fc      	b.n	8008ae0 <_printf_float+0x244>
 8008ce6:	f04f 0800 	mov.w	r8, #0
 8008cea:	f104 0919 	add.w	r9, r4, #25
 8008cee:	e7f4      	b.n	8008cda <_printf_float+0x43e>

08008cf0 <_printf_common>:
 8008cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cf4:	4616      	mov	r6, r2
 8008cf6:	4698      	mov	r8, r3
 8008cf8:	688a      	ldr	r2, [r1, #8]
 8008cfa:	690b      	ldr	r3, [r1, #16]
 8008cfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d00:	4293      	cmp	r3, r2
 8008d02:	bfb8      	it	lt
 8008d04:	4613      	movlt	r3, r2
 8008d06:	6033      	str	r3, [r6, #0]
 8008d08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d0c:	4607      	mov	r7, r0
 8008d0e:	460c      	mov	r4, r1
 8008d10:	b10a      	cbz	r2, 8008d16 <_printf_common+0x26>
 8008d12:	3301      	adds	r3, #1
 8008d14:	6033      	str	r3, [r6, #0]
 8008d16:	6823      	ldr	r3, [r4, #0]
 8008d18:	0699      	lsls	r1, r3, #26
 8008d1a:	bf42      	ittt	mi
 8008d1c:	6833      	ldrmi	r3, [r6, #0]
 8008d1e:	3302      	addmi	r3, #2
 8008d20:	6033      	strmi	r3, [r6, #0]
 8008d22:	6825      	ldr	r5, [r4, #0]
 8008d24:	f015 0506 	ands.w	r5, r5, #6
 8008d28:	d106      	bne.n	8008d38 <_printf_common+0x48>
 8008d2a:	f104 0a19 	add.w	sl, r4, #25
 8008d2e:	68e3      	ldr	r3, [r4, #12]
 8008d30:	6832      	ldr	r2, [r6, #0]
 8008d32:	1a9b      	subs	r3, r3, r2
 8008d34:	42ab      	cmp	r3, r5
 8008d36:	dc26      	bgt.n	8008d86 <_printf_common+0x96>
 8008d38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d3c:	6822      	ldr	r2, [r4, #0]
 8008d3e:	3b00      	subs	r3, #0
 8008d40:	bf18      	it	ne
 8008d42:	2301      	movne	r3, #1
 8008d44:	0692      	lsls	r2, r2, #26
 8008d46:	d42b      	bmi.n	8008da0 <_printf_common+0xb0>
 8008d48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d4c:	4641      	mov	r1, r8
 8008d4e:	4638      	mov	r0, r7
 8008d50:	47c8      	blx	r9
 8008d52:	3001      	adds	r0, #1
 8008d54:	d01e      	beq.n	8008d94 <_printf_common+0xa4>
 8008d56:	6823      	ldr	r3, [r4, #0]
 8008d58:	6922      	ldr	r2, [r4, #16]
 8008d5a:	f003 0306 	and.w	r3, r3, #6
 8008d5e:	2b04      	cmp	r3, #4
 8008d60:	bf02      	ittt	eq
 8008d62:	68e5      	ldreq	r5, [r4, #12]
 8008d64:	6833      	ldreq	r3, [r6, #0]
 8008d66:	1aed      	subeq	r5, r5, r3
 8008d68:	68a3      	ldr	r3, [r4, #8]
 8008d6a:	bf0c      	ite	eq
 8008d6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d70:	2500      	movne	r5, #0
 8008d72:	4293      	cmp	r3, r2
 8008d74:	bfc4      	itt	gt
 8008d76:	1a9b      	subgt	r3, r3, r2
 8008d78:	18ed      	addgt	r5, r5, r3
 8008d7a:	2600      	movs	r6, #0
 8008d7c:	341a      	adds	r4, #26
 8008d7e:	42b5      	cmp	r5, r6
 8008d80:	d11a      	bne.n	8008db8 <_printf_common+0xc8>
 8008d82:	2000      	movs	r0, #0
 8008d84:	e008      	b.n	8008d98 <_printf_common+0xa8>
 8008d86:	2301      	movs	r3, #1
 8008d88:	4652      	mov	r2, sl
 8008d8a:	4641      	mov	r1, r8
 8008d8c:	4638      	mov	r0, r7
 8008d8e:	47c8      	blx	r9
 8008d90:	3001      	adds	r0, #1
 8008d92:	d103      	bne.n	8008d9c <_printf_common+0xac>
 8008d94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d9c:	3501      	adds	r5, #1
 8008d9e:	e7c6      	b.n	8008d2e <_printf_common+0x3e>
 8008da0:	18e1      	adds	r1, r4, r3
 8008da2:	1c5a      	adds	r2, r3, #1
 8008da4:	2030      	movs	r0, #48	@ 0x30
 8008da6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008daa:	4422      	add	r2, r4
 8008dac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008db0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008db4:	3302      	adds	r3, #2
 8008db6:	e7c7      	b.n	8008d48 <_printf_common+0x58>
 8008db8:	2301      	movs	r3, #1
 8008dba:	4622      	mov	r2, r4
 8008dbc:	4641      	mov	r1, r8
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	47c8      	blx	r9
 8008dc2:	3001      	adds	r0, #1
 8008dc4:	d0e6      	beq.n	8008d94 <_printf_common+0xa4>
 8008dc6:	3601      	adds	r6, #1
 8008dc8:	e7d9      	b.n	8008d7e <_printf_common+0x8e>
	...

08008dcc <_printf_i>:
 8008dcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd0:	7e0f      	ldrb	r7, [r1, #24]
 8008dd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008dd4:	2f78      	cmp	r7, #120	@ 0x78
 8008dd6:	4691      	mov	r9, r2
 8008dd8:	4680      	mov	r8, r0
 8008dda:	460c      	mov	r4, r1
 8008ddc:	469a      	mov	sl, r3
 8008dde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008de2:	d807      	bhi.n	8008df4 <_printf_i+0x28>
 8008de4:	2f62      	cmp	r7, #98	@ 0x62
 8008de6:	d80a      	bhi.n	8008dfe <_printf_i+0x32>
 8008de8:	2f00      	cmp	r7, #0
 8008dea:	f000 80d1 	beq.w	8008f90 <_printf_i+0x1c4>
 8008dee:	2f58      	cmp	r7, #88	@ 0x58
 8008df0:	f000 80b8 	beq.w	8008f64 <_printf_i+0x198>
 8008df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008df8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008dfc:	e03a      	b.n	8008e74 <_printf_i+0xa8>
 8008dfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e02:	2b15      	cmp	r3, #21
 8008e04:	d8f6      	bhi.n	8008df4 <_printf_i+0x28>
 8008e06:	a101      	add	r1, pc, #4	@ (adr r1, 8008e0c <_printf_i+0x40>)
 8008e08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e0c:	08008e65 	.word	0x08008e65
 8008e10:	08008e79 	.word	0x08008e79
 8008e14:	08008df5 	.word	0x08008df5
 8008e18:	08008df5 	.word	0x08008df5
 8008e1c:	08008df5 	.word	0x08008df5
 8008e20:	08008df5 	.word	0x08008df5
 8008e24:	08008e79 	.word	0x08008e79
 8008e28:	08008df5 	.word	0x08008df5
 8008e2c:	08008df5 	.word	0x08008df5
 8008e30:	08008df5 	.word	0x08008df5
 8008e34:	08008df5 	.word	0x08008df5
 8008e38:	08008f77 	.word	0x08008f77
 8008e3c:	08008ea3 	.word	0x08008ea3
 8008e40:	08008f31 	.word	0x08008f31
 8008e44:	08008df5 	.word	0x08008df5
 8008e48:	08008df5 	.word	0x08008df5
 8008e4c:	08008f99 	.word	0x08008f99
 8008e50:	08008df5 	.word	0x08008df5
 8008e54:	08008ea3 	.word	0x08008ea3
 8008e58:	08008df5 	.word	0x08008df5
 8008e5c:	08008df5 	.word	0x08008df5
 8008e60:	08008f39 	.word	0x08008f39
 8008e64:	6833      	ldr	r3, [r6, #0]
 8008e66:	1d1a      	adds	r2, r3, #4
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6032      	str	r2, [r6, #0]
 8008e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e74:	2301      	movs	r3, #1
 8008e76:	e09c      	b.n	8008fb2 <_printf_i+0x1e6>
 8008e78:	6833      	ldr	r3, [r6, #0]
 8008e7a:	6820      	ldr	r0, [r4, #0]
 8008e7c:	1d19      	adds	r1, r3, #4
 8008e7e:	6031      	str	r1, [r6, #0]
 8008e80:	0606      	lsls	r6, r0, #24
 8008e82:	d501      	bpl.n	8008e88 <_printf_i+0xbc>
 8008e84:	681d      	ldr	r5, [r3, #0]
 8008e86:	e003      	b.n	8008e90 <_printf_i+0xc4>
 8008e88:	0645      	lsls	r5, r0, #25
 8008e8a:	d5fb      	bpl.n	8008e84 <_printf_i+0xb8>
 8008e8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e90:	2d00      	cmp	r5, #0
 8008e92:	da03      	bge.n	8008e9c <_printf_i+0xd0>
 8008e94:	232d      	movs	r3, #45	@ 0x2d
 8008e96:	426d      	negs	r5, r5
 8008e98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e9c:	4858      	ldr	r0, [pc, #352]	@ (8009000 <_printf_i+0x234>)
 8008e9e:	230a      	movs	r3, #10
 8008ea0:	e011      	b.n	8008ec6 <_printf_i+0xfa>
 8008ea2:	6821      	ldr	r1, [r4, #0]
 8008ea4:	6833      	ldr	r3, [r6, #0]
 8008ea6:	0608      	lsls	r0, r1, #24
 8008ea8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008eac:	d402      	bmi.n	8008eb4 <_printf_i+0xe8>
 8008eae:	0649      	lsls	r1, r1, #25
 8008eb0:	bf48      	it	mi
 8008eb2:	b2ad      	uxthmi	r5, r5
 8008eb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8008eb6:	4852      	ldr	r0, [pc, #328]	@ (8009000 <_printf_i+0x234>)
 8008eb8:	6033      	str	r3, [r6, #0]
 8008eba:	bf14      	ite	ne
 8008ebc:	230a      	movne	r3, #10
 8008ebe:	2308      	moveq	r3, #8
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ec6:	6866      	ldr	r6, [r4, #4]
 8008ec8:	60a6      	str	r6, [r4, #8]
 8008eca:	2e00      	cmp	r6, #0
 8008ecc:	db05      	blt.n	8008eda <_printf_i+0x10e>
 8008ece:	6821      	ldr	r1, [r4, #0]
 8008ed0:	432e      	orrs	r6, r5
 8008ed2:	f021 0104 	bic.w	r1, r1, #4
 8008ed6:	6021      	str	r1, [r4, #0]
 8008ed8:	d04b      	beq.n	8008f72 <_printf_i+0x1a6>
 8008eda:	4616      	mov	r6, r2
 8008edc:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ee0:	fb03 5711 	mls	r7, r3, r1, r5
 8008ee4:	5dc7      	ldrb	r7, [r0, r7]
 8008ee6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008eea:	462f      	mov	r7, r5
 8008eec:	42bb      	cmp	r3, r7
 8008eee:	460d      	mov	r5, r1
 8008ef0:	d9f4      	bls.n	8008edc <_printf_i+0x110>
 8008ef2:	2b08      	cmp	r3, #8
 8008ef4:	d10b      	bne.n	8008f0e <_printf_i+0x142>
 8008ef6:	6823      	ldr	r3, [r4, #0]
 8008ef8:	07df      	lsls	r7, r3, #31
 8008efa:	d508      	bpl.n	8008f0e <_printf_i+0x142>
 8008efc:	6923      	ldr	r3, [r4, #16]
 8008efe:	6861      	ldr	r1, [r4, #4]
 8008f00:	4299      	cmp	r1, r3
 8008f02:	bfde      	ittt	le
 8008f04:	2330      	movle	r3, #48	@ 0x30
 8008f06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f0a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008f0e:	1b92      	subs	r2, r2, r6
 8008f10:	6122      	str	r2, [r4, #16]
 8008f12:	f8cd a000 	str.w	sl, [sp]
 8008f16:	464b      	mov	r3, r9
 8008f18:	aa03      	add	r2, sp, #12
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	f7ff fee7 	bl	8008cf0 <_printf_common>
 8008f22:	3001      	adds	r0, #1
 8008f24:	d14a      	bne.n	8008fbc <_printf_i+0x1f0>
 8008f26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f2a:	b004      	add	sp, #16
 8008f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f30:	6823      	ldr	r3, [r4, #0]
 8008f32:	f043 0320 	orr.w	r3, r3, #32
 8008f36:	6023      	str	r3, [r4, #0]
 8008f38:	4832      	ldr	r0, [pc, #200]	@ (8009004 <_printf_i+0x238>)
 8008f3a:	2778      	movs	r7, #120	@ 0x78
 8008f3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f40:	6823      	ldr	r3, [r4, #0]
 8008f42:	6831      	ldr	r1, [r6, #0]
 8008f44:	061f      	lsls	r7, r3, #24
 8008f46:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f4a:	d402      	bmi.n	8008f52 <_printf_i+0x186>
 8008f4c:	065f      	lsls	r7, r3, #25
 8008f4e:	bf48      	it	mi
 8008f50:	b2ad      	uxthmi	r5, r5
 8008f52:	6031      	str	r1, [r6, #0]
 8008f54:	07d9      	lsls	r1, r3, #31
 8008f56:	bf44      	itt	mi
 8008f58:	f043 0320 	orrmi.w	r3, r3, #32
 8008f5c:	6023      	strmi	r3, [r4, #0]
 8008f5e:	b11d      	cbz	r5, 8008f68 <_printf_i+0x19c>
 8008f60:	2310      	movs	r3, #16
 8008f62:	e7ad      	b.n	8008ec0 <_printf_i+0xf4>
 8008f64:	4826      	ldr	r0, [pc, #152]	@ (8009000 <_printf_i+0x234>)
 8008f66:	e7e9      	b.n	8008f3c <_printf_i+0x170>
 8008f68:	6823      	ldr	r3, [r4, #0]
 8008f6a:	f023 0320 	bic.w	r3, r3, #32
 8008f6e:	6023      	str	r3, [r4, #0]
 8008f70:	e7f6      	b.n	8008f60 <_printf_i+0x194>
 8008f72:	4616      	mov	r6, r2
 8008f74:	e7bd      	b.n	8008ef2 <_printf_i+0x126>
 8008f76:	6833      	ldr	r3, [r6, #0]
 8008f78:	6825      	ldr	r5, [r4, #0]
 8008f7a:	6961      	ldr	r1, [r4, #20]
 8008f7c:	1d18      	adds	r0, r3, #4
 8008f7e:	6030      	str	r0, [r6, #0]
 8008f80:	062e      	lsls	r6, r5, #24
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	d501      	bpl.n	8008f8a <_printf_i+0x1be>
 8008f86:	6019      	str	r1, [r3, #0]
 8008f88:	e002      	b.n	8008f90 <_printf_i+0x1c4>
 8008f8a:	0668      	lsls	r0, r5, #25
 8008f8c:	d5fb      	bpl.n	8008f86 <_printf_i+0x1ba>
 8008f8e:	8019      	strh	r1, [r3, #0]
 8008f90:	2300      	movs	r3, #0
 8008f92:	6123      	str	r3, [r4, #16]
 8008f94:	4616      	mov	r6, r2
 8008f96:	e7bc      	b.n	8008f12 <_printf_i+0x146>
 8008f98:	6833      	ldr	r3, [r6, #0]
 8008f9a:	1d1a      	adds	r2, r3, #4
 8008f9c:	6032      	str	r2, [r6, #0]
 8008f9e:	681e      	ldr	r6, [r3, #0]
 8008fa0:	6862      	ldr	r2, [r4, #4]
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f7f7 f91b 	bl	80001e0 <memchr>
 8008faa:	b108      	cbz	r0, 8008fb0 <_printf_i+0x1e4>
 8008fac:	1b80      	subs	r0, r0, r6
 8008fae:	6060      	str	r0, [r4, #4]
 8008fb0:	6863      	ldr	r3, [r4, #4]
 8008fb2:	6123      	str	r3, [r4, #16]
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fba:	e7aa      	b.n	8008f12 <_printf_i+0x146>
 8008fbc:	6923      	ldr	r3, [r4, #16]
 8008fbe:	4632      	mov	r2, r6
 8008fc0:	4649      	mov	r1, r9
 8008fc2:	4640      	mov	r0, r8
 8008fc4:	47d0      	blx	sl
 8008fc6:	3001      	adds	r0, #1
 8008fc8:	d0ad      	beq.n	8008f26 <_printf_i+0x15a>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	079b      	lsls	r3, r3, #30
 8008fce:	d413      	bmi.n	8008ff8 <_printf_i+0x22c>
 8008fd0:	68e0      	ldr	r0, [r4, #12]
 8008fd2:	9b03      	ldr	r3, [sp, #12]
 8008fd4:	4298      	cmp	r0, r3
 8008fd6:	bfb8      	it	lt
 8008fd8:	4618      	movlt	r0, r3
 8008fda:	e7a6      	b.n	8008f2a <_printf_i+0x15e>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	4632      	mov	r2, r6
 8008fe0:	4649      	mov	r1, r9
 8008fe2:	4640      	mov	r0, r8
 8008fe4:	47d0      	blx	sl
 8008fe6:	3001      	adds	r0, #1
 8008fe8:	d09d      	beq.n	8008f26 <_printf_i+0x15a>
 8008fea:	3501      	adds	r5, #1
 8008fec:	68e3      	ldr	r3, [r4, #12]
 8008fee:	9903      	ldr	r1, [sp, #12]
 8008ff0:	1a5b      	subs	r3, r3, r1
 8008ff2:	42ab      	cmp	r3, r5
 8008ff4:	dcf2      	bgt.n	8008fdc <_printf_i+0x210>
 8008ff6:	e7eb      	b.n	8008fd0 <_printf_i+0x204>
 8008ff8:	2500      	movs	r5, #0
 8008ffa:	f104 0619 	add.w	r6, r4, #25
 8008ffe:	e7f5      	b.n	8008fec <_printf_i+0x220>
 8009000:	0800d16a 	.word	0x0800d16a
 8009004:	0800d17b 	.word	0x0800d17b

08009008 <_scanf_float>:
 8009008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900c:	b087      	sub	sp, #28
 800900e:	4691      	mov	r9, r2
 8009010:	9303      	str	r3, [sp, #12]
 8009012:	688b      	ldr	r3, [r1, #8]
 8009014:	1e5a      	subs	r2, r3, #1
 8009016:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800901a:	bf81      	itttt	hi
 800901c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009020:	eb03 0b05 	addhi.w	fp, r3, r5
 8009024:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009028:	608b      	strhi	r3, [r1, #8]
 800902a:	680b      	ldr	r3, [r1, #0]
 800902c:	460a      	mov	r2, r1
 800902e:	f04f 0500 	mov.w	r5, #0
 8009032:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009036:	f842 3b1c 	str.w	r3, [r2], #28
 800903a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800903e:	4680      	mov	r8, r0
 8009040:	460c      	mov	r4, r1
 8009042:	bf98      	it	ls
 8009044:	f04f 0b00 	movls.w	fp, #0
 8009048:	9201      	str	r2, [sp, #4]
 800904a:	4616      	mov	r6, r2
 800904c:	46aa      	mov	sl, r5
 800904e:	462f      	mov	r7, r5
 8009050:	9502      	str	r5, [sp, #8]
 8009052:	68a2      	ldr	r2, [r4, #8]
 8009054:	b15a      	cbz	r2, 800906e <_scanf_float+0x66>
 8009056:	f8d9 3000 	ldr.w	r3, [r9]
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	2b4e      	cmp	r3, #78	@ 0x4e
 800905e:	d863      	bhi.n	8009128 <_scanf_float+0x120>
 8009060:	2b40      	cmp	r3, #64	@ 0x40
 8009062:	d83b      	bhi.n	80090dc <_scanf_float+0xd4>
 8009064:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009068:	b2c8      	uxtb	r0, r1
 800906a:	280e      	cmp	r0, #14
 800906c:	d939      	bls.n	80090e2 <_scanf_float+0xda>
 800906e:	b11f      	cbz	r7, 8009078 <_scanf_float+0x70>
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009076:	6023      	str	r3, [r4, #0]
 8009078:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800907c:	f1ba 0f01 	cmp.w	sl, #1
 8009080:	f200 8114 	bhi.w	80092ac <_scanf_float+0x2a4>
 8009084:	9b01      	ldr	r3, [sp, #4]
 8009086:	429e      	cmp	r6, r3
 8009088:	f200 8105 	bhi.w	8009296 <_scanf_float+0x28e>
 800908c:	2001      	movs	r0, #1
 800908e:	b007      	add	sp, #28
 8009090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009094:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009098:	2a0d      	cmp	r2, #13
 800909a:	d8e8      	bhi.n	800906e <_scanf_float+0x66>
 800909c:	a101      	add	r1, pc, #4	@ (adr r1, 80090a4 <_scanf_float+0x9c>)
 800909e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80090a2:	bf00      	nop
 80090a4:	080091ed 	.word	0x080091ed
 80090a8:	0800906f 	.word	0x0800906f
 80090ac:	0800906f 	.word	0x0800906f
 80090b0:	0800906f 	.word	0x0800906f
 80090b4:	08009249 	.word	0x08009249
 80090b8:	08009223 	.word	0x08009223
 80090bc:	0800906f 	.word	0x0800906f
 80090c0:	0800906f 	.word	0x0800906f
 80090c4:	080091fb 	.word	0x080091fb
 80090c8:	0800906f 	.word	0x0800906f
 80090cc:	0800906f 	.word	0x0800906f
 80090d0:	0800906f 	.word	0x0800906f
 80090d4:	0800906f 	.word	0x0800906f
 80090d8:	080091b7 	.word	0x080091b7
 80090dc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80090e0:	e7da      	b.n	8009098 <_scanf_float+0x90>
 80090e2:	290e      	cmp	r1, #14
 80090e4:	d8c3      	bhi.n	800906e <_scanf_float+0x66>
 80090e6:	a001      	add	r0, pc, #4	@ (adr r0, 80090ec <_scanf_float+0xe4>)
 80090e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80090ec:	080091a7 	.word	0x080091a7
 80090f0:	0800906f 	.word	0x0800906f
 80090f4:	080091a7 	.word	0x080091a7
 80090f8:	08009237 	.word	0x08009237
 80090fc:	0800906f 	.word	0x0800906f
 8009100:	08009149 	.word	0x08009149
 8009104:	0800918d 	.word	0x0800918d
 8009108:	0800918d 	.word	0x0800918d
 800910c:	0800918d 	.word	0x0800918d
 8009110:	0800918d 	.word	0x0800918d
 8009114:	0800918d 	.word	0x0800918d
 8009118:	0800918d 	.word	0x0800918d
 800911c:	0800918d 	.word	0x0800918d
 8009120:	0800918d 	.word	0x0800918d
 8009124:	0800918d 	.word	0x0800918d
 8009128:	2b6e      	cmp	r3, #110	@ 0x6e
 800912a:	d809      	bhi.n	8009140 <_scanf_float+0x138>
 800912c:	2b60      	cmp	r3, #96	@ 0x60
 800912e:	d8b1      	bhi.n	8009094 <_scanf_float+0x8c>
 8009130:	2b54      	cmp	r3, #84	@ 0x54
 8009132:	d07b      	beq.n	800922c <_scanf_float+0x224>
 8009134:	2b59      	cmp	r3, #89	@ 0x59
 8009136:	d19a      	bne.n	800906e <_scanf_float+0x66>
 8009138:	2d07      	cmp	r5, #7
 800913a:	d198      	bne.n	800906e <_scanf_float+0x66>
 800913c:	2508      	movs	r5, #8
 800913e:	e02f      	b.n	80091a0 <_scanf_float+0x198>
 8009140:	2b74      	cmp	r3, #116	@ 0x74
 8009142:	d073      	beq.n	800922c <_scanf_float+0x224>
 8009144:	2b79      	cmp	r3, #121	@ 0x79
 8009146:	e7f6      	b.n	8009136 <_scanf_float+0x12e>
 8009148:	6821      	ldr	r1, [r4, #0]
 800914a:	05c8      	lsls	r0, r1, #23
 800914c:	d51e      	bpl.n	800918c <_scanf_float+0x184>
 800914e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009152:	6021      	str	r1, [r4, #0]
 8009154:	3701      	adds	r7, #1
 8009156:	f1bb 0f00 	cmp.w	fp, #0
 800915a:	d003      	beq.n	8009164 <_scanf_float+0x15c>
 800915c:	3201      	adds	r2, #1
 800915e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8009162:	60a2      	str	r2, [r4, #8]
 8009164:	68a3      	ldr	r3, [r4, #8]
 8009166:	3b01      	subs	r3, #1
 8009168:	60a3      	str	r3, [r4, #8]
 800916a:	6923      	ldr	r3, [r4, #16]
 800916c:	3301      	adds	r3, #1
 800916e:	6123      	str	r3, [r4, #16]
 8009170:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009174:	3b01      	subs	r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	f8c9 3004 	str.w	r3, [r9, #4]
 800917c:	f340 8082 	ble.w	8009284 <_scanf_float+0x27c>
 8009180:	f8d9 3000 	ldr.w	r3, [r9]
 8009184:	3301      	adds	r3, #1
 8009186:	f8c9 3000 	str.w	r3, [r9]
 800918a:	e762      	b.n	8009052 <_scanf_float+0x4a>
 800918c:	eb1a 0105 	adds.w	r1, sl, r5
 8009190:	f47f af6d 	bne.w	800906e <_scanf_float+0x66>
 8009194:	6822      	ldr	r2, [r4, #0]
 8009196:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800919a:	6022      	str	r2, [r4, #0]
 800919c:	460d      	mov	r5, r1
 800919e:	468a      	mov	sl, r1
 80091a0:	f806 3b01 	strb.w	r3, [r6], #1
 80091a4:	e7de      	b.n	8009164 <_scanf_float+0x15c>
 80091a6:	6822      	ldr	r2, [r4, #0]
 80091a8:	0610      	lsls	r0, r2, #24
 80091aa:	f57f af60 	bpl.w	800906e <_scanf_float+0x66>
 80091ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80091b2:	6022      	str	r2, [r4, #0]
 80091b4:	e7f4      	b.n	80091a0 <_scanf_float+0x198>
 80091b6:	f1ba 0f00 	cmp.w	sl, #0
 80091ba:	d10c      	bne.n	80091d6 <_scanf_float+0x1ce>
 80091bc:	b977      	cbnz	r7, 80091dc <_scanf_float+0x1d4>
 80091be:	6822      	ldr	r2, [r4, #0]
 80091c0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80091c4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80091c8:	d108      	bne.n	80091dc <_scanf_float+0x1d4>
 80091ca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80091ce:	6022      	str	r2, [r4, #0]
 80091d0:	f04f 0a01 	mov.w	sl, #1
 80091d4:	e7e4      	b.n	80091a0 <_scanf_float+0x198>
 80091d6:	f1ba 0f02 	cmp.w	sl, #2
 80091da:	d050      	beq.n	800927e <_scanf_float+0x276>
 80091dc:	2d01      	cmp	r5, #1
 80091de:	d002      	beq.n	80091e6 <_scanf_float+0x1de>
 80091e0:	2d04      	cmp	r5, #4
 80091e2:	f47f af44 	bne.w	800906e <_scanf_float+0x66>
 80091e6:	3501      	adds	r5, #1
 80091e8:	b2ed      	uxtb	r5, r5
 80091ea:	e7d9      	b.n	80091a0 <_scanf_float+0x198>
 80091ec:	f1ba 0f01 	cmp.w	sl, #1
 80091f0:	f47f af3d 	bne.w	800906e <_scanf_float+0x66>
 80091f4:	f04f 0a02 	mov.w	sl, #2
 80091f8:	e7d2      	b.n	80091a0 <_scanf_float+0x198>
 80091fa:	b975      	cbnz	r5, 800921a <_scanf_float+0x212>
 80091fc:	2f00      	cmp	r7, #0
 80091fe:	f47f af37 	bne.w	8009070 <_scanf_float+0x68>
 8009202:	6822      	ldr	r2, [r4, #0]
 8009204:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009208:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800920c:	f040 8103 	bne.w	8009416 <_scanf_float+0x40e>
 8009210:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009214:	6022      	str	r2, [r4, #0]
 8009216:	2501      	movs	r5, #1
 8009218:	e7c2      	b.n	80091a0 <_scanf_float+0x198>
 800921a:	2d03      	cmp	r5, #3
 800921c:	d0e3      	beq.n	80091e6 <_scanf_float+0x1de>
 800921e:	2d05      	cmp	r5, #5
 8009220:	e7df      	b.n	80091e2 <_scanf_float+0x1da>
 8009222:	2d02      	cmp	r5, #2
 8009224:	f47f af23 	bne.w	800906e <_scanf_float+0x66>
 8009228:	2503      	movs	r5, #3
 800922a:	e7b9      	b.n	80091a0 <_scanf_float+0x198>
 800922c:	2d06      	cmp	r5, #6
 800922e:	f47f af1e 	bne.w	800906e <_scanf_float+0x66>
 8009232:	2507      	movs	r5, #7
 8009234:	e7b4      	b.n	80091a0 <_scanf_float+0x198>
 8009236:	6822      	ldr	r2, [r4, #0]
 8009238:	0591      	lsls	r1, r2, #22
 800923a:	f57f af18 	bpl.w	800906e <_scanf_float+0x66>
 800923e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009242:	6022      	str	r2, [r4, #0]
 8009244:	9702      	str	r7, [sp, #8]
 8009246:	e7ab      	b.n	80091a0 <_scanf_float+0x198>
 8009248:	6822      	ldr	r2, [r4, #0]
 800924a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800924e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009252:	d005      	beq.n	8009260 <_scanf_float+0x258>
 8009254:	0550      	lsls	r0, r2, #21
 8009256:	f57f af0a 	bpl.w	800906e <_scanf_float+0x66>
 800925a:	2f00      	cmp	r7, #0
 800925c:	f000 80db 	beq.w	8009416 <_scanf_float+0x40e>
 8009260:	0591      	lsls	r1, r2, #22
 8009262:	bf58      	it	pl
 8009264:	9902      	ldrpl	r1, [sp, #8]
 8009266:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800926a:	bf58      	it	pl
 800926c:	1a79      	subpl	r1, r7, r1
 800926e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009272:	bf58      	it	pl
 8009274:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009278:	6022      	str	r2, [r4, #0]
 800927a:	2700      	movs	r7, #0
 800927c:	e790      	b.n	80091a0 <_scanf_float+0x198>
 800927e:	f04f 0a03 	mov.w	sl, #3
 8009282:	e78d      	b.n	80091a0 <_scanf_float+0x198>
 8009284:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009288:	4649      	mov	r1, r9
 800928a:	4640      	mov	r0, r8
 800928c:	4798      	blx	r3
 800928e:	2800      	cmp	r0, #0
 8009290:	f43f aedf 	beq.w	8009052 <_scanf_float+0x4a>
 8009294:	e6eb      	b.n	800906e <_scanf_float+0x66>
 8009296:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800929a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800929e:	464a      	mov	r2, r9
 80092a0:	4640      	mov	r0, r8
 80092a2:	4798      	blx	r3
 80092a4:	6923      	ldr	r3, [r4, #16]
 80092a6:	3b01      	subs	r3, #1
 80092a8:	6123      	str	r3, [r4, #16]
 80092aa:	e6eb      	b.n	8009084 <_scanf_float+0x7c>
 80092ac:	1e6b      	subs	r3, r5, #1
 80092ae:	2b06      	cmp	r3, #6
 80092b0:	d824      	bhi.n	80092fc <_scanf_float+0x2f4>
 80092b2:	2d02      	cmp	r5, #2
 80092b4:	d836      	bhi.n	8009324 <_scanf_float+0x31c>
 80092b6:	9b01      	ldr	r3, [sp, #4]
 80092b8:	429e      	cmp	r6, r3
 80092ba:	f67f aee7 	bls.w	800908c <_scanf_float+0x84>
 80092be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80092c6:	464a      	mov	r2, r9
 80092c8:	4640      	mov	r0, r8
 80092ca:	4798      	blx	r3
 80092cc:	6923      	ldr	r3, [r4, #16]
 80092ce:	3b01      	subs	r3, #1
 80092d0:	6123      	str	r3, [r4, #16]
 80092d2:	e7f0      	b.n	80092b6 <_scanf_float+0x2ae>
 80092d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092d8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80092dc:	464a      	mov	r2, r9
 80092de:	4640      	mov	r0, r8
 80092e0:	4798      	blx	r3
 80092e2:	6923      	ldr	r3, [r4, #16]
 80092e4:	3b01      	subs	r3, #1
 80092e6:	6123      	str	r3, [r4, #16]
 80092e8:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80092ec:	fa5f fa8a 	uxtb.w	sl, sl
 80092f0:	f1ba 0f02 	cmp.w	sl, #2
 80092f4:	d1ee      	bne.n	80092d4 <_scanf_float+0x2cc>
 80092f6:	3d03      	subs	r5, #3
 80092f8:	b2ed      	uxtb	r5, r5
 80092fa:	1b76      	subs	r6, r6, r5
 80092fc:	6823      	ldr	r3, [r4, #0]
 80092fe:	05da      	lsls	r2, r3, #23
 8009300:	d530      	bpl.n	8009364 <_scanf_float+0x35c>
 8009302:	055b      	lsls	r3, r3, #21
 8009304:	d511      	bpl.n	800932a <_scanf_float+0x322>
 8009306:	9b01      	ldr	r3, [sp, #4]
 8009308:	429e      	cmp	r6, r3
 800930a:	f67f aebf 	bls.w	800908c <_scanf_float+0x84>
 800930e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009312:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009316:	464a      	mov	r2, r9
 8009318:	4640      	mov	r0, r8
 800931a:	4798      	blx	r3
 800931c:	6923      	ldr	r3, [r4, #16]
 800931e:	3b01      	subs	r3, #1
 8009320:	6123      	str	r3, [r4, #16]
 8009322:	e7f0      	b.n	8009306 <_scanf_float+0x2fe>
 8009324:	46aa      	mov	sl, r5
 8009326:	46b3      	mov	fp, r6
 8009328:	e7de      	b.n	80092e8 <_scanf_float+0x2e0>
 800932a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800932e:	6923      	ldr	r3, [r4, #16]
 8009330:	2965      	cmp	r1, #101	@ 0x65
 8009332:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009336:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800933a:	6123      	str	r3, [r4, #16]
 800933c:	d00c      	beq.n	8009358 <_scanf_float+0x350>
 800933e:	2945      	cmp	r1, #69	@ 0x45
 8009340:	d00a      	beq.n	8009358 <_scanf_float+0x350>
 8009342:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009346:	464a      	mov	r2, r9
 8009348:	4640      	mov	r0, r8
 800934a:	4798      	blx	r3
 800934c:	6923      	ldr	r3, [r4, #16]
 800934e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009352:	3b01      	subs	r3, #1
 8009354:	1eb5      	subs	r5, r6, #2
 8009356:	6123      	str	r3, [r4, #16]
 8009358:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800935c:	464a      	mov	r2, r9
 800935e:	4640      	mov	r0, r8
 8009360:	4798      	blx	r3
 8009362:	462e      	mov	r6, r5
 8009364:	6822      	ldr	r2, [r4, #0]
 8009366:	f012 0210 	ands.w	r2, r2, #16
 800936a:	d001      	beq.n	8009370 <_scanf_float+0x368>
 800936c:	2000      	movs	r0, #0
 800936e:	e68e      	b.n	800908e <_scanf_float+0x86>
 8009370:	7032      	strb	r2, [r6, #0]
 8009372:	6823      	ldr	r3, [r4, #0]
 8009374:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009378:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800937c:	d125      	bne.n	80093ca <_scanf_float+0x3c2>
 800937e:	9b02      	ldr	r3, [sp, #8]
 8009380:	429f      	cmp	r7, r3
 8009382:	d00a      	beq.n	800939a <_scanf_float+0x392>
 8009384:	1bda      	subs	r2, r3, r7
 8009386:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800938a:	429e      	cmp	r6, r3
 800938c:	bf28      	it	cs
 800938e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009392:	4922      	ldr	r1, [pc, #136]	@ (800941c <_scanf_float+0x414>)
 8009394:	4630      	mov	r0, r6
 8009396:	f000 f845 	bl	8009424 <siprintf>
 800939a:	9901      	ldr	r1, [sp, #4]
 800939c:	2200      	movs	r2, #0
 800939e:	4640      	mov	r0, r8
 80093a0:	f000 ff0a 	bl	800a1b8 <_strtod_r>
 80093a4:	9b03      	ldr	r3, [sp, #12]
 80093a6:	6821      	ldr	r1, [r4, #0]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f011 0f02 	tst.w	r1, #2
 80093ae:	ec57 6b10 	vmov	r6, r7, d0
 80093b2:	f103 0204 	add.w	r2, r3, #4
 80093b6:	d015      	beq.n	80093e4 <_scanf_float+0x3dc>
 80093b8:	9903      	ldr	r1, [sp, #12]
 80093ba:	600a      	str	r2, [r1, #0]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	e9c3 6700 	strd	r6, r7, [r3]
 80093c2:	68e3      	ldr	r3, [r4, #12]
 80093c4:	3301      	adds	r3, #1
 80093c6:	60e3      	str	r3, [r4, #12]
 80093c8:	e7d0      	b.n	800936c <_scanf_float+0x364>
 80093ca:	9b04      	ldr	r3, [sp, #16]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d0e4      	beq.n	800939a <_scanf_float+0x392>
 80093d0:	9905      	ldr	r1, [sp, #20]
 80093d2:	230a      	movs	r3, #10
 80093d4:	3101      	adds	r1, #1
 80093d6:	4640      	mov	r0, r8
 80093d8:	f000 ff6e 	bl	800a2b8 <_strtol_r>
 80093dc:	9b04      	ldr	r3, [sp, #16]
 80093de:	9e05      	ldr	r6, [sp, #20]
 80093e0:	1ac2      	subs	r2, r0, r3
 80093e2:	e7d0      	b.n	8009386 <_scanf_float+0x37e>
 80093e4:	f011 0f04 	tst.w	r1, #4
 80093e8:	9903      	ldr	r1, [sp, #12]
 80093ea:	600a      	str	r2, [r1, #0]
 80093ec:	d1e6      	bne.n	80093bc <_scanf_float+0x3b4>
 80093ee:	681d      	ldr	r5, [r3, #0]
 80093f0:	4632      	mov	r2, r6
 80093f2:	463b      	mov	r3, r7
 80093f4:	4630      	mov	r0, r6
 80093f6:	4639      	mov	r1, r7
 80093f8:	f7f7 fba0 	bl	8000b3c <__aeabi_dcmpun>
 80093fc:	b128      	cbz	r0, 800940a <_scanf_float+0x402>
 80093fe:	4808      	ldr	r0, [pc, #32]	@ (8009420 <_scanf_float+0x418>)
 8009400:	f001 f83a 	bl	800a478 <nanf>
 8009404:	ed85 0a00 	vstr	s0, [r5]
 8009408:	e7db      	b.n	80093c2 <_scanf_float+0x3ba>
 800940a:	4630      	mov	r0, r6
 800940c:	4639      	mov	r1, r7
 800940e:	f7f7 fbf3 	bl	8000bf8 <__aeabi_d2f>
 8009412:	6028      	str	r0, [r5, #0]
 8009414:	e7d5      	b.n	80093c2 <_scanf_float+0x3ba>
 8009416:	2700      	movs	r7, #0
 8009418:	e62e      	b.n	8009078 <_scanf_float+0x70>
 800941a:	bf00      	nop
 800941c:	0800d18c 	.word	0x0800d18c
 8009420:	0800d32d 	.word	0x0800d32d

08009424 <siprintf>:
 8009424:	b40e      	push	{r1, r2, r3}
 8009426:	b510      	push	{r4, lr}
 8009428:	b09d      	sub	sp, #116	@ 0x74
 800942a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800942c:	9002      	str	r0, [sp, #8]
 800942e:	9006      	str	r0, [sp, #24]
 8009430:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009434:	480a      	ldr	r0, [pc, #40]	@ (8009460 <siprintf+0x3c>)
 8009436:	9107      	str	r1, [sp, #28]
 8009438:	9104      	str	r1, [sp, #16]
 800943a:	490a      	ldr	r1, [pc, #40]	@ (8009464 <siprintf+0x40>)
 800943c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009440:	9105      	str	r1, [sp, #20]
 8009442:	2400      	movs	r4, #0
 8009444:	a902      	add	r1, sp, #8
 8009446:	6800      	ldr	r0, [r0, #0]
 8009448:	9301      	str	r3, [sp, #4]
 800944a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800944c:	f002 fa52 	bl	800b8f4 <_svfiprintf_r>
 8009450:	9b02      	ldr	r3, [sp, #8]
 8009452:	701c      	strb	r4, [r3, #0]
 8009454:	b01d      	add	sp, #116	@ 0x74
 8009456:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800945a:	b003      	add	sp, #12
 800945c:	4770      	bx	lr
 800945e:	bf00      	nop
 8009460:	20000188 	.word	0x20000188
 8009464:	ffff0208 	.word	0xffff0208

08009468 <std>:
 8009468:	2300      	movs	r3, #0
 800946a:	b510      	push	{r4, lr}
 800946c:	4604      	mov	r4, r0
 800946e:	e9c0 3300 	strd	r3, r3, [r0]
 8009472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009476:	6083      	str	r3, [r0, #8]
 8009478:	8181      	strh	r1, [r0, #12]
 800947a:	6643      	str	r3, [r0, #100]	@ 0x64
 800947c:	81c2      	strh	r2, [r0, #14]
 800947e:	6183      	str	r3, [r0, #24]
 8009480:	4619      	mov	r1, r3
 8009482:	2208      	movs	r2, #8
 8009484:	305c      	adds	r0, #92	@ 0x5c
 8009486:	f000 ff37 	bl	800a2f8 <memset>
 800948a:	4b0d      	ldr	r3, [pc, #52]	@ (80094c0 <std+0x58>)
 800948c:	6263      	str	r3, [r4, #36]	@ 0x24
 800948e:	4b0d      	ldr	r3, [pc, #52]	@ (80094c4 <std+0x5c>)
 8009490:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009492:	4b0d      	ldr	r3, [pc, #52]	@ (80094c8 <std+0x60>)
 8009494:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009496:	4b0d      	ldr	r3, [pc, #52]	@ (80094cc <std+0x64>)
 8009498:	6323      	str	r3, [r4, #48]	@ 0x30
 800949a:	4b0d      	ldr	r3, [pc, #52]	@ (80094d0 <std+0x68>)
 800949c:	6224      	str	r4, [r4, #32]
 800949e:	429c      	cmp	r4, r3
 80094a0:	d006      	beq.n	80094b0 <std+0x48>
 80094a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80094a6:	4294      	cmp	r4, r2
 80094a8:	d002      	beq.n	80094b0 <std+0x48>
 80094aa:	33d0      	adds	r3, #208	@ 0xd0
 80094ac:	429c      	cmp	r4, r3
 80094ae:	d105      	bne.n	80094bc <std+0x54>
 80094b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80094b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b8:	f000 bf62 	b.w	800a380 <__retarget_lock_init_recursive>
 80094bc:	bd10      	pop	{r4, pc}
 80094be:	bf00      	nop
 80094c0:	0800c729 	.word	0x0800c729
 80094c4:	0800c74b 	.word	0x0800c74b
 80094c8:	0800c783 	.word	0x0800c783
 80094cc:	0800c7a7 	.word	0x0800c7a7
 80094d0:	20005200 	.word	0x20005200

080094d4 <stdio_exit_handler>:
 80094d4:	4a02      	ldr	r2, [pc, #8]	@ (80094e0 <stdio_exit_handler+0xc>)
 80094d6:	4903      	ldr	r1, [pc, #12]	@ (80094e4 <stdio_exit_handler+0x10>)
 80094d8:	4803      	ldr	r0, [pc, #12]	@ (80094e8 <stdio_exit_handler+0x14>)
 80094da:	f000 beef 	b.w	800a2bc <_fwalk_sglue>
 80094de:	bf00      	nop
 80094e0:	20000010 	.word	0x20000010
 80094e4:	0800bd6d 	.word	0x0800bd6d
 80094e8:	2000018c 	.word	0x2000018c

080094ec <cleanup_stdio>:
 80094ec:	6841      	ldr	r1, [r0, #4]
 80094ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009520 <cleanup_stdio+0x34>)
 80094f0:	4299      	cmp	r1, r3
 80094f2:	b510      	push	{r4, lr}
 80094f4:	4604      	mov	r4, r0
 80094f6:	d001      	beq.n	80094fc <cleanup_stdio+0x10>
 80094f8:	f002 fc38 	bl	800bd6c <_fflush_r>
 80094fc:	68a1      	ldr	r1, [r4, #8]
 80094fe:	4b09      	ldr	r3, [pc, #36]	@ (8009524 <cleanup_stdio+0x38>)
 8009500:	4299      	cmp	r1, r3
 8009502:	d002      	beq.n	800950a <cleanup_stdio+0x1e>
 8009504:	4620      	mov	r0, r4
 8009506:	f002 fc31 	bl	800bd6c <_fflush_r>
 800950a:	68e1      	ldr	r1, [r4, #12]
 800950c:	4b06      	ldr	r3, [pc, #24]	@ (8009528 <cleanup_stdio+0x3c>)
 800950e:	4299      	cmp	r1, r3
 8009510:	d004      	beq.n	800951c <cleanup_stdio+0x30>
 8009512:	4620      	mov	r0, r4
 8009514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009518:	f002 bc28 	b.w	800bd6c <_fflush_r>
 800951c:	bd10      	pop	{r4, pc}
 800951e:	bf00      	nop
 8009520:	20005200 	.word	0x20005200
 8009524:	20005268 	.word	0x20005268
 8009528:	200052d0 	.word	0x200052d0

0800952c <global_stdio_init.part.0>:
 800952c:	b510      	push	{r4, lr}
 800952e:	4b0b      	ldr	r3, [pc, #44]	@ (800955c <global_stdio_init.part.0+0x30>)
 8009530:	4c0b      	ldr	r4, [pc, #44]	@ (8009560 <global_stdio_init.part.0+0x34>)
 8009532:	4a0c      	ldr	r2, [pc, #48]	@ (8009564 <global_stdio_init.part.0+0x38>)
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	4620      	mov	r0, r4
 8009538:	2200      	movs	r2, #0
 800953a:	2104      	movs	r1, #4
 800953c:	f7ff ff94 	bl	8009468 <std>
 8009540:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009544:	2201      	movs	r2, #1
 8009546:	2109      	movs	r1, #9
 8009548:	f7ff ff8e 	bl	8009468 <std>
 800954c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009550:	2202      	movs	r2, #2
 8009552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009556:	2112      	movs	r1, #18
 8009558:	f7ff bf86 	b.w	8009468 <std>
 800955c:	20005338 	.word	0x20005338
 8009560:	20005200 	.word	0x20005200
 8009564:	080094d5 	.word	0x080094d5

08009568 <__sfp_lock_acquire>:
 8009568:	4801      	ldr	r0, [pc, #4]	@ (8009570 <__sfp_lock_acquire+0x8>)
 800956a:	f000 bf0a 	b.w	800a382 <__retarget_lock_acquire_recursive>
 800956e:	bf00      	nop
 8009570:	2000533d 	.word	0x2000533d

08009574 <__sfp_lock_release>:
 8009574:	4801      	ldr	r0, [pc, #4]	@ (800957c <__sfp_lock_release+0x8>)
 8009576:	f000 bf05 	b.w	800a384 <__retarget_lock_release_recursive>
 800957a:	bf00      	nop
 800957c:	2000533d 	.word	0x2000533d

08009580 <__sinit>:
 8009580:	b510      	push	{r4, lr}
 8009582:	4604      	mov	r4, r0
 8009584:	f7ff fff0 	bl	8009568 <__sfp_lock_acquire>
 8009588:	6a23      	ldr	r3, [r4, #32]
 800958a:	b11b      	cbz	r3, 8009594 <__sinit+0x14>
 800958c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009590:	f7ff bff0 	b.w	8009574 <__sfp_lock_release>
 8009594:	4b04      	ldr	r3, [pc, #16]	@ (80095a8 <__sinit+0x28>)
 8009596:	6223      	str	r3, [r4, #32]
 8009598:	4b04      	ldr	r3, [pc, #16]	@ (80095ac <__sinit+0x2c>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d1f5      	bne.n	800958c <__sinit+0xc>
 80095a0:	f7ff ffc4 	bl	800952c <global_stdio_init.part.0>
 80095a4:	e7f2      	b.n	800958c <__sinit+0xc>
 80095a6:	bf00      	nop
 80095a8:	080094ed 	.word	0x080094ed
 80095ac:	20005338 	.word	0x20005338

080095b0 <sulp>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	4604      	mov	r4, r0
 80095b4:	460d      	mov	r5, r1
 80095b6:	ec45 4b10 	vmov	d0, r4, r5
 80095ba:	4616      	mov	r6, r2
 80095bc:	f002 ff76 	bl	800c4ac <__ulp>
 80095c0:	ec51 0b10 	vmov	r0, r1, d0
 80095c4:	b17e      	cbz	r6, 80095e6 <sulp+0x36>
 80095c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80095ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	dd09      	ble.n	80095e6 <sulp+0x36>
 80095d2:	051b      	lsls	r3, r3, #20
 80095d4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80095d8:	2400      	movs	r4, #0
 80095da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80095de:	4622      	mov	r2, r4
 80095e0:	462b      	mov	r3, r5
 80095e2:	f7f7 f811 	bl	8000608 <__aeabi_dmul>
 80095e6:	ec41 0b10 	vmov	d0, r0, r1
 80095ea:	bd70      	pop	{r4, r5, r6, pc}
 80095ec:	0000      	movs	r0, r0
	...

080095f0 <_strtod_l>:
 80095f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f4:	b09f      	sub	sp, #124	@ 0x7c
 80095f6:	460c      	mov	r4, r1
 80095f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80095fa:	2200      	movs	r2, #0
 80095fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80095fe:	9005      	str	r0, [sp, #20]
 8009600:	f04f 0a00 	mov.w	sl, #0
 8009604:	f04f 0b00 	mov.w	fp, #0
 8009608:	460a      	mov	r2, r1
 800960a:	9219      	str	r2, [sp, #100]	@ 0x64
 800960c:	7811      	ldrb	r1, [r2, #0]
 800960e:	292b      	cmp	r1, #43	@ 0x2b
 8009610:	d04a      	beq.n	80096a8 <_strtod_l+0xb8>
 8009612:	d838      	bhi.n	8009686 <_strtod_l+0x96>
 8009614:	290d      	cmp	r1, #13
 8009616:	d832      	bhi.n	800967e <_strtod_l+0x8e>
 8009618:	2908      	cmp	r1, #8
 800961a:	d832      	bhi.n	8009682 <_strtod_l+0x92>
 800961c:	2900      	cmp	r1, #0
 800961e:	d03b      	beq.n	8009698 <_strtod_l+0xa8>
 8009620:	2200      	movs	r2, #0
 8009622:	920e      	str	r2, [sp, #56]	@ 0x38
 8009624:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009626:	782a      	ldrb	r2, [r5, #0]
 8009628:	2a30      	cmp	r2, #48	@ 0x30
 800962a:	f040 80b2 	bne.w	8009792 <_strtod_l+0x1a2>
 800962e:	786a      	ldrb	r2, [r5, #1]
 8009630:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009634:	2a58      	cmp	r2, #88	@ 0x58
 8009636:	d16e      	bne.n	8009716 <_strtod_l+0x126>
 8009638:	9302      	str	r3, [sp, #8]
 800963a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800963c:	9301      	str	r3, [sp, #4]
 800963e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	4a8f      	ldr	r2, [pc, #572]	@ (8009880 <_strtod_l+0x290>)
 8009644:	9805      	ldr	r0, [sp, #20]
 8009646:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009648:	a919      	add	r1, sp, #100	@ 0x64
 800964a:	f001 fe27 	bl	800b29c <__gethex>
 800964e:	f010 060f 	ands.w	r6, r0, #15
 8009652:	4604      	mov	r4, r0
 8009654:	d005      	beq.n	8009662 <_strtod_l+0x72>
 8009656:	2e06      	cmp	r6, #6
 8009658:	d128      	bne.n	80096ac <_strtod_l+0xbc>
 800965a:	3501      	adds	r5, #1
 800965c:	2300      	movs	r3, #0
 800965e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009660:	930e      	str	r3, [sp, #56]	@ 0x38
 8009662:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009664:	2b00      	cmp	r3, #0
 8009666:	f040 858e 	bne.w	800a186 <_strtod_l+0xb96>
 800966a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800966c:	b1cb      	cbz	r3, 80096a2 <_strtod_l+0xb2>
 800966e:	4652      	mov	r2, sl
 8009670:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009674:	ec43 2b10 	vmov	d0, r2, r3
 8009678:	b01f      	add	sp, #124	@ 0x7c
 800967a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967e:	2920      	cmp	r1, #32
 8009680:	d1ce      	bne.n	8009620 <_strtod_l+0x30>
 8009682:	3201      	adds	r2, #1
 8009684:	e7c1      	b.n	800960a <_strtod_l+0x1a>
 8009686:	292d      	cmp	r1, #45	@ 0x2d
 8009688:	d1ca      	bne.n	8009620 <_strtod_l+0x30>
 800968a:	2101      	movs	r1, #1
 800968c:	910e      	str	r1, [sp, #56]	@ 0x38
 800968e:	1c51      	adds	r1, r2, #1
 8009690:	9119      	str	r1, [sp, #100]	@ 0x64
 8009692:	7852      	ldrb	r2, [r2, #1]
 8009694:	2a00      	cmp	r2, #0
 8009696:	d1c5      	bne.n	8009624 <_strtod_l+0x34>
 8009698:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800969a:	9419      	str	r4, [sp, #100]	@ 0x64
 800969c:	2b00      	cmp	r3, #0
 800969e:	f040 8570 	bne.w	800a182 <_strtod_l+0xb92>
 80096a2:	4652      	mov	r2, sl
 80096a4:	465b      	mov	r3, fp
 80096a6:	e7e5      	b.n	8009674 <_strtod_l+0x84>
 80096a8:	2100      	movs	r1, #0
 80096aa:	e7ef      	b.n	800968c <_strtod_l+0x9c>
 80096ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096ae:	b13a      	cbz	r2, 80096c0 <_strtod_l+0xd0>
 80096b0:	2135      	movs	r1, #53	@ 0x35
 80096b2:	a81c      	add	r0, sp, #112	@ 0x70
 80096b4:	f002 fff4 	bl	800c6a0 <__copybits>
 80096b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096ba:	9805      	ldr	r0, [sp, #20]
 80096bc:	f002 fbca 	bl	800be54 <_Bfree>
 80096c0:	3e01      	subs	r6, #1
 80096c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80096c4:	2e04      	cmp	r6, #4
 80096c6:	d806      	bhi.n	80096d6 <_strtod_l+0xe6>
 80096c8:	e8df f006 	tbb	[pc, r6]
 80096cc:	201d0314 	.word	0x201d0314
 80096d0:	14          	.byte	0x14
 80096d1:	00          	.byte	0x00
 80096d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80096d6:	05e1      	lsls	r1, r4, #23
 80096d8:	bf48      	it	mi
 80096da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80096de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80096e2:	0d1b      	lsrs	r3, r3, #20
 80096e4:	051b      	lsls	r3, r3, #20
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d1bb      	bne.n	8009662 <_strtod_l+0x72>
 80096ea:	f000 fe1f 	bl	800a32c <__errno>
 80096ee:	2322      	movs	r3, #34	@ 0x22
 80096f0:	6003      	str	r3, [r0, #0]
 80096f2:	e7b6      	b.n	8009662 <_strtod_l+0x72>
 80096f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80096f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80096fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009700:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009704:	e7e7      	b.n	80096d6 <_strtod_l+0xe6>
 8009706:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009888 <_strtod_l+0x298>
 800970a:	e7e4      	b.n	80096d6 <_strtod_l+0xe6>
 800970c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009710:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009714:	e7df      	b.n	80096d6 <_strtod_l+0xe6>
 8009716:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009718:	1c5a      	adds	r2, r3, #1
 800971a:	9219      	str	r2, [sp, #100]	@ 0x64
 800971c:	785b      	ldrb	r3, [r3, #1]
 800971e:	2b30      	cmp	r3, #48	@ 0x30
 8009720:	d0f9      	beq.n	8009716 <_strtod_l+0x126>
 8009722:	2b00      	cmp	r3, #0
 8009724:	d09d      	beq.n	8009662 <_strtod_l+0x72>
 8009726:	2301      	movs	r3, #1
 8009728:	2700      	movs	r7, #0
 800972a:	9308      	str	r3, [sp, #32]
 800972c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800972e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009730:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009732:	46b9      	mov	r9, r7
 8009734:	220a      	movs	r2, #10
 8009736:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009738:	7805      	ldrb	r5, [r0, #0]
 800973a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800973e:	b2d9      	uxtb	r1, r3
 8009740:	2909      	cmp	r1, #9
 8009742:	d928      	bls.n	8009796 <_strtod_l+0x1a6>
 8009744:	494f      	ldr	r1, [pc, #316]	@ (8009884 <_strtod_l+0x294>)
 8009746:	2201      	movs	r2, #1
 8009748:	f000 fdde 	bl	800a308 <strncmp>
 800974c:	2800      	cmp	r0, #0
 800974e:	d032      	beq.n	80097b6 <_strtod_l+0x1c6>
 8009750:	2000      	movs	r0, #0
 8009752:	462a      	mov	r2, r5
 8009754:	900a      	str	r0, [sp, #40]	@ 0x28
 8009756:	464d      	mov	r5, r9
 8009758:	4603      	mov	r3, r0
 800975a:	2a65      	cmp	r2, #101	@ 0x65
 800975c:	d001      	beq.n	8009762 <_strtod_l+0x172>
 800975e:	2a45      	cmp	r2, #69	@ 0x45
 8009760:	d114      	bne.n	800978c <_strtod_l+0x19c>
 8009762:	b91d      	cbnz	r5, 800976c <_strtod_l+0x17c>
 8009764:	9a08      	ldr	r2, [sp, #32]
 8009766:	4302      	orrs	r2, r0
 8009768:	d096      	beq.n	8009698 <_strtod_l+0xa8>
 800976a:	2500      	movs	r5, #0
 800976c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800976e:	1c62      	adds	r2, r4, #1
 8009770:	9219      	str	r2, [sp, #100]	@ 0x64
 8009772:	7862      	ldrb	r2, [r4, #1]
 8009774:	2a2b      	cmp	r2, #43	@ 0x2b
 8009776:	d07a      	beq.n	800986e <_strtod_l+0x27e>
 8009778:	2a2d      	cmp	r2, #45	@ 0x2d
 800977a:	d07e      	beq.n	800987a <_strtod_l+0x28a>
 800977c:	f04f 0c00 	mov.w	ip, #0
 8009780:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009784:	2909      	cmp	r1, #9
 8009786:	f240 8085 	bls.w	8009894 <_strtod_l+0x2a4>
 800978a:	9419      	str	r4, [sp, #100]	@ 0x64
 800978c:	f04f 0800 	mov.w	r8, #0
 8009790:	e0a5      	b.n	80098de <_strtod_l+0x2ee>
 8009792:	2300      	movs	r3, #0
 8009794:	e7c8      	b.n	8009728 <_strtod_l+0x138>
 8009796:	f1b9 0f08 	cmp.w	r9, #8
 800979a:	bfd8      	it	le
 800979c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800979e:	f100 0001 	add.w	r0, r0, #1
 80097a2:	bfda      	itte	le
 80097a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80097a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80097aa:	fb02 3707 	mlagt	r7, r2, r7, r3
 80097ae:	f109 0901 	add.w	r9, r9, #1
 80097b2:	9019      	str	r0, [sp, #100]	@ 0x64
 80097b4:	e7bf      	b.n	8009736 <_strtod_l+0x146>
 80097b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097b8:	1c5a      	adds	r2, r3, #1
 80097ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80097bc:	785a      	ldrb	r2, [r3, #1]
 80097be:	f1b9 0f00 	cmp.w	r9, #0
 80097c2:	d03b      	beq.n	800983c <_strtod_l+0x24c>
 80097c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80097c6:	464d      	mov	r5, r9
 80097c8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80097cc:	2b09      	cmp	r3, #9
 80097ce:	d912      	bls.n	80097f6 <_strtod_l+0x206>
 80097d0:	2301      	movs	r3, #1
 80097d2:	e7c2      	b.n	800975a <_strtod_l+0x16a>
 80097d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097d6:	1c5a      	adds	r2, r3, #1
 80097d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80097da:	785a      	ldrb	r2, [r3, #1]
 80097dc:	3001      	adds	r0, #1
 80097de:	2a30      	cmp	r2, #48	@ 0x30
 80097e0:	d0f8      	beq.n	80097d4 <_strtod_l+0x1e4>
 80097e2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80097e6:	2b08      	cmp	r3, #8
 80097e8:	f200 84d2 	bhi.w	800a190 <_strtod_l+0xba0>
 80097ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097ee:	900a      	str	r0, [sp, #40]	@ 0x28
 80097f0:	2000      	movs	r0, #0
 80097f2:	930c      	str	r3, [sp, #48]	@ 0x30
 80097f4:	4605      	mov	r5, r0
 80097f6:	3a30      	subs	r2, #48	@ 0x30
 80097f8:	f100 0301 	add.w	r3, r0, #1
 80097fc:	d018      	beq.n	8009830 <_strtod_l+0x240>
 80097fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009800:	4419      	add	r1, r3
 8009802:	910a      	str	r1, [sp, #40]	@ 0x28
 8009804:	462e      	mov	r6, r5
 8009806:	f04f 0e0a 	mov.w	lr, #10
 800980a:	1c71      	adds	r1, r6, #1
 800980c:	eba1 0c05 	sub.w	ip, r1, r5
 8009810:	4563      	cmp	r3, ip
 8009812:	dc15      	bgt.n	8009840 <_strtod_l+0x250>
 8009814:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009818:	182b      	adds	r3, r5, r0
 800981a:	2b08      	cmp	r3, #8
 800981c:	f105 0501 	add.w	r5, r5, #1
 8009820:	4405      	add	r5, r0
 8009822:	dc1a      	bgt.n	800985a <_strtod_l+0x26a>
 8009824:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009826:	230a      	movs	r3, #10
 8009828:	fb03 2301 	mla	r3, r3, r1, r2
 800982c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800982e:	2300      	movs	r3, #0
 8009830:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009832:	1c51      	adds	r1, r2, #1
 8009834:	9119      	str	r1, [sp, #100]	@ 0x64
 8009836:	7852      	ldrb	r2, [r2, #1]
 8009838:	4618      	mov	r0, r3
 800983a:	e7c5      	b.n	80097c8 <_strtod_l+0x1d8>
 800983c:	4648      	mov	r0, r9
 800983e:	e7ce      	b.n	80097de <_strtod_l+0x1ee>
 8009840:	2e08      	cmp	r6, #8
 8009842:	dc05      	bgt.n	8009850 <_strtod_l+0x260>
 8009844:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009846:	fb0e f606 	mul.w	r6, lr, r6
 800984a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800984c:	460e      	mov	r6, r1
 800984e:	e7dc      	b.n	800980a <_strtod_l+0x21a>
 8009850:	2910      	cmp	r1, #16
 8009852:	bfd8      	it	le
 8009854:	fb0e f707 	mulle.w	r7, lr, r7
 8009858:	e7f8      	b.n	800984c <_strtod_l+0x25c>
 800985a:	2b0f      	cmp	r3, #15
 800985c:	bfdc      	itt	le
 800985e:	230a      	movle	r3, #10
 8009860:	fb03 2707 	mlale	r7, r3, r7, r2
 8009864:	e7e3      	b.n	800982e <_strtod_l+0x23e>
 8009866:	2300      	movs	r3, #0
 8009868:	930a      	str	r3, [sp, #40]	@ 0x28
 800986a:	2301      	movs	r3, #1
 800986c:	e77a      	b.n	8009764 <_strtod_l+0x174>
 800986e:	f04f 0c00 	mov.w	ip, #0
 8009872:	1ca2      	adds	r2, r4, #2
 8009874:	9219      	str	r2, [sp, #100]	@ 0x64
 8009876:	78a2      	ldrb	r2, [r4, #2]
 8009878:	e782      	b.n	8009780 <_strtod_l+0x190>
 800987a:	f04f 0c01 	mov.w	ip, #1
 800987e:	e7f8      	b.n	8009872 <_strtod_l+0x282>
 8009880:	0800d344 	.word	0x0800d344
 8009884:	0800d191 	.word	0x0800d191
 8009888:	7ff00000 	.word	0x7ff00000
 800988c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800988e:	1c51      	adds	r1, r2, #1
 8009890:	9119      	str	r1, [sp, #100]	@ 0x64
 8009892:	7852      	ldrb	r2, [r2, #1]
 8009894:	2a30      	cmp	r2, #48	@ 0x30
 8009896:	d0f9      	beq.n	800988c <_strtod_l+0x29c>
 8009898:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800989c:	2908      	cmp	r1, #8
 800989e:	f63f af75 	bhi.w	800978c <_strtod_l+0x19c>
 80098a2:	3a30      	subs	r2, #48	@ 0x30
 80098a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80098a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80098aa:	f04f 080a 	mov.w	r8, #10
 80098ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098b0:	1c56      	adds	r6, r2, #1
 80098b2:	9619      	str	r6, [sp, #100]	@ 0x64
 80098b4:	7852      	ldrb	r2, [r2, #1]
 80098b6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80098ba:	f1be 0f09 	cmp.w	lr, #9
 80098be:	d939      	bls.n	8009934 <_strtod_l+0x344>
 80098c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80098c2:	1a76      	subs	r6, r6, r1
 80098c4:	2e08      	cmp	r6, #8
 80098c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80098ca:	dc03      	bgt.n	80098d4 <_strtod_l+0x2e4>
 80098cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80098ce:	4588      	cmp	r8, r1
 80098d0:	bfa8      	it	ge
 80098d2:	4688      	movge	r8, r1
 80098d4:	f1bc 0f00 	cmp.w	ip, #0
 80098d8:	d001      	beq.n	80098de <_strtod_l+0x2ee>
 80098da:	f1c8 0800 	rsb	r8, r8, #0
 80098de:	2d00      	cmp	r5, #0
 80098e0:	d14e      	bne.n	8009980 <_strtod_l+0x390>
 80098e2:	9908      	ldr	r1, [sp, #32]
 80098e4:	4308      	orrs	r0, r1
 80098e6:	f47f aebc 	bne.w	8009662 <_strtod_l+0x72>
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	f47f aed4 	bne.w	8009698 <_strtod_l+0xa8>
 80098f0:	2a69      	cmp	r2, #105	@ 0x69
 80098f2:	d028      	beq.n	8009946 <_strtod_l+0x356>
 80098f4:	dc25      	bgt.n	8009942 <_strtod_l+0x352>
 80098f6:	2a49      	cmp	r2, #73	@ 0x49
 80098f8:	d025      	beq.n	8009946 <_strtod_l+0x356>
 80098fa:	2a4e      	cmp	r2, #78	@ 0x4e
 80098fc:	f47f aecc 	bne.w	8009698 <_strtod_l+0xa8>
 8009900:	499a      	ldr	r1, [pc, #616]	@ (8009b6c <_strtod_l+0x57c>)
 8009902:	a819      	add	r0, sp, #100	@ 0x64
 8009904:	f001 feec 	bl	800b6e0 <__match>
 8009908:	2800      	cmp	r0, #0
 800990a:	f43f aec5 	beq.w	8009698 <_strtod_l+0xa8>
 800990e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	2b28      	cmp	r3, #40	@ 0x28
 8009914:	d12e      	bne.n	8009974 <_strtod_l+0x384>
 8009916:	4996      	ldr	r1, [pc, #600]	@ (8009b70 <_strtod_l+0x580>)
 8009918:	aa1c      	add	r2, sp, #112	@ 0x70
 800991a:	a819      	add	r0, sp, #100	@ 0x64
 800991c:	f001 fef4 	bl	800b708 <__hexnan>
 8009920:	2805      	cmp	r0, #5
 8009922:	d127      	bne.n	8009974 <_strtod_l+0x384>
 8009924:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009926:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800992a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800992e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009932:	e696      	b.n	8009662 <_strtod_l+0x72>
 8009934:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009936:	fb08 2101 	mla	r1, r8, r1, r2
 800993a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800993e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009940:	e7b5      	b.n	80098ae <_strtod_l+0x2be>
 8009942:	2a6e      	cmp	r2, #110	@ 0x6e
 8009944:	e7da      	b.n	80098fc <_strtod_l+0x30c>
 8009946:	498b      	ldr	r1, [pc, #556]	@ (8009b74 <_strtod_l+0x584>)
 8009948:	a819      	add	r0, sp, #100	@ 0x64
 800994a:	f001 fec9 	bl	800b6e0 <__match>
 800994e:	2800      	cmp	r0, #0
 8009950:	f43f aea2 	beq.w	8009698 <_strtod_l+0xa8>
 8009954:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009956:	4988      	ldr	r1, [pc, #544]	@ (8009b78 <_strtod_l+0x588>)
 8009958:	3b01      	subs	r3, #1
 800995a:	a819      	add	r0, sp, #100	@ 0x64
 800995c:	9319      	str	r3, [sp, #100]	@ 0x64
 800995e:	f001 febf 	bl	800b6e0 <__match>
 8009962:	b910      	cbnz	r0, 800996a <_strtod_l+0x37a>
 8009964:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009966:	3301      	adds	r3, #1
 8009968:	9319      	str	r3, [sp, #100]	@ 0x64
 800996a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009b88 <_strtod_l+0x598>
 800996e:	f04f 0a00 	mov.w	sl, #0
 8009972:	e676      	b.n	8009662 <_strtod_l+0x72>
 8009974:	4881      	ldr	r0, [pc, #516]	@ (8009b7c <_strtod_l+0x58c>)
 8009976:	f000 fd77 	bl	800a468 <nan>
 800997a:	ec5b ab10 	vmov	sl, fp, d0
 800997e:	e670      	b.n	8009662 <_strtod_l+0x72>
 8009980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009982:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009984:	eba8 0303 	sub.w	r3, r8, r3
 8009988:	f1b9 0f00 	cmp.w	r9, #0
 800998c:	bf08      	it	eq
 800998e:	46a9      	moveq	r9, r5
 8009990:	2d10      	cmp	r5, #16
 8009992:	9309      	str	r3, [sp, #36]	@ 0x24
 8009994:	462c      	mov	r4, r5
 8009996:	bfa8      	it	ge
 8009998:	2410      	movge	r4, #16
 800999a:	f7f6 fdbb 	bl	8000514 <__aeabi_ui2d>
 800999e:	2d09      	cmp	r5, #9
 80099a0:	4682      	mov	sl, r0
 80099a2:	468b      	mov	fp, r1
 80099a4:	dc13      	bgt.n	80099ce <_strtod_l+0x3de>
 80099a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f43f ae5a 	beq.w	8009662 <_strtod_l+0x72>
 80099ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099b0:	dd78      	ble.n	8009aa4 <_strtod_l+0x4b4>
 80099b2:	2b16      	cmp	r3, #22
 80099b4:	dc5f      	bgt.n	8009a76 <_strtod_l+0x486>
 80099b6:	4972      	ldr	r1, [pc, #456]	@ (8009b80 <_strtod_l+0x590>)
 80099b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80099bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099c0:	4652      	mov	r2, sl
 80099c2:	465b      	mov	r3, fp
 80099c4:	f7f6 fe20 	bl	8000608 <__aeabi_dmul>
 80099c8:	4682      	mov	sl, r0
 80099ca:	468b      	mov	fp, r1
 80099cc:	e649      	b.n	8009662 <_strtod_l+0x72>
 80099ce:	4b6c      	ldr	r3, [pc, #432]	@ (8009b80 <_strtod_l+0x590>)
 80099d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80099d8:	f7f6 fe16 	bl	8000608 <__aeabi_dmul>
 80099dc:	4682      	mov	sl, r0
 80099de:	4638      	mov	r0, r7
 80099e0:	468b      	mov	fp, r1
 80099e2:	f7f6 fd97 	bl	8000514 <__aeabi_ui2d>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	4650      	mov	r0, sl
 80099ec:	4659      	mov	r1, fp
 80099ee:	f7f6 fc55 	bl	800029c <__adddf3>
 80099f2:	2d0f      	cmp	r5, #15
 80099f4:	4682      	mov	sl, r0
 80099f6:	468b      	mov	fp, r1
 80099f8:	ddd5      	ble.n	80099a6 <_strtod_l+0x3b6>
 80099fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099fc:	1b2c      	subs	r4, r5, r4
 80099fe:	441c      	add	r4, r3
 8009a00:	2c00      	cmp	r4, #0
 8009a02:	f340 8093 	ble.w	8009b2c <_strtod_l+0x53c>
 8009a06:	f014 030f 	ands.w	r3, r4, #15
 8009a0a:	d00a      	beq.n	8009a22 <_strtod_l+0x432>
 8009a0c:	495c      	ldr	r1, [pc, #368]	@ (8009b80 <_strtod_l+0x590>)
 8009a0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a12:	4652      	mov	r2, sl
 8009a14:	465b      	mov	r3, fp
 8009a16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a1a:	f7f6 fdf5 	bl	8000608 <__aeabi_dmul>
 8009a1e:	4682      	mov	sl, r0
 8009a20:	468b      	mov	fp, r1
 8009a22:	f034 040f 	bics.w	r4, r4, #15
 8009a26:	d073      	beq.n	8009b10 <_strtod_l+0x520>
 8009a28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009a2c:	dd49      	ble.n	8009ac2 <_strtod_l+0x4d2>
 8009a2e:	2400      	movs	r4, #0
 8009a30:	46a0      	mov	r8, r4
 8009a32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009a34:	46a1      	mov	r9, r4
 8009a36:	9a05      	ldr	r2, [sp, #20]
 8009a38:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009b88 <_strtod_l+0x598>
 8009a3c:	2322      	movs	r3, #34	@ 0x22
 8009a3e:	6013      	str	r3, [r2, #0]
 8009a40:	f04f 0a00 	mov.w	sl, #0
 8009a44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	f43f ae0b 	beq.w	8009662 <_strtod_l+0x72>
 8009a4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a4e:	9805      	ldr	r0, [sp, #20]
 8009a50:	f002 fa00 	bl	800be54 <_Bfree>
 8009a54:	9805      	ldr	r0, [sp, #20]
 8009a56:	4649      	mov	r1, r9
 8009a58:	f002 f9fc 	bl	800be54 <_Bfree>
 8009a5c:	9805      	ldr	r0, [sp, #20]
 8009a5e:	4641      	mov	r1, r8
 8009a60:	f002 f9f8 	bl	800be54 <_Bfree>
 8009a64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009a66:	9805      	ldr	r0, [sp, #20]
 8009a68:	f002 f9f4 	bl	800be54 <_Bfree>
 8009a6c:	9805      	ldr	r0, [sp, #20]
 8009a6e:	4621      	mov	r1, r4
 8009a70:	f002 f9f0 	bl	800be54 <_Bfree>
 8009a74:	e5f5      	b.n	8009662 <_strtod_l+0x72>
 8009a76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	dbbc      	blt.n	80099fa <_strtod_l+0x40a>
 8009a80:	4c3f      	ldr	r4, [pc, #252]	@ (8009b80 <_strtod_l+0x590>)
 8009a82:	f1c5 050f 	rsb	r5, r5, #15
 8009a86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009a8a:	4652      	mov	r2, sl
 8009a8c:	465b      	mov	r3, fp
 8009a8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a92:	f7f6 fdb9 	bl	8000608 <__aeabi_dmul>
 8009a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a98:	1b5d      	subs	r5, r3, r5
 8009a9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009a9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009aa2:	e78f      	b.n	80099c4 <_strtod_l+0x3d4>
 8009aa4:	3316      	adds	r3, #22
 8009aa6:	dba8      	blt.n	80099fa <_strtod_l+0x40a>
 8009aa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aaa:	eba3 0808 	sub.w	r8, r3, r8
 8009aae:	4b34      	ldr	r3, [pc, #208]	@ (8009b80 <_strtod_l+0x590>)
 8009ab0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009ab4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009ab8:	4650      	mov	r0, sl
 8009aba:	4659      	mov	r1, fp
 8009abc:	f7f6 fece 	bl	800085c <__aeabi_ddiv>
 8009ac0:	e782      	b.n	80099c8 <_strtod_l+0x3d8>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	4f2f      	ldr	r7, [pc, #188]	@ (8009b84 <_strtod_l+0x594>)
 8009ac6:	1124      	asrs	r4, r4, #4
 8009ac8:	4650      	mov	r0, sl
 8009aca:	4659      	mov	r1, fp
 8009acc:	461e      	mov	r6, r3
 8009ace:	2c01      	cmp	r4, #1
 8009ad0:	dc21      	bgt.n	8009b16 <_strtod_l+0x526>
 8009ad2:	b10b      	cbz	r3, 8009ad8 <_strtod_l+0x4e8>
 8009ad4:	4682      	mov	sl, r0
 8009ad6:	468b      	mov	fp, r1
 8009ad8:	492a      	ldr	r1, [pc, #168]	@ (8009b84 <_strtod_l+0x594>)
 8009ada:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009ade:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009ae2:	4652      	mov	r2, sl
 8009ae4:	465b      	mov	r3, fp
 8009ae6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009aea:	f7f6 fd8d 	bl	8000608 <__aeabi_dmul>
 8009aee:	4b26      	ldr	r3, [pc, #152]	@ (8009b88 <_strtod_l+0x598>)
 8009af0:	460a      	mov	r2, r1
 8009af2:	400b      	ands	r3, r1
 8009af4:	4925      	ldr	r1, [pc, #148]	@ (8009b8c <_strtod_l+0x59c>)
 8009af6:	428b      	cmp	r3, r1
 8009af8:	4682      	mov	sl, r0
 8009afa:	d898      	bhi.n	8009a2e <_strtod_l+0x43e>
 8009afc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009b00:	428b      	cmp	r3, r1
 8009b02:	bf86      	itte	hi
 8009b04:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009b90 <_strtod_l+0x5a0>
 8009b08:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8009b0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009b10:	2300      	movs	r3, #0
 8009b12:	9308      	str	r3, [sp, #32]
 8009b14:	e076      	b.n	8009c04 <_strtod_l+0x614>
 8009b16:	07e2      	lsls	r2, r4, #31
 8009b18:	d504      	bpl.n	8009b24 <_strtod_l+0x534>
 8009b1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b1e:	f7f6 fd73 	bl	8000608 <__aeabi_dmul>
 8009b22:	2301      	movs	r3, #1
 8009b24:	3601      	adds	r6, #1
 8009b26:	1064      	asrs	r4, r4, #1
 8009b28:	3708      	adds	r7, #8
 8009b2a:	e7d0      	b.n	8009ace <_strtod_l+0x4de>
 8009b2c:	d0f0      	beq.n	8009b10 <_strtod_l+0x520>
 8009b2e:	4264      	negs	r4, r4
 8009b30:	f014 020f 	ands.w	r2, r4, #15
 8009b34:	d00a      	beq.n	8009b4c <_strtod_l+0x55c>
 8009b36:	4b12      	ldr	r3, [pc, #72]	@ (8009b80 <_strtod_l+0x590>)
 8009b38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b3c:	4650      	mov	r0, sl
 8009b3e:	4659      	mov	r1, fp
 8009b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b44:	f7f6 fe8a 	bl	800085c <__aeabi_ddiv>
 8009b48:	4682      	mov	sl, r0
 8009b4a:	468b      	mov	fp, r1
 8009b4c:	1124      	asrs	r4, r4, #4
 8009b4e:	d0df      	beq.n	8009b10 <_strtod_l+0x520>
 8009b50:	2c1f      	cmp	r4, #31
 8009b52:	dd1f      	ble.n	8009b94 <_strtod_l+0x5a4>
 8009b54:	2400      	movs	r4, #0
 8009b56:	46a0      	mov	r8, r4
 8009b58:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009b5a:	46a1      	mov	r9, r4
 8009b5c:	9a05      	ldr	r2, [sp, #20]
 8009b5e:	2322      	movs	r3, #34	@ 0x22
 8009b60:	f04f 0a00 	mov.w	sl, #0
 8009b64:	f04f 0b00 	mov.w	fp, #0
 8009b68:	6013      	str	r3, [r2, #0]
 8009b6a:	e76b      	b.n	8009a44 <_strtod_l+0x454>
 8009b6c:	0800d165 	.word	0x0800d165
 8009b70:	0800d330 	.word	0x0800d330
 8009b74:	0800d15d 	.word	0x0800d15d
 8009b78:	0800d19e 	.word	0x0800d19e
 8009b7c:	0800d32d 	.word	0x0800d32d
 8009b80:	0800d4b8 	.word	0x0800d4b8
 8009b84:	0800d490 	.word	0x0800d490
 8009b88:	7ff00000 	.word	0x7ff00000
 8009b8c:	7ca00000 	.word	0x7ca00000
 8009b90:	7fefffff 	.word	0x7fefffff
 8009b94:	f014 0310 	ands.w	r3, r4, #16
 8009b98:	bf18      	it	ne
 8009b9a:	236a      	movne	r3, #106	@ 0x6a
 8009b9c:	4ea9      	ldr	r6, [pc, #676]	@ (8009e44 <_strtod_l+0x854>)
 8009b9e:	9308      	str	r3, [sp, #32]
 8009ba0:	4650      	mov	r0, sl
 8009ba2:	4659      	mov	r1, fp
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	07e7      	lsls	r7, r4, #31
 8009ba8:	d504      	bpl.n	8009bb4 <_strtod_l+0x5c4>
 8009baa:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009bae:	f7f6 fd2b 	bl	8000608 <__aeabi_dmul>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	1064      	asrs	r4, r4, #1
 8009bb6:	f106 0608 	add.w	r6, r6, #8
 8009bba:	d1f4      	bne.n	8009ba6 <_strtod_l+0x5b6>
 8009bbc:	b10b      	cbz	r3, 8009bc2 <_strtod_l+0x5d2>
 8009bbe:	4682      	mov	sl, r0
 8009bc0:	468b      	mov	fp, r1
 8009bc2:	9b08      	ldr	r3, [sp, #32]
 8009bc4:	b1b3      	cbz	r3, 8009bf4 <_strtod_l+0x604>
 8009bc6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009bca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	4659      	mov	r1, fp
 8009bd2:	dd0f      	ble.n	8009bf4 <_strtod_l+0x604>
 8009bd4:	2b1f      	cmp	r3, #31
 8009bd6:	dd56      	ble.n	8009c86 <_strtod_l+0x696>
 8009bd8:	2b34      	cmp	r3, #52	@ 0x34
 8009bda:	bfde      	ittt	le
 8009bdc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8009be0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009be4:	4093      	lslle	r3, r2
 8009be6:	f04f 0a00 	mov.w	sl, #0
 8009bea:	bfcc      	ite	gt
 8009bec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009bf0:	ea03 0b01 	andle.w	fp, r3, r1
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	4650      	mov	r0, sl
 8009bfa:	4659      	mov	r1, fp
 8009bfc:	f7f6 ff6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d1a7      	bne.n	8009b54 <_strtod_l+0x564>
 8009c04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009c0a:	9805      	ldr	r0, [sp, #20]
 8009c0c:	462b      	mov	r3, r5
 8009c0e:	464a      	mov	r2, r9
 8009c10:	f002 f988 	bl	800bf24 <__s2b>
 8009c14:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009c16:	2800      	cmp	r0, #0
 8009c18:	f43f af09 	beq.w	8009a2e <_strtod_l+0x43e>
 8009c1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c20:	2a00      	cmp	r2, #0
 8009c22:	eba3 0308 	sub.w	r3, r3, r8
 8009c26:	bfa8      	it	ge
 8009c28:	2300      	movge	r3, #0
 8009c2a:	9312      	str	r3, [sp, #72]	@ 0x48
 8009c2c:	2400      	movs	r4, #0
 8009c2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009c32:	9316      	str	r3, [sp, #88]	@ 0x58
 8009c34:	46a0      	mov	r8, r4
 8009c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c38:	9805      	ldr	r0, [sp, #20]
 8009c3a:	6859      	ldr	r1, [r3, #4]
 8009c3c:	f002 f8ca 	bl	800bdd4 <_Balloc>
 8009c40:	4681      	mov	r9, r0
 8009c42:	2800      	cmp	r0, #0
 8009c44:	f43f aef7 	beq.w	8009a36 <_strtod_l+0x446>
 8009c48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c4a:	691a      	ldr	r2, [r3, #16]
 8009c4c:	3202      	adds	r2, #2
 8009c4e:	f103 010c 	add.w	r1, r3, #12
 8009c52:	0092      	lsls	r2, r2, #2
 8009c54:	300c      	adds	r0, #12
 8009c56:	f000 fbf9 	bl	800a44c <memcpy>
 8009c5a:	ec4b ab10 	vmov	d0, sl, fp
 8009c5e:	9805      	ldr	r0, [sp, #20]
 8009c60:	aa1c      	add	r2, sp, #112	@ 0x70
 8009c62:	a91b      	add	r1, sp, #108	@ 0x6c
 8009c64:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009c68:	f002 fc90 	bl	800c58c <__d2b>
 8009c6c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	f43f aee1 	beq.w	8009a36 <_strtod_l+0x446>
 8009c74:	9805      	ldr	r0, [sp, #20]
 8009c76:	2101      	movs	r1, #1
 8009c78:	f002 f9ea 	bl	800c050 <__i2b>
 8009c7c:	4680      	mov	r8, r0
 8009c7e:	b948      	cbnz	r0, 8009c94 <_strtod_l+0x6a4>
 8009c80:	f04f 0800 	mov.w	r8, #0
 8009c84:	e6d7      	b.n	8009a36 <_strtod_l+0x446>
 8009c86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8009c8e:	ea03 0a0a 	and.w	sl, r3, sl
 8009c92:	e7af      	b.n	8009bf4 <_strtod_l+0x604>
 8009c94:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009c96:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009c98:	2d00      	cmp	r5, #0
 8009c9a:	bfab      	itete	ge
 8009c9c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009c9e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009ca0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009ca2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009ca4:	bfac      	ite	ge
 8009ca6:	18ef      	addge	r7, r5, r3
 8009ca8:	1b5e      	sublt	r6, r3, r5
 8009caa:	9b08      	ldr	r3, [sp, #32]
 8009cac:	1aed      	subs	r5, r5, r3
 8009cae:	4415      	add	r5, r2
 8009cb0:	4b65      	ldr	r3, [pc, #404]	@ (8009e48 <_strtod_l+0x858>)
 8009cb2:	3d01      	subs	r5, #1
 8009cb4:	429d      	cmp	r5, r3
 8009cb6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009cba:	da50      	bge.n	8009d5e <_strtod_l+0x76e>
 8009cbc:	1b5b      	subs	r3, r3, r5
 8009cbe:	2b1f      	cmp	r3, #31
 8009cc0:	eba2 0203 	sub.w	r2, r2, r3
 8009cc4:	f04f 0101 	mov.w	r1, #1
 8009cc8:	dc3d      	bgt.n	8009d46 <_strtod_l+0x756>
 8009cca:	fa01 f303 	lsl.w	r3, r1, r3
 8009cce:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009cd4:	18bd      	adds	r5, r7, r2
 8009cd6:	9b08      	ldr	r3, [sp, #32]
 8009cd8:	42af      	cmp	r7, r5
 8009cda:	4416      	add	r6, r2
 8009cdc:	441e      	add	r6, r3
 8009cde:	463b      	mov	r3, r7
 8009ce0:	bfa8      	it	ge
 8009ce2:	462b      	movge	r3, r5
 8009ce4:	42b3      	cmp	r3, r6
 8009ce6:	bfa8      	it	ge
 8009ce8:	4633      	movge	r3, r6
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	bfc2      	ittt	gt
 8009cee:	1aed      	subgt	r5, r5, r3
 8009cf0:	1af6      	subgt	r6, r6, r3
 8009cf2:	1aff      	subgt	r7, r7, r3
 8009cf4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	dd16      	ble.n	8009d28 <_strtod_l+0x738>
 8009cfa:	4641      	mov	r1, r8
 8009cfc:	9805      	ldr	r0, [sp, #20]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	f002 fa5e 	bl	800c1c0 <__pow5mult>
 8009d04:	4680      	mov	r8, r0
 8009d06:	2800      	cmp	r0, #0
 8009d08:	d0ba      	beq.n	8009c80 <_strtod_l+0x690>
 8009d0a:	4601      	mov	r1, r0
 8009d0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009d0e:	9805      	ldr	r0, [sp, #20]
 8009d10:	f002 f9b4 	bl	800c07c <__multiply>
 8009d14:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d16:	2800      	cmp	r0, #0
 8009d18:	f43f ae8d 	beq.w	8009a36 <_strtod_l+0x446>
 8009d1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d1e:	9805      	ldr	r0, [sp, #20]
 8009d20:	f002 f898 	bl	800be54 <_Bfree>
 8009d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d26:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d28:	2d00      	cmp	r5, #0
 8009d2a:	dc1d      	bgt.n	8009d68 <_strtod_l+0x778>
 8009d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	dd23      	ble.n	8009d7a <_strtod_l+0x78a>
 8009d32:	4649      	mov	r1, r9
 8009d34:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009d36:	9805      	ldr	r0, [sp, #20]
 8009d38:	f002 fa42 	bl	800c1c0 <__pow5mult>
 8009d3c:	4681      	mov	r9, r0
 8009d3e:	b9e0      	cbnz	r0, 8009d7a <_strtod_l+0x78a>
 8009d40:	f04f 0900 	mov.w	r9, #0
 8009d44:	e677      	b.n	8009a36 <_strtod_l+0x446>
 8009d46:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009d4a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009d4e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009d52:	35e2      	adds	r5, #226	@ 0xe2
 8009d54:	fa01 f305 	lsl.w	r3, r1, r5
 8009d58:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d5a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009d5c:	e7ba      	b.n	8009cd4 <_strtod_l+0x6e4>
 8009d5e:	2300      	movs	r3, #0
 8009d60:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d62:	2301      	movs	r3, #1
 8009d64:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d66:	e7b5      	b.n	8009cd4 <_strtod_l+0x6e4>
 8009d68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d6a:	9805      	ldr	r0, [sp, #20]
 8009d6c:	462a      	mov	r2, r5
 8009d6e:	f002 fa81 	bl	800c274 <__lshift>
 8009d72:	901a      	str	r0, [sp, #104]	@ 0x68
 8009d74:	2800      	cmp	r0, #0
 8009d76:	d1d9      	bne.n	8009d2c <_strtod_l+0x73c>
 8009d78:	e65d      	b.n	8009a36 <_strtod_l+0x446>
 8009d7a:	2e00      	cmp	r6, #0
 8009d7c:	dd07      	ble.n	8009d8e <_strtod_l+0x79e>
 8009d7e:	4649      	mov	r1, r9
 8009d80:	9805      	ldr	r0, [sp, #20]
 8009d82:	4632      	mov	r2, r6
 8009d84:	f002 fa76 	bl	800c274 <__lshift>
 8009d88:	4681      	mov	r9, r0
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	d0d8      	beq.n	8009d40 <_strtod_l+0x750>
 8009d8e:	2f00      	cmp	r7, #0
 8009d90:	dd08      	ble.n	8009da4 <_strtod_l+0x7b4>
 8009d92:	4641      	mov	r1, r8
 8009d94:	9805      	ldr	r0, [sp, #20]
 8009d96:	463a      	mov	r2, r7
 8009d98:	f002 fa6c 	bl	800c274 <__lshift>
 8009d9c:	4680      	mov	r8, r0
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	f43f ae49 	beq.w	8009a36 <_strtod_l+0x446>
 8009da4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009da6:	9805      	ldr	r0, [sp, #20]
 8009da8:	464a      	mov	r2, r9
 8009daa:	f002 faeb 	bl	800c384 <__mdiff>
 8009dae:	4604      	mov	r4, r0
 8009db0:	2800      	cmp	r0, #0
 8009db2:	f43f ae40 	beq.w	8009a36 <_strtod_l+0x446>
 8009db6:	68c3      	ldr	r3, [r0, #12]
 8009db8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009dba:	2300      	movs	r3, #0
 8009dbc:	60c3      	str	r3, [r0, #12]
 8009dbe:	4641      	mov	r1, r8
 8009dc0:	f002 fac4 	bl	800c34c <__mcmp>
 8009dc4:	2800      	cmp	r0, #0
 8009dc6:	da45      	bge.n	8009e54 <_strtod_l+0x864>
 8009dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dca:	ea53 030a 	orrs.w	r3, r3, sl
 8009dce:	d16b      	bne.n	8009ea8 <_strtod_l+0x8b8>
 8009dd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d167      	bne.n	8009ea8 <_strtod_l+0x8b8>
 8009dd8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ddc:	0d1b      	lsrs	r3, r3, #20
 8009dde:	051b      	lsls	r3, r3, #20
 8009de0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009de4:	d960      	bls.n	8009ea8 <_strtod_l+0x8b8>
 8009de6:	6963      	ldr	r3, [r4, #20]
 8009de8:	b913      	cbnz	r3, 8009df0 <_strtod_l+0x800>
 8009dea:	6923      	ldr	r3, [r4, #16]
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	dd5b      	ble.n	8009ea8 <_strtod_l+0x8b8>
 8009df0:	4621      	mov	r1, r4
 8009df2:	2201      	movs	r2, #1
 8009df4:	9805      	ldr	r0, [sp, #20]
 8009df6:	f002 fa3d 	bl	800c274 <__lshift>
 8009dfa:	4641      	mov	r1, r8
 8009dfc:	4604      	mov	r4, r0
 8009dfe:	f002 faa5 	bl	800c34c <__mcmp>
 8009e02:	2800      	cmp	r0, #0
 8009e04:	dd50      	ble.n	8009ea8 <_strtod_l+0x8b8>
 8009e06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e0a:	9a08      	ldr	r2, [sp, #32]
 8009e0c:	0d1b      	lsrs	r3, r3, #20
 8009e0e:	051b      	lsls	r3, r3, #20
 8009e10:	2a00      	cmp	r2, #0
 8009e12:	d06a      	beq.n	8009eea <_strtod_l+0x8fa>
 8009e14:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e18:	d867      	bhi.n	8009eea <_strtod_l+0x8fa>
 8009e1a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009e1e:	f67f ae9d 	bls.w	8009b5c <_strtod_l+0x56c>
 8009e22:	4b0a      	ldr	r3, [pc, #40]	@ (8009e4c <_strtod_l+0x85c>)
 8009e24:	4650      	mov	r0, sl
 8009e26:	4659      	mov	r1, fp
 8009e28:	2200      	movs	r2, #0
 8009e2a:	f7f6 fbed 	bl	8000608 <__aeabi_dmul>
 8009e2e:	4b08      	ldr	r3, [pc, #32]	@ (8009e50 <_strtod_l+0x860>)
 8009e30:	400b      	ands	r3, r1
 8009e32:	4682      	mov	sl, r0
 8009e34:	468b      	mov	fp, r1
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f47f ae08 	bne.w	8009a4c <_strtod_l+0x45c>
 8009e3c:	9a05      	ldr	r2, [sp, #20]
 8009e3e:	2322      	movs	r3, #34	@ 0x22
 8009e40:	6013      	str	r3, [r2, #0]
 8009e42:	e603      	b.n	8009a4c <_strtod_l+0x45c>
 8009e44:	0800d358 	.word	0x0800d358
 8009e48:	fffffc02 	.word	0xfffffc02
 8009e4c:	39500000 	.word	0x39500000
 8009e50:	7ff00000 	.word	0x7ff00000
 8009e54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009e58:	d165      	bne.n	8009f26 <_strtod_l+0x936>
 8009e5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009e5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e60:	b35a      	cbz	r2, 8009eba <_strtod_l+0x8ca>
 8009e62:	4a9f      	ldr	r2, [pc, #636]	@ (800a0e0 <_strtod_l+0xaf0>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d12b      	bne.n	8009ec0 <_strtod_l+0x8d0>
 8009e68:	9b08      	ldr	r3, [sp, #32]
 8009e6a:	4651      	mov	r1, sl
 8009e6c:	b303      	cbz	r3, 8009eb0 <_strtod_l+0x8c0>
 8009e6e:	4b9d      	ldr	r3, [pc, #628]	@ (800a0e4 <_strtod_l+0xaf4>)
 8009e70:	465a      	mov	r2, fp
 8009e72:	4013      	ands	r3, r2
 8009e74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009e78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e7c:	d81b      	bhi.n	8009eb6 <_strtod_l+0x8c6>
 8009e7e:	0d1b      	lsrs	r3, r3, #20
 8009e80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009e84:	fa02 f303 	lsl.w	r3, r2, r3
 8009e88:	4299      	cmp	r1, r3
 8009e8a:	d119      	bne.n	8009ec0 <_strtod_l+0x8d0>
 8009e8c:	4b96      	ldr	r3, [pc, #600]	@ (800a0e8 <_strtod_l+0xaf8>)
 8009e8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d102      	bne.n	8009e9a <_strtod_l+0x8aa>
 8009e94:	3101      	adds	r1, #1
 8009e96:	f43f adce 	beq.w	8009a36 <_strtod_l+0x446>
 8009e9a:	4b92      	ldr	r3, [pc, #584]	@ (800a0e4 <_strtod_l+0xaf4>)
 8009e9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e9e:	401a      	ands	r2, r3
 8009ea0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009ea4:	f04f 0a00 	mov.w	sl, #0
 8009ea8:	9b08      	ldr	r3, [sp, #32]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1b9      	bne.n	8009e22 <_strtod_l+0x832>
 8009eae:	e5cd      	b.n	8009a4c <_strtod_l+0x45c>
 8009eb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009eb4:	e7e8      	b.n	8009e88 <_strtod_l+0x898>
 8009eb6:	4613      	mov	r3, r2
 8009eb8:	e7e6      	b.n	8009e88 <_strtod_l+0x898>
 8009eba:	ea53 030a 	orrs.w	r3, r3, sl
 8009ebe:	d0a2      	beq.n	8009e06 <_strtod_l+0x816>
 8009ec0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ec2:	b1db      	cbz	r3, 8009efc <_strtod_l+0x90c>
 8009ec4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ec6:	4213      	tst	r3, r2
 8009ec8:	d0ee      	beq.n	8009ea8 <_strtod_l+0x8b8>
 8009eca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ecc:	9a08      	ldr	r2, [sp, #32]
 8009ece:	4650      	mov	r0, sl
 8009ed0:	4659      	mov	r1, fp
 8009ed2:	b1bb      	cbz	r3, 8009f04 <_strtod_l+0x914>
 8009ed4:	f7ff fb6c 	bl	80095b0 <sulp>
 8009ed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009edc:	ec53 2b10 	vmov	r2, r3, d0
 8009ee0:	f7f6 f9dc 	bl	800029c <__adddf3>
 8009ee4:	4682      	mov	sl, r0
 8009ee6:	468b      	mov	fp, r1
 8009ee8:	e7de      	b.n	8009ea8 <_strtod_l+0x8b8>
 8009eea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009eee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009ef2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009ef6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009efa:	e7d5      	b.n	8009ea8 <_strtod_l+0x8b8>
 8009efc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009efe:	ea13 0f0a 	tst.w	r3, sl
 8009f02:	e7e1      	b.n	8009ec8 <_strtod_l+0x8d8>
 8009f04:	f7ff fb54 	bl	80095b0 <sulp>
 8009f08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f0c:	ec53 2b10 	vmov	r2, r3, d0
 8009f10:	f7f6 f9c2 	bl	8000298 <__aeabi_dsub>
 8009f14:	2200      	movs	r2, #0
 8009f16:	2300      	movs	r3, #0
 8009f18:	4682      	mov	sl, r0
 8009f1a:	468b      	mov	fp, r1
 8009f1c:	f7f6 fddc 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f20:	2800      	cmp	r0, #0
 8009f22:	d0c1      	beq.n	8009ea8 <_strtod_l+0x8b8>
 8009f24:	e61a      	b.n	8009b5c <_strtod_l+0x56c>
 8009f26:	4641      	mov	r1, r8
 8009f28:	4620      	mov	r0, r4
 8009f2a:	f002 fb87 	bl	800c63c <__ratio>
 8009f2e:	ec57 6b10 	vmov	r6, r7, d0
 8009f32:	2200      	movs	r2, #0
 8009f34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009f38:	4630      	mov	r0, r6
 8009f3a:	4639      	mov	r1, r7
 8009f3c:	f7f6 fde0 	bl	8000b00 <__aeabi_dcmple>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	d06f      	beq.n	800a024 <_strtod_l+0xa34>
 8009f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d17a      	bne.n	800a040 <_strtod_l+0xa50>
 8009f4a:	f1ba 0f00 	cmp.w	sl, #0
 8009f4e:	d158      	bne.n	800a002 <_strtod_l+0xa12>
 8009f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d15a      	bne.n	800a010 <_strtod_l+0xa20>
 8009f5a:	4b64      	ldr	r3, [pc, #400]	@ (800a0ec <_strtod_l+0xafc>)
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	4630      	mov	r0, r6
 8009f60:	4639      	mov	r1, r7
 8009f62:	f7f6 fdc3 	bl	8000aec <__aeabi_dcmplt>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	d159      	bne.n	800a01e <_strtod_l+0xa2e>
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	4639      	mov	r1, r7
 8009f6e:	4b60      	ldr	r3, [pc, #384]	@ (800a0f0 <_strtod_l+0xb00>)
 8009f70:	2200      	movs	r2, #0
 8009f72:	f7f6 fb49 	bl	8000608 <__aeabi_dmul>
 8009f76:	4606      	mov	r6, r0
 8009f78:	460f      	mov	r7, r1
 8009f7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009f7e:	9606      	str	r6, [sp, #24]
 8009f80:	9307      	str	r3, [sp, #28]
 8009f82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009f86:	4d57      	ldr	r5, [pc, #348]	@ (800a0e4 <_strtod_l+0xaf4>)
 8009f88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009f8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f8e:	401d      	ands	r5, r3
 8009f90:	4b58      	ldr	r3, [pc, #352]	@ (800a0f4 <_strtod_l+0xb04>)
 8009f92:	429d      	cmp	r5, r3
 8009f94:	f040 80b2 	bne.w	800a0fc <_strtod_l+0xb0c>
 8009f98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009f9e:	ec4b ab10 	vmov	d0, sl, fp
 8009fa2:	f002 fa83 	bl	800c4ac <__ulp>
 8009fa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009faa:	ec51 0b10 	vmov	r0, r1, d0
 8009fae:	f7f6 fb2b 	bl	8000608 <__aeabi_dmul>
 8009fb2:	4652      	mov	r2, sl
 8009fb4:	465b      	mov	r3, fp
 8009fb6:	f7f6 f971 	bl	800029c <__adddf3>
 8009fba:	460b      	mov	r3, r1
 8009fbc:	4949      	ldr	r1, [pc, #292]	@ (800a0e4 <_strtod_l+0xaf4>)
 8009fbe:	4a4e      	ldr	r2, [pc, #312]	@ (800a0f8 <_strtod_l+0xb08>)
 8009fc0:	4019      	ands	r1, r3
 8009fc2:	4291      	cmp	r1, r2
 8009fc4:	4682      	mov	sl, r0
 8009fc6:	d942      	bls.n	800a04e <_strtod_l+0xa5e>
 8009fc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009fca:	4b47      	ldr	r3, [pc, #284]	@ (800a0e8 <_strtod_l+0xaf8>)
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d103      	bne.n	8009fd8 <_strtod_l+0x9e8>
 8009fd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	f43f ad2f 	beq.w	8009a36 <_strtod_l+0x446>
 8009fd8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a0e8 <_strtod_l+0xaf8>
 8009fdc:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009fe0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fe2:	9805      	ldr	r0, [sp, #20]
 8009fe4:	f001 ff36 	bl	800be54 <_Bfree>
 8009fe8:	9805      	ldr	r0, [sp, #20]
 8009fea:	4649      	mov	r1, r9
 8009fec:	f001 ff32 	bl	800be54 <_Bfree>
 8009ff0:	9805      	ldr	r0, [sp, #20]
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	f001 ff2e 	bl	800be54 <_Bfree>
 8009ff8:	9805      	ldr	r0, [sp, #20]
 8009ffa:	4621      	mov	r1, r4
 8009ffc:	f001 ff2a 	bl	800be54 <_Bfree>
 800a000:	e619      	b.n	8009c36 <_strtod_l+0x646>
 800a002:	f1ba 0f01 	cmp.w	sl, #1
 800a006:	d103      	bne.n	800a010 <_strtod_l+0xa20>
 800a008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f43f ada6 	beq.w	8009b5c <_strtod_l+0x56c>
 800a010:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a0c0 <_strtod_l+0xad0>
 800a014:	4f35      	ldr	r7, [pc, #212]	@ (800a0ec <_strtod_l+0xafc>)
 800a016:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a01a:	2600      	movs	r6, #0
 800a01c:	e7b1      	b.n	8009f82 <_strtod_l+0x992>
 800a01e:	4f34      	ldr	r7, [pc, #208]	@ (800a0f0 <_strtod_l+0xb00>)
 800a020:	2600      	movs	r6, #0
 800a022:	e7aa      	b.n	8009f7a <_strtod_l+0x98a>
 800a024:	4b32      	ldr	r3, [pc, #200]	@ (800a0f0 <_strtod_l+0xb00>)
 800a026:	4630      	mov	r0, r6
 800a028:	4639      	mov	r1, r7
 800a02a:	2200      	movs	r2, #0
 800a02c:	f7f6 faec 	bl	8000608 <__aeabi_dmul>
 800a030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a032:	4606      	mov	r6, r0
 800a034:	460f      	mov	r7, r1
 800a036:	2b00      	cmp	r3, #0
 800a038:	d09f      	beq.n	8009f7a <_strtod_l+0x98a>
 800a03a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a03e:	e7a0      	b.n	8009f82 <_strtod_l+0x992>
 800a040:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a0c8 <_strtod_l+0xad8>
 800a044:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a048:	ec57 6b17 	vmov	r6, r7, d7
 800a04c:	e799      	b.n	8009f82 <_strtod_l+0x992>
 800a04e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a052:	9b08      	ldr	r3, [sp, #32]
 800a054:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1c1      	bne.n	8009fe0 <_strtod_l+0x9f0>
 800a05c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a060:	0d1b      	lsrs	r3, r3, #20
 800a062:	051b      	lsls	r3, r3, #20
 800a064:	429d      	cmp	r5, r3
 800a066:	d1bb      	bne.n	8009fe0 <_strtod_l+0x9f0>
 800a068:	4630      	mov	r0, r6
 800a06a:	4639      	mov	r1, r7
 800a06c:	f7f6 fe2c 	bl	8000cc8 <__aeabi_d2lz>
 800a070:	f7f6 fa9c 	bl	80005ac <__aeabi_l2d>
 800a074:	4602      	mov	r2, r0
 800a076:	460b      	mov	r3, r1
 800a078:	4630      	mov	r0, r6
 800a07a:	4639      	mov	r1, r7
 800a07c:	f7f6 f90c 	bl	8000298 <__aeabi_dsub>
 800a080:	460b      	mov	r3, r1
 800a082:	4602      	mov	r2, r0
 800a084:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a088:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a08e:	ea46 060a 	orr.w	r6, r6, sl
 800a092:	431e      	orrs	r6, r3
 800a094:	d06f      	beq.n	800a176 <_strtod_l+0xb86>
 800a096:	a30e      	add	r3, pc, #56	@ (adr r3, 800a0d0 <_strtod_l+0xae0>)
 800a098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09c:	f7f6 fd26 	bl	8000aec <__aeabi_dcmplt>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	f47f acd3 	bne.w	8009a4c <_strtod_l+0x45c>
 800a0a6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a0d8 <_strtod_l+0xae8>)
 800a0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0b0:	f7f6 fd3a 	bl	8000b28 <__aeabi_dcmpgt>
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	d093      	beq.n	8009fe0 <_strtod_l+0x9f0>
 800a0b8:	e4c8      	b.n	8009a4c <_strtod_l+0x45c>
 800a0ba:	bf00      	nop
 800a0bc:	f3af 8000 	nop.w
 800a0c0:	00000000 	.word	0x00000000
 800a0c4:	bff00000 	.word	0xbff00000
 800a0c8:	00000000 	.word	0x00000000
 800a0cc:	3ff00000 	.word	0x3ff00000
 800a0d0:	94a03595 	.word	0x94a03595
 800a0d4:	3fdfffff 	.word	0x3fdfffff
 800a0d8:	35afe535 	.word	0x35afe535
 800a0dc:	3fe00000 	.word	0x3fe00000
 800a0e0:	000fffff 	.word	0x000fffff
 800a0e4:	7ff00000 	.word	0x7ff00000
 800a0e8:	7fefffff 	.word	0x7fefffff
 800a0ec:	3ff00000 	.word	0x3ff00000
 800a0f0:	3fe00000 	.word	0x3fe00000
 800a0f4:	7fe00000 	.word	0x7fe00000
 800a0f8:	7c9fffff 	.word	0x7c9fffff
 800a0fc:	9b08      	ldr	r3, [sp, #32]
 800a0fe:	b323      	cbz	r3, 800a14a <_strtod_l+0xb5a>
 800a100:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a104:	d821      	bhi.n	800a14a <_strtod_l+0xb5a>
 800a106:	a328      	add	r3, pc, #160	@ (adr r3, 800a1a8 <_strtod_l+0xbb8>)
 800a108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10c:	4630      	mov	r0, r6
 800a10e:	4639      	mov	r1, r7
 800a110:	f7f6 fcf6 	bl	8000b00 <__aeabi_dcmple>
 800a114:	b1a0      	cbz	r0, 800a140 <_strtod_l+0xb50>
 800a116:	4639      	mov	r1, r7
 800a118:	4630      	mov	r0, r6
 800a11a:	f7f6 fd4d 	bl	8000bb8 <__aeabi_d2uiz>
 800a11e:	2801      	cmp	r0, #1
 800a120:	bf38      	it	cc
 800a122:	2001      	movcc	r0, #1
 800a124:	f7f6 f9f6 	bl	8000514 <__aeabi_ui2d>
 800a128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a12a:	4606      	mov	r6, r0
 800a12c:	460f      	mov	r7, r1
 800a12e:	b9fb      	cbnz	r3, 800a170 <_strtod_l+0xb80>
 800a130:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a134:	9014      	str	r0, [sp, #80]	@ 0x50
 800a136:	9315      	str	r3, [sp, #84]	@ 0x54
 800a138:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a13c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a140:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a142:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a146:	1b5b      	subs	r3, r3, r5
 800a148:	9311      	str	r3, [sp, #68]	@ 0x44
 800a14a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a14e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a152:	f002 f9ab 	bl	800c4ac <__ulp>
 800a156:	4650      	mov	r0, sl
 800a158:	ec53 2b10 	vmov	r2, r3, d0
 800a15c:	4659      	mov	r1, fp
 800a15e:	f7f6 fa53 	bl	8000608 <__aeabi_dmul>
 800a162:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a166:	f7f6 f899 	bl	800029c <__adddf3>
 800a16a:	4682      	mov	sl, r0
 800a16c:	468b      	mov	fp, r1
 800a16e:	e770      	b.n	800a052 <_strtod_l+0xa62>
 800a170:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a174:	e7e0      	b.n	800a138 <_strtod_l+0xb48>
 800a176:	a30e      	add	r3, pc, #56	@ (adr r3, 800a1b0 <_strtod_l+0xbc0>)
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	f7f6 fcb6 	bl	8000aec <__aeabi_dcmplt>
 800a180:	e798      	b.n	800a0b4 <_strtod_l+0xac4>
 800a182:	2300      	movs	r3, #0
 800a184:	930e      	str	r3, [sp, #56]	@ 0x38
 800a186:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a188:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a18a:	6013      	str	r3, [r2, #0]
 800a18c:	f7ff ba6d 	b.w	800966a <_strtod_l+0x7a>
 800a190:	2a65      	cmp	r2, #101	@ 0x65
 800a192:	f43f ab68 	beq.w	8009866 <_strtod_l+0x276>
 800a196:	2a45      	cmp	r2, #69	@ 0x45
 800a198:	f43f ab65 	beq.w	8009866 <_strtod_l+0x276>
 800a19c:	2301      	movs	r3, #1
 800a19e:	f7ff bba0 	b.w	80098e2 <_strtod_l+0x2f2>
 800a1a2:	bf00      	nop
 800a1a4:	f3af 8000 	nop.w
 800a1a8:	ffc00000 	.word	0xffc00000
 800a1ac:	41dfffff 	.word	0x41dfffff
 800a1b0:	94a03595 	.word	0x94a03595
 800a1b4:	3fcfffff 	.word	0x3fcfffff

0800a1b8 <_strtod_r>:
 800a1b8:	4b01      	ldr	r3, [pc, #4]	@ (800a1c0 <_strtod_r+0x8>)
 800a1ba:	f7ff ba19 	b.w	80095f0 <_strtod_l>
 800a1be:	bf00      	nop
 800a1c0:	2000001c 	.word	0x2000001c

0800a1c4 <_strtol_l.isra.0>:
 800a1c4:	2b24      	cmp	r3, #36	@ 0x24
 800a1c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1ca:	4686      	mov	lr, r0
 800a1cc:	4690      	mov	r8, r2
 800a1ce:	d801      	bhi.n	800a1d4 <_strtol_l.isra.0+0x10>
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d106      	bne.n	800a1e2 <_strtol_l.isra.0+0x1e>
 800a1d4:	f000 f8aa 	bl	800a32c <__errno>
 800a1d8:	2316      	movs	r3, #22
 800a1da:	6003      	str	r3, [r0, #0]
 800a1dc:	2000      	movs	r0, #0
 800a1de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1e2:	4834      	ldr	r0, [pc, #208]	@ (800a2b4 <_strtol_l.isra.0+0xf0>)
 800a1e4:	460d      	mov	r5, r1
 800a1e6:	462a      	mov	r2, r5
 800a1e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1ec:	5d06      	ldrb	r6, [r0, r4]
 800a1ee:	f016 0608 	ands.w	r6, r6, #8
 800a1f2:	d1f8      	bne.n	800a1e6 <_strtol_l.isra.0+0x22>
 800a1f4:	2c2d      	cmp	r4, #45	@ 0x2d
 800a1f6:	d110      	bne.n	800a21a <_strtol_l.isra.0+0x56>
 800a1f8:	782c      	ldrb	r4, [r5, #0]
 800a1fa:	2601      	movs	r6, #1
 800a1fc:	1c95      	adds	r5, r2, #2
 800a1fe:	f033 0210 	bics.w	r2, r3, #16
 800a202:	d115      	bne.n	800a230 <_strtol_l.isra.0+0x6c>
 800a204:	2c30      	cmp	r4, #48	@ 0x30
 800a206:	d10d      	bne.n	800a224 <_strtol_l.isra.0+0x60>
 800a208:	782a      	ldrb	r2, [r5, #0]
 800a20a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a20e:	2a58      	cmp	r2, #88	@ 0x58
 800a210:	d108      	bne.n	800a224 <_strtol_l.isra.0+0x60>
 800a212:	786c      	ldrb	r4, [r5, #1]
 800a214:	3502      	adds	r5, #2
 800a216:	2310      	movs	r3, #16
 800a218:	e00a      	b.n	800a230 <_strtol_l.isra.0+0x6c>
 800a21a:	2c2b      	cmp	r4, #43	@ 0x2b
 800a21c:	bf04      	itt	eq
 800a21e:	782c      	ldrbeq	r4, [r5, #0]
 800a220:	1c95      	addeq	r5, r2, #2
 800a222:	e7ec      	b.n	800a1fe <_strtol_l.isra.0+0x3a>
 800a224:	2b00      	cmp	r3, #0
 800a226:	d1f6      	bne.n	800a216 <_strtol_l.isra.0+0x52>
 800a228:	2c30      	cmp	r4, #48	@ 0x30
 800a22a:	bf14      	ite	ne
 800a22c:	230a      	movne	r3, #10
 800a22e:	2308      	moveq	r3, #8
 800a230:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a234:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a238:	2200      	movs	r2, #0
 800a23a:	fbbc f9f3 	udiv	r9, ip, r3
 800a23e:	4610      	mov	r0, r2
 800a240:	fb03 ca19 	mls	sl, r3, r9, ip
 800a244:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a248:	2f09      	cmp	r7, #9
 800a24a:	d80f      	bhi.n	800a26c <_strtol_l.isra.0+0xa8>
 800a24c:	463c      	mov	r4, r7
 800a24e:	42a3      	cmp	r3, r4
 800a250:	dd1b      	ble.n	800a28a <_strtol_l.isra.0+0xc6>
 800a252:	1c57      	adds	r7, r2, #1
 800a254:	d007      	beq.n	800a266 <_strtol_l.isra.0+0xa2>
 800a256:	4581      	cmp	r9, r0
 800a258:	d314      	bcc.n	800a284 <_strtol_l.isra.0+0xc0>
 800a25a:	d101      	bne.n	800a260 <_strtol_l.isra.0+0x9c>
 800a25c:	45a2      	cmp	sl, r4
 800a25e:	db11      	blt.n	800a284 <_strtol_l.isra.0+0xc0>
 800a260:	fb00 4003 	mla	r0, r0, r3, r4
 800a264:	2201      	movs	r2, #1
 800a266:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a26a:	e7eb      	b.n	800a244 <_strtol_l.isra.0+0x80>
 800a26c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a270:	2f19      	cmp	r7, #25
 800a272:	d801      	bhi.n	800a278 <_strtol_l.isra.0+0xb4>
 800a274:	3c37      	subs	r4, #55	@ 0x37
 800a276:	e7ea      	b.n	800a24e <_strtol_l.isra.0+0x8a>
 800a278:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a27c:	2f19      	cmp	r7, #25
 800a27e:	d804      	bhi.n	800a28a <_strtol_l.isra.0+0xc6>
 800a280:	3c57      	subs	r4, #87	@ 0x57
 800a282:	e7e4      	b.n	800a24e <_strtol_l.isra.0+0x8a>
 800a284:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a288:	e7ed      	b.n	800a266 <_strtol_l.isra.0+0xa2>
 800a28a:	1c53      	adds	r3, r2, #1
 800a28c:	d108      	bne.n	800a2a0 <_strtol_l.isra.0+0xdc>
 800a28e:	2322      	movs	r3, #34	@ 0x22
 800a290:	f8ce 3000 	str.w	r3, [lr]
 800a294:	4660      	mov	r0, ip
 800a296:	f1b8 0f00 	cmp.w	r8, #0
 800a29a:	d0a0      	beq.n	800a1de <_strtol_l.isra.0+0x1a>
 800a29c:	1e69      	subs	r1, r5, #1
 800a29e:	e006      	b.n	800a2ae <_strtol_l.isra.0+0xea>
 800a2a0:	b106      	cbz	r6, 800a2a4 <_strtol_l.isra.0+0xe0>
 800a2a2:	4240      	negs	r0, r0
 800a2a4:	f1b8 0f00 	cmp.w	r8, #0
 800a2a8:	d099      	beq.n	800a1de <_strtol_l.isra.0+0x1a>
 800a2aa:	2a00      	cmp	r2, #0
 800a2ac:	d1f6      	bne.n	800a29c <_strtol_l.isra.0+0xd8>
 800a2ae:	f8c8 1000 	str.w	r1, [r8]
 800a2b2:	e794      	b.n	800a1de <_strtol_l.isra.0+0x1a>
 800a2b4:	0800d381 	.word	0x0800d381

0800a2b8 <_strtol_r>:
 800a2b8:	f7ff bf84 	b.w	800a1c4 <_strtol_l.isra.0>

0800a2bc <_fwalk_sglue>:
 800a2bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2c0:	4607      	mov	r7, r0
 800a2c2:	4688      	mov	r8, r1
 800a2c4:	4614      	mov	r4, r2
 800a2c6:	2600      	movs	r6, #0
 800a2c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2cc:	f1b9 0901 	subs.w	r9, r9, #1
 800a2d0:	d505      	bpl.n	800a2de <_fwalk_sglue+0x22>
 800a2d2:	6824      	ldr	r4, [r4, #0]
 800a2d4:	2c00      	cmp	r4, #0
 800a2d6:	d1f7      	bne.n	800a2c8 <_fwalk_sglue+0xc>
 800a2d8:	4630      	mov	r0, r6
 800a2da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2de:	89ab      	ldrh	r3, [r5, #12]
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	d907      	bls.n	800a2f4 <_fwalk_sglue+0x38>
 800a2e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2e8:	3301      	adds	r3, #1
 800a2ea:	d003      	beq.n	800a2f4 <_fwalk_sglue+0x38>
 800a2ec:	4629      	mov	r1, r5
 800a2ee:	4638      	mov	r0, r7
 800a2f0:	47c0      	blx	r8
 800a2f2:	4306      	orrs	r6, r0
 800a2f4:	3568      	adds	r5, #104	@ 0x68
 800a2f6:	e7e9      	b.n	800a2cc <_fwalk_sglue+0x10>

0800a2f8 <memset>:
 800a2f8:	4402      	add	r2, r0
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d100      	bne.n	800a302 <memset+0xa>
 800a300:	4770      	bx	lr
 800a302:	f803 1b01 	strb.w	r1, [r3], #1
 800a306:	e7f9      	b.n	800a2fc <memset+0x4>

0800a308 <strncmp>:
 800a308:	b510      	push	{r4, lr}
 800a30a:	b16a      	cbz	r2, 800a328 <strncmp+0x20>
 800a30c:	3901      	subs	r1, #1
 800a30e:	1884      	adds	r4, r0, r2
 800a310:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a314:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a318:	429a      	cmp	r2, r3
 800a31a:	d103      	bne.n	800a324 <strncmp+0x1c>
 800a31c:	42a0      	cmp	r0, r4
 800a31e:	d001      	beq.n	800a324 <strncmp+0x1c>
 800a320:	2a00      	cmp	r2, #0
 800a322:	d1f5      	bne.n	800a310 <strncmp+0x8>
 800a324:	1ad0      	subs	r0, r2, r3
 800a326:	bd10      	pop	{r4, pc}
 800a328:	4610      	mov	r0, r2
 800a32a:	e7fc      	b.n	800a326 <strncmp+0x1e>

0800a32c <__errno>:
 800a32c:	4b01      	ldr	r3, [pc, #4]	@ (800a334 <__errno+0x8>)
 800a32e:	6818      	ldr	r0, [r3, #0]
 800a330:	4770      	bx	lr
 800a332:	bf00      	nop
 800a334:	20000188 	.word	0x20000188

0800a338 <__libc_init_array>:
 800a338:	b570      	push	{r4, r5, r6, lr}
 800a33a:	4d0d      	ldr	r5, [pc, #52]	@ (800a370 <__libc_init_array+0x38>)
 800a33c:	4c0d      	ldr	r4, [pc, #52]	@ (800a374 <__libc_init_array+0x3c>)
 800a33e:	1b64      	subs	r4, r4, r5
 800a340:	10a4      	asrs	r4, r4, #2
 800a342:	2600      	movs	r6, #0
 800a344:	42a6      	cmp	r6, r4
 800a346:	d109      	bne.n	800a35c <__libc_init_array+0x24>
 800a348:	4d0b      	ldr	r5, [pc, #44]	@ (800a378 <__libc_init_array+0x40>)
 800a34a:	4c0c      	ldr	r4, [pc, #48]	@ (800a37c <__libc_init_array+0x44>)
 800a34c:	f002 fdca 	bl	800cee4 <_init>
 800a350:	1b64      	subs	r4, r4, r5
 800a352:	10a4      	asrs	r4, r4, #2
 800a354:	2600      	movs	r6, #0
 800a356:	42a6      	cmp	r6, r4
 800a358:	d105      	bne.n	800a366 <__libc_init_array+0x2e>
 800a35a:	bd70      	pop	{r4, r5, r6, pc}
 800a35c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a360:	4798      	blx	r3
 800a362:	3601      	adds	r6, #1
 800a364:	e7ee      	b.n	800a344 <__libc_init_array+0xc>
 800a366:	f855 3b04 	ldr.w	r3, [r5], #4
 800a36a:	4798      	blx	r3
 800a36c:	3601      	adds	r6, #1
 800a36e:	e7f2      	b.n	800a356 <__libc_init_array+0x1e>
 800a370:	0800d588 	.word	0x0800d588
 800a374:	0800d588 	.word	0x0800d588
 800a378:	0800d588 	.word	0x0800d588
 800a37c:	0800d58c 	.word	0x0800d58c

0800a380 <__retarget_lock_init_recursive>:
 800a380:	4770      	bx	lr

0800a382 <__retarget_lock_acquire_recursive>:
 800a382:	4770      	bx	lr

0800a384 <__retarget_lock_release_recursive>:
 800a384:	4770      	bx	lr
	...

0800a388 <_localeconv_r>:
 800a388:	4800      	ldr	r0, [pc, #0]	@ (800a38c <_localeconv_r+0x4>)
 800a38a:	4770      	bx	lr
 800a38c:	2000010c 	.word	0x2000010c

0800a390 <_reclaim_reent>:
 800a390:	4b2d      	ldr	r3, [pc, #180]	@ (800a448 <_reclaim_reent+0xb8>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4283      	cmp	r3, r0
 800a396:	b570      	push	{r4, r5, r6, lr}
 800a398:	4604      	mov	r4, r0
 800a39a:	d053      	beq.n	800a444 <_reclaim_reent+0xb4>
 800a39c:	69c3      	ldr	r3, [r0, #28]
 800a39e:	b31b      	cbz	r3, 800a3e8 <_reclaim_reent+0x58>
 800a3a0:	68db      	ldr	r3, [r3, #12]
 800a3a2:	b163      	cbz	r3, 800a3be <_reclaim_reent+0x2e>
 800a3a4:	2500      	movs	r5, #0
 800a3a6:	69e3      	ldr	r3, [r4, #28]
 800a3a8:	68db      	ldr	r3, [r3, #12]
 800a3aa:	5959      	ldr	r1, [r3, r5]
 800a3ac:	b9b1      	cbnz	r1, 800a3dc <_reclaim_reent+0x4c>
 800a3ae:	3504      	adds	r5, #4
 800a3b0:	2d80      	cmp	r5, #128	@ 0x80
 800a3b2:	d1f8      	bne.n	800a3a6 <_reclaim_reent+0x16>
 800a3b4:	69e3      	ldr	r3, [r4, #28]
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	68d9      	ldr	r1, [r3, #12]
 800a3ba:	f000 febd 	bl	800b138 <_free_r>
 800a3be:	69e3      	ldr	r3, [r4, #28]
 800a3c0:	6819      	ldr	r1, [r3, #0]
 800a3c2:	b111      	cbz	r1, 800a3ca <_reclaim_reent+0x3a>
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	f000 feb7 	bl	800b138 <_free_r>
 800a3ca:	69e3      	ldr	r3, [r4, #28]
 800a3cc:	689d      	ldr	r5, [r3, #8]
 800a3ce:	b15d      	cbz	r5, 800a3e8 <_reclaim_reent+0x58>
 800a3d0:	4629      	mov	r1, r5
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	682d      	ldr	r5, [r5, #0]
 800a3d6:	f000 feaf 	bl	800b138 <_free_r>
 800a3da:	e7f8      	b.n	800a3ce <_reclaim_reent+0x3e>
 800a3dc:	680e      	ldr	r6, [r1, #0]
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f000 feaa 	bl	800b138 <_free_r>
 800a3e4:	4631      	mov	r1, r6
 800a3e6:	e7e1      	b.n	800a3ac <_reclaim_reent+0x1c>
 800a3e8:	6961      	ldr	r1, [r4, #20]
 800a3ea:	b111      	cbz	r1, 800a3f2 <_reclaim_reent+0x62>
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f000 fea3 	bl	800b138 <_free_r>
 800a3f2:	69e1      	ldr	r1, [r4, #28]
 800a3f4:	b111      	cbz	r1, 800a3fc <_reclaim_reent+0x6c>
 800a3f6:	4620      	mov	r0, r4
 800a3f8:	f000 fe9e 	bl	800b138 <_free_r>
 800a3fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a3fe:	b111      	cbz	r1, 800a406 <_reclaim_reent+0x76>
 800a400:	4620      	mov	r0, r4
 800a402:	f000 fe99 	bl	800b138 <_free_r>
 800a406:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a408:	b111      	cbz	r1, 800a410 <_reclaim_reent+0x80>
 800a40a:	4620      	mov	r0, r4
 800a40c:	f000 fe94 	bl	800b138 <_free_r>
 800a410:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a412:	b111      	cbz	r1, 800a41a <_reclaim_reent+0x8a>
 800a414:	4620      	mov	r0, r4
 800a416:	f000 fe8f 	bl	800b138 <_free_r>
 800a41a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a41c:	b111      	cbz	r1, 800a424 <_reclaim_reent+0x94>
 800a41e:	4620      	mov	r0, r4
 800a420:	f000 fe8a 	bl	800b138 <_free_r>
 800a424:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a426:	b111      	cbz	r1, 800a42e <_reclaim_reent+0x9e>
 800a428:	4620      	mov	r0, r4
 800a42a:	f000 fe85 	bl	800b138 <_free_r>
 800a42e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a430:	b111      	cbz	r1, 800a438 <_reclaim_reent+0xa8>
 800a432:	4620      	mov	r0, r4
 800a434:	f000 fe80 	bl	800b138 <_free_r>
 800a438:	6a23      	ldr	r3, [r4, #32]
 800a43a:	b11b      	cbz	r3, 800a444 <_reclaim_reent+0xb4>
 800a43c:	4620      	mov	r0, r4
 800a43e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a442:	4718      	bx	r3
 800a444:	bd70      	pop	{r4, r5, r6, pc}
 800a446:	bf00      	nop
 800a448:	20000188 	.word	0x20000188

0800a44c <memcpy>:
 800a44c:	440a      	add	r2, r1
 800a44e:	4291      	cmp	r1, r2
 800a450:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a454:	d100      	bne.n	800a458 <memcpy+0xc>
 800a456:	4770      	bx	lr
 800a458:	b510      	push	{r4, lr}
 800a45a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a45e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a462:	4291      	cmp	r1, r2
 800a464:	d1f9      	bne.n	800a45a <memcpy+0xe>
 800a466:	bd10      	pop	{r4, pc}

0800a468 <nan>:
 800a468:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a470 <nan+0x8>
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	00000000 	.word	0x00000000
 800a474:	7ff80000 	.word	0x7ff80000

0800a478 <nanf>:
 800a478:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a480 <nanf+0x8>
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	7fc00000 	.word	0x7fc00000

0800a484 <quorem>:
 800a484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a488:	6903      	ldr	r3, [r0, #16]
 800a48a:	690c      	ldr	r4, [r1, #16]
 800a48c:	42a3      	cmp	r3, r4
 800a48e:	4607      	mov	r7, r0
 800a490:	db7e      	blt.n	800a590 <quorem+0x10c>
 800a492:	3c01      	subs	r4, #1
 800a494:	f101 0814 	add.w	r8, r1, #20
 800a498:	00a3      	lsls	r3, r4, #2
 800a49a:	f100 0514 	add.w	r5, r0, #20
 800a49e:	9300      	str	r3, [sp, #0]
 800a4a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4a4:	9301      	str	r3, [sp, #4]
 800a4a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a4aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a4b6:	fbb2 f6f3 	udiv	r6, r2, r3
 800a4ba:	d32e      	bcc.n	800a51a <quorem+0x96>
 800a4bc:	f04f 0a00 	mov.w	sl, #0
 800a4c0:	46c4      	mov	ip, r8
 800a4c2:	46ae      	mov	lr, r5
 800a4c4:	46d3      	mov	fp, sl
 800a4c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a4ca:	b298      	uxth	r0, r3
 800a4cc:	fb06 a000 	mla	r0, r6, r0, sl
 800a4d0:	0c02      	lsrs	r2, r0, #16
 800a4d2:	0c1b      	lsrs	r3, r3, #16
 800a4d4:	fb06 2303 	mla	r3, r6, r3, r2
 800a4d8:	f8de 2000 	ldr.w	r2, [lr]
 800a4dc:	b280      	uxth	r0, r0
 800a4de:	b292      	uxth	r2, r2
 800a4e0:	1a12      	subs	r2, r2, r0
 800a4e2:	445a      	add	r2, fp
 800a4e4:	f8de 0000 	ldr.w	r0, [lr]
 800a4e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a4f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a4f6:	b292      	uxth	r2, r2
 800a4f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a4fc:	45e1      	cmp	r9, ip
 800a4fe:	f84e 2b04 	str.w	r2, [lr], #4
 800a502:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a506:	d2de      	bcs.n	800a4c6 <quorem+0x42>
 800a508:	9b00      	ldr	r3, [sp, #0]
 800a50a:	58eb      	ldr	r3, [r5, r3]
 800a50c:	b92b      	cbnz	r3, 800a51a <quorem+0x96>
 800a50e:	9b01      	ldr	r3, [sp, #4]
 800a510:	3b04      	subs	r3, #4
 800a512:	429d      	cmp	r5, r3
 800a514:	461a      	mov	r2, r3
 800a516:	d32f      	bcc.n	800a578 <quorem+0xf4>
 800a518:	613c      	str	r4, [r7, #16]
 800a51a:	4638      	mov	r0, r7
 800a51c:	f001 ff16 	bl	800c34c <__mcmp>
 800a520:	2800      	cmp	r0, #0
 800a522:	db25      	blt.n	800a570 <quorem+0xec>
 800a524:	4629      	mov	r1, r5
 800a526:	2000      	movs	r0, #0
 800a528:	f858 2b04 	ldr.w	r2, [r8], #4
 800a52c:	f8d1 c000 	ldr.w	ip, [r1]
 800a530:	fa1f fe82 	uxth.w	lr, r2
 800a534:	fa1f f38c 	uxth.w	r3, ip
 800a538:	eba3 030e 	sub.w	r3, r3, lr
 800a53c:	4403      	add	r3, r0
 800a53e:	0c12      	lsrs	r2, r2, #16
 800a540:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a544:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a548:	b29b      	uxth	r3, r3
 800a54a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a54e:	45c1      	cmp	r9, r8
 800a550:	f841 3b04 	str.w	r3, [r1], #4
 800a554:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a558:	d2e6      	bcs.n	800a528 <quorem+0xa4>
 800a55a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a55e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a562:	b922      	cbnz	r2, 800a56e <quorem+0xea>
 800a564:	3b04      	subs	r3, #4
 800a566:	429d      	cmp	r5, r3
 800a568:	461a      	mov	r2, r3
 800a56a:	d30b      	bcc.n	800a584 <quorem+0x100>
 800a56c:	613c      	str	r4, [r7, #16]
 800a56e:	3601      	adds	r6, #1
 800a570:	4630      	mov	r0, r6
 800a572:	b003      	add	sp, #12
 800a574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a578:	6812      	ldr	r2, [r2, #0]
 800a57a:	3b04      	subs	r3, #4
 800a57c:	2a00      	cmp	r2, #0
 800a57e:	d1cb      	bne.n	800a518 <quorem+0x94>
 800a580:	3c01      	subs	r4, #1
 800a582:	e7c6      	b.n	800a512 <quorem+0x8e>
 800a584:	6812      	ldr	r2, [r2, #0]
 800a586:	3b04      	subs	r3, #4
 800a588:	2a00      	cmp	r2, #0
 800a58a:	d1ef      	bne.n	800a56c <quorem+0xe8>
 800a58c:	3c01      	subs	r4, #1
 800a58e:	e7ea      	b.n	800a566 <quorem+0xe2>
 800a590:	2000      	movs	r0, #0
 800a592:	e7ee      	b.n	800a572 <quorem+0xee>
 800a594:	0000      	movs	r0, r0
	...

0800a598 <_dtoa_r>:
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	69c7      	ldr	r7, [r0, #28]
 800a59e:	b097      	sub	sp, #92	@ 0x5c
 800a5a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a5a4:	ec55 4b10 	vmov	r4, r5, d0
 800a5a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a5aa:	9107      	str	r1, [sp, #28]
 800a5ac:	4681      	mov	r9, r0
 800a5ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800a5b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a5b2:	b97f      	cbnz	r7, 800a5d4 <_dtoa_r+0x3c>
 800a5b4:	2010      	movs	r0, #16
 800a5b6:	f001 fa99 	bl	800baec <malloc>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800a5c0:	b920      	cbnz	r0, 800a5cc <_dtoa_r+0x34>
 800a5c2:	4ba9      	ldr	r3, [pc, #676]	@ (800a868 <_dtoa_r+0x2d0>)
 800a5c4:	21ef      	movs	r1, #239	@ 0xef
 800a5c6:	48a9      	ldr	r0, [pc, #676]	@ (800a86c <_dtoa_r+0x2d4>)
 800a5c8:	f002 f99c 	bl	800c904 <__assert_func>
 800a5cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a5d0:	6007      	str	r7, [r0, #0]
 800a5d2:	60c7      	str	r7, [r0, #12]
 800a5d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a5d8:	6819      	ldr	r1, [r3, #0]
 800a5da:	b159      	cbz	r1, 800a5f4 <_dtoa_r+0x5c>
 800a5dc:	685a      	ldr	r2, [r3, #4]
 800a5de:	604a      	str	r2, [r1, #4]
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	4093      	lsls	r3, r2
 800a5e4:	608b      	str	r3, [r1, #8]
 800a5e6:	4648      	mov	r0, r9
 800a5e8:	f001 fc34 	bl	800be54 <_Bfree>
 800a5ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	601a      	str	r2, [r3, #0]
 800a5f4:	1e2b      	subs	r3, r5, #0
 800a5f6:	bfb9      	ittee	lt
 800a5f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a5fc:	9305      	strlt	r3, [sp, #20]
 800a5fe:	2300      	movge	r3, #0
 800a600:	6033      	strge	r3, [r6, #0]
 800a602:	9f05      	ldr	r7, [sp, #20]
 800a604:	4b9a      	ldr	r3, [pc, #616]	@ (800a870 <_dtoa_r+0x2d8>)
 800a606:	bfbc      	itt	lt
 800a608:	2201      	movlt	r2, #1
 800a60a:	6032      	strlt	r2, [r6, #0]
 800a60c:	43bb      	bics	r3, r7
 800a60e:	d112      	bne.n	800a636 <_dtoa_r+0x9e>
 800a610:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a612:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a616:	6013      	str	r3, [r2, #0]
 800a618:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a61c:	4323      	orrs	r3, r4
 800a61e:	f000 855a 	beq.w	800b0d6 <_dtoa_r+0xb3e>
 800a622:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a624:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a884 <_dtoa_r+0x2ec>
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f000 855c 	beq.w	800b0e6 <_dtoa_r+0xb4e>
 800a62e:	f10a 0303 	add.w	r3, sl, #3
 800a632:	f000 bd56 	b.w	800b0e2 <_dtoa_r+0xb4a>
 800a636:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a63a:	2200      	movs	r2, #0
 800a63c:	ec51 0b17 	vmov	r0, r1, d7
 800a640:	2300      	movs	r3, #0
 800a642:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a646:	f7f6 fa47 	bl	8000ad8 <__aeabi_dcmpeq>
 800a64a:	4680      	mov	r8, r0
 800a64c:	b158      	cbz	r0, 800a666 <_dtoa_r+0xce>
 800a64e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a650:	2301      	movs	r3, #1
 800a652:	6013      	str	r3, [r2, #0]
 800a654:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a656:	b113      	cbz	r3, 800a65e <_dtoa_r+0xc6>
 800a658:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a65a:	4b86      	ldr	r3, [pc, #536]	@ (800a874 <_dtoa_r+0x2dc>)
 800a65c:	6013      	str	r3, [r2, #0]
 800a65e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a888 <_dtoa_r+0x2f0>
 800a662:	f000 bd40 	b.w	800b0e6 <_dtoa_r+0xb4e>
 800a666:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a66a:	aa14      	add	r2, sp, #80	@ 0x50
 800a66c:	a915      	add	r1, sp, #84	@ 0x54
 800a66e:	4648      	mov	r0, r9
 800a670:	f001 ff8c 	bl	800c58c <__d2b>
 800a674:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a678:	9002      	str	r0, [sp, #8]
 800a67a:	2e00      	cmp	r6, #0
 800a67c:	d078      	beq.n	800a770 <_dtoa_r+0x1d8>
 800a67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a680:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a684:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a688:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a68c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a690:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a694:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a698:	4619      	mov	r1, r3
 800a69a:	2200      	movs	r2, #0
 800a69c:	4b76      	ldr	r3, [pc, #472]	@ (800a878 <_dtoa_r+0x2e0>)
 800a69e:	f7f5 fdfb 	bl	8000298 <__aeabi_dsub>
 800a6a2:	a36b      	add	r3, pc, #428	@ (adr r3, 800a850 <_dtoa_r+0x2b8>)
 800a6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a8:	f7f5 ffae 	bl	8000608 <__aeabi_dmul>
 800a6ac:	a36a      	add	r3, pc, #424	@ (adr r3, 800a858 <_dtoa_r+0x2c0>)
 800a6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b2:	f7f5 fdf3 	bl	800029c <__adddf3>
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	4630      	mov	r0, r6
 800a6ba:	460d      	mov	r5, r1
 800a6bc:	f7f5 ff3a 	bl	8000534 <__aeabi_i2d>
 800a6c0:	a367      	add	r3, pc, #412	@ (adr r3, 800a860 <_dtoa_r+0x2c8>)
 800a6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c6:	f7f5 ff9f 	bl	8000608 <__aeabi_dmul>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	f7f5 fde3 	bl	800029c <__adddf3>
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	460d      	mov	r5, r1
 800a6da:	f7f6 fa45 	bl	8000b68 <__aeabi_d2iz>
 800a6de:	2200      	movs	r2, #0
 800a6e0:	4607      	mov	r7, r0
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	4629      	mov	r1, r5
 800a6e8:	f7f6 fa00 	bl	8000aec <__aeabi_dcmplt>
 800a6ec:	b140      	cbz	r0, 800a700 <_dtoa_r+0x168>
 800a6ee:	4638      	mov	r0, r7
 800a6f0:	f7f5 ff20 	bl	8000534 <__aeabi_i2d>
 800a6f4:	4622      	mov	r2, r4
 800a6f6:	462b      	mov	r3, r5
 800a6f8:	f7f6 f9ee 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6fc:	b900      	cbnz	r0, 800a700 <_dtoa_r+0x168>
 800a6fe:	3f01      	subs	r7, #1
 800a700:	2f16      	cmp	r7, #22
 800a702:	d852      	bhi.n	800a7aa <_dtoa_r+0x212>
 800a704:	4b5d      	ldr	r3, [pc, #372]	@ (800a87c <_dtoa_r+0x2e4>)
 800a706:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a712:	f7f6 f9eb 	bl	8000aec <__aeabi_dcmplt>
 800a716:	2800      	cmp	r0, #0
 800a718:	d049      	beq.n	800a7ae <_dtoa_r+0x216>
 800a71a:	3f01      	subs	r7, #1
 800a71c:	2300      	movs	r3, #0
 800a71e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a720:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a722:	1b9b      	subs	r3, r3, r6
 800a724:	1e5a      	subs	r2, r3, #1
 800a726:	bf45      	ittet	mi
 800a728:	f1c3 0301 	rsbmi	r3, r3, #1
 800a72c:	9300      	strmi	r3, [sp, #0]
 800a72e:	2300      	movpl	r3, #0
 800a730:	2300      	movmi	r3, #0
 800a732:	9206      	str	r2, [sp, #24]
 800a734:	bf54      	ite	pl
 800a736:	9300      	strpl	r3, [sp, #0]
 800a738:	9306      	strmi	r3, [sp, #24]
 800a73a:	2f00      	cmp	r7, #0
 800a73c:	db39      	blt.n	800a7b2 <_dtoa_r+0x21a>
 800a73e:	9b06      	ldr	r3, [sp, #24]
 800a740:	970d      	str	r7, [sp, #52]	@ 0x34
 800a742:	443b      	add	r3, r7
 800a744:	9306      	str	r3, [sp, #24]
 800a746:	2300      	movs	r3, #0
 800a748:	9308      	str	r3, [sp, #32]
 800a74a:	9b07      	ldr	r3, [sp, #28]
 800a74c:	2b09      	cmp	r3, #9
 800a74e:	d863      	bhi.n	800a818 <_dtoa_r+0x280>
 800a750:	2b05      	cmp	r3, #5
 800a752:	bfc4      	itt	gt
 800a754:	3b04      	subgt	r3, #4
 800a756:	9307      	strgt	r3, [sp, #28]
 800a758:	9b07      	ldr	r3, [sp, #28]
 800a75a:	f1a3 0302 	sub.w	r3, r3, #2
 800a75e:	bfcc      	ite	gt
 800a760:	2400      	movgt	r4, #0
 800a762:	2401      	movle	r4, #1
 800a764:	2b03      	cmp	r3, #3
 800a766:	d863      	bhi.n	800a830 <_dtoa_r+0x298>
 800a768:	e8df f003 	tbb	[pc, r3]
 800a76c:	2b375452 	.word	0x2b375452
 800a770:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a774:	441e      	add	r6, r3
 800a776:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a77a:	2b20      	cmp	r3, #32
 800a77c:	bfc1      	itttt	gt
 800a77e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a782:	409f      	lslgt	r7, r3
 800a784:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a788:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a78c:	bfd6      	itet	le
 800a78e:	f1c3 0320 	rsble	r3, r3, #32
 800a792:	ea47 0003 	orrgt.w	r0, r7, r3
 800a796:	fa04 f003 	lslle.w	r0, r4, r3
 800a79a:	f7f5 febb 	bl	8000514 <__aeabi_ui2d>
 800a79e:	2201      	movs	r2, #1
 800a7a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a7a4:	3e01      	subs	r6, #1
 800a7a6:	9212      	str	r2, [sp, #72]	@ 0x48
 800a7a8:	e776      	b.n	800a698 <_dtoa_r+0x100>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	e7b7      	b.n	800a71e <_dtoa_r+0x186>
 800a7ae:	9010      	str	r0, [sp, #64]	@ 0x40
 800a7b0:	e7b6      	b.n	800a720 <_dtoa_r+0x188>
 800a7b2:	9b00      	ldr	r3, [sp, #0]
 800a7b4:	1bdb      	subs	r3, r3, r7
 800a7b6:	9300      	str	r3, [sp, #0]
 800a7b8:	427b      	negs	r3, r7
 800a7ba:	9308      	str	r3, [sp, #32]
 800a7bc:	2300      	movs	r3, #0
 800a7be:	930d      	str	r3, [sp, #52]	@ 0x34
 800a7c0:	e7c3      	b.n	800a74a <_dtoa_r+0x1b2>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7c8:	eb07 0b03 	add.w	fp, r7, r3
 800a7cc:	f10b 0301 	add.w	r3, fp, #1
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	9303      	str	r3, [sp, #12]
 800a7d4:	bfb8      	it	lt
 800a7d6:	2301      	movlt	r3, #1
 800a7d8:	e006      	b.n	800a7e8 <_dtoa_r+0x250>
 800a7da:	2301      	movs	r3, #1
 800a7dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	dd28      	ble.n	800a836 <_dtoa_r+0x29e>
 800a7e4:	469b      	mov	fp, r3
 800a7e6:	9303      	str	r3, [sp, #12]
 800a7e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	2204      	movs	r2, #4
 800a7f0:	f102 0514 	add.w	r5, r2, #20
 800a7f4:	429d      	cmp	r5, r3
 800a7f6:	d926      	bls.n	800a846 <_dtoa_r+0x2ae>
 800a7f8:	6041      	str	r1, [r0, #4]
 800a7fa:	4648      	mov	r0, r9
 800a7fc:	f001 faea 	bl	800bdd4 <_Balloc>
 800a800:	4682      	mov	sl, r0
 800a802:	2800      	cmp	r0, #0
 800a804:	d142      	bne.n	800a88c <_dtoa_r+0x2f4>
 800a806:	4b1e      	ldr	r3, [pc, #120]	@ (800a880 <_dtoa_r+0x2e8>)
 800a808:	4602      	mov	r2, r0
 800a80a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a80e:	e6da      	b.n	800a5c6 <_dtoa_r+0x2e>
 800a810:	2300      	movs	r3, #0
 800a812:	e7e3      	b.n	800a7dc <_dtoa_r+0x244>
 800a814:	2300      	movs	r3, #0
 800a816:	e7d5      	b.n	800a7c4 <_dtoa_r+0x22c>
 800a818:	2401      	movs	r4, #1
 800a81a:	2300      	movs	r3, #0
 800a81c:	9307      	str	r3, [sp, #28]
 800a81e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a820:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a824:	2200      	movs	r2, #0
 800a826:	f8cd b00c 	str.w	fp, [sp, #12]
 800a82a:	2312      	movs	r3, #18
 800a82c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a82e:	e7db      	b.n	800a7e8 <_dtoa_r+0x250>
 800a830:	2301      	movs	r3, #1
 800a832:	9309      	str	r3, [sp, #36]	@ 0x24
 800a834:	e7f4      	b.n	800a820 <_dtoa_r+0x288>
 800a836:	f04f 0b01 	mov.w	fp, #1
 800a83a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a83e:	465b      	mov	r3, fp
 800a840:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a844:	e7d0      	b.n	800a7e8 <_dtoa_r+0x250>
 800a846:	3101      	adds	r1, #1
 800a848:	0052      	lsls	r2, r2, #1
 800a84a:	e7d1      	b.n	800a7f0 <_dtoa_r+0x258>
 800a84c:	f3af 8000 	nop.w
 800a850:	636f4361 	.word	0x636f4361
 800a854:	3fd287a7 	.word	0x3fd287a7
 800a858:	8b60c8b3 	.word	0x8b60c8b3
 800a85c:	3fc68a28 	.word	0x3fc68a28
 800a860:	509f79fb 	.word	0x509f79fb
 800a864:	3fd34413 	.word	0x3fd34413
 800a868:	0800d1a8 	.word	0x0800d1a8
 800a86c:	0800d1bf 	.word	0x0800d1bf
 800a870:	7ff00000 	.word	0x7ff00000
 800a874:	0800d169 	.word	0x0800d169
 800a878:	3ff80000 	.word	0x3ff80000
 800a87c:	0800d4b8 	.word	0x0800d4b8
 800a880:	0800d217 	.word	0x0800d217
 800a884:	0800d1a4 	.word	0x0800d1a4
 800a888:	0800d168 	.word	0x0800d168
 800a88c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a890:	6018      	str	r0, [r3, #0]
 800a892:	9b03      	ldr	r3, [sp, #12]
 800a894:	2b0e      	cmp	r3, #14
 800a896:	f200 80a1 	bhi.w	800a9dc <_dtoa_r+0x444>
 800a89a:	2c00      	cmp	r4, #0
 800a89c:	f000 809e 	beq.w	800a9dc <_dtoa_r+0x444>
 800a8a0:	2f00      	cmp	r7, #0
 800a8a2:	dd33      	ble.n	800a90c <_dtoa_r+0x374>
 800a8a4:	4b9c      	ldr	r3, [pc, #624]	@ (800ab18 <_dtoa_r+0x580>)
 800a8a6:	f007 020f 	and.w	r2, r7, #15
 800a8aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8ae:	ed93 7b00 	vldr	d7, [r3]
 800a8b2:	05f8      	lsls	r0, r7, #23
 800a8b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a8b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a8bc:	d516      	bpl.n	800a8ec <_dtoa_r+0x354>
 800a8be:	4b97      	ldr	r3, [pc, #604]	@ (800ab1c <_dtoa_r+0x584>)
 800a8c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a8c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a8c8:	f7f5 ffc8 	bl	800085c <__aeabi_ddiv>
 800a8cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8d0:	f004 040f 	and.w	r4, r4, #15
 800a8d4:	2603      	movs	r6, #3
 800a8d6:	4d91      	ldr	r5, [pc, #580]	@ (800ab1c <_dtoa_r+0x584>)
 800a8d8:	b954      	cbnz	r4, 800a8f0 <_dtoa_r+0x358>
 800a8da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a8de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8e2:	f7f5 ffbb 	bl	800085c <__aeabi_ddiv>
 800a8e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8ea:	e028      	b.n	800a93e <_dtoa_r+0x3a6>
 800a8ec:	2602      	movs	r6, #2
 800a8ee:	e7f2      	b.n	800a8d6 <_dtoa_r+0x33e>
 800a8f0:	07e1      	lsls	r1, r4, #31
 800a8f2:	d508      	bpl.n	800a906 <_dtoa_r+0x36e>
 800a8f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a8f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a8fc:	f7f5 fe84 	bl	8000608 <__aeabi_dmul>
 800a900:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a904:	3601      	adds	r6, #1
 800a906:	1064      	asrs	r4, r4, #1
 800a908:	3508      	adds	r5, #8
 800a90a:	e7e5      	b.n	800a8d8 <_dtoa_r+0x340>
 800a90c:	f000 80af 	beq.w	800aa6e <_dtoa_r+0x4d6>
 800a910:	427c      	negs	r4, r7
 800a912:	4b81      	ldr	r3, [pc, #516]	@ (800ab18 <_dtoa_r+0x580>)
 800a914:	4d81      	ldr	r5, [pc, #516]	@ (800ab1c <_dtoa_r+0x584>)
 800a916:	f004 020f 	and.w	r2, r4, #15
 800a91a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a922:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a926:	f7f5 fe6f 	bl	8000608 <__aeabi_dmul>
 800a92a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a92e:	1124      	asrs	r4, r4, #4
 800a930:	2300      	movs	r3, #0
 800a932:	2602      	movs	r6, #2
 800a934:	2c00      	cmp	r4, #0
 800a936:	f040 808f 	bne.w	800aa58 <_dtoa_r+0x4c0>
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d1d3      	bne.n	800a8e6 <_dtoa_r+0x34e>
 800a93e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a940:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a944:	2b00      	cmp	r3, #0
 800a946:	f000 8094 	beq.w	800aa72 <_dtoa_r+0x4da>
 800a94a:	4b75      	ldr	r3, [pc, #468]	@ (800ab20 <_dtoa_r+0x588>)
 800a94c:	2200      	movs	r2, #0
 800a94e:	4620      	mov	r0, r4
 800a950:	4629      	mov	r1, r5
 800a952:	f7f6 f8cb 	bl	8000aec <__aeabi_dcmplt>
 800a956:	2800      	cmp	r0, #0
 800a958:	f000 808b 	beq.w	800aa72 <_dtoa_r+0x4da>
 800a95c:	9b03      	ldr	r3, [sp, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	f000 8087 	beq.w	800aa72 <_dtoa_r+0x4da>
 800a964:	f1bb 0f00 	cmp.w	fp, #0
 800a968:	dd34      	ble.n	800a9d4 <_dtoa_r+0x43c>
 800a96a:	4620      	mov	r0, r4
 800a96c:	4b6d      	ldr	r3, [pc, #436]	@ (800ab24 <_dtoa_r+0x58c>)
 800a96e:	2200      	movs	r2, #0
 800a970:	4629      	mov	r1, r5
 800a972:	f7f5 fe49 	bl	8000608 <__aeabi_dmul>
 800a976:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a97a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a97e:	3601      	adds	r6, #1
 800a980:	465c      	mov	r4, fp
 800a982:	4630      	mov	r0, r6
 800a984:	f7f5 fdd6 	bl	8000534 <__aeabi_i2d>
 800a988:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a98c:	f7f5 fe3c 	bl	8000608 <__aeabi_dmul>
 800a990:	4b65      	ldr	r3, [pc, #404]	@ (800ab28 <_dtoa_r+0x590>)
 800a992:	2200      	movs	r2, #0
 800a994:	f7f5 fc82 	bl	800029c <__adddf3>
 800a998:	4605      	mov	r5, r0
 800a99a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a99e:	2c00      	cmp	r4, #0
 800a9a0:	d16a      	bne.n	800aa78 <_dtoa_r+0x4e0>
 800a9a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9a6:	4b61      	ldr	r3, [pc, #388]	@ (800ab2c <_dtoa_r+0x594>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f7f5 fc75 	bl	8000298 <__aeabi_dsub>
 800a9ae:	4602      	mov	r2, r0
 800a9b0:	460b      	mov	r3, r1
 800a9b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a9b6:	462a      	mov	r2, r5
 800a9b8:	4633      	mov	r3, r6
 800a9ba:	f7f6 f8b5 	bl	8000b28 <__aeabi_dcmpgt>
 800a9be:	2800      	cmp	r0, #0
 800a9c0:	f040 8298 	bne.w	800aef4 <_dtoa_r+0x95c>
 800a9c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9c8:	462a      	mov	r2, r5
 800a9ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a9ce:	f7f6 f88d 	bl	8000aec <__aeabi_dcmplt>
 800a9d2:	bb38      	cbnz	r0, 800aa24 <_dtoa_r+0x48c>
 800a9d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a9d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a9dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	f2c0 8157 	blt.w	800ac92 <_dtoa_r+0x6fa>
 800a9e4:	2f0e      	cmp	r7, #14
 800a9e6:	f300 8154 	bgt.w	800ac92 <_dtoa_r+0x6fa>
 800a9ea:	4b4b      	ldr	r3, [pc, #300]	@ (800ab18 <_dtoa_r+0x580>)
 800a9ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a9f0:	ed93 7b00 	vldr	d7, [r3]
 800a9f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	ed8d 7b00 	vstr	d7, [sp]
 800a9fc:	f280 80e5 	bge.w	800abca <_dtoa_r+0x632>
 800aa00:	9b03      	ldr	r3, [sp, #12]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	f300 80e1 	bgt.w	800abca <_dtoa_r+0x632>
 800aa08:	d10c      	bne.n	800aa24 <_dtoa_r+0x48c>
 800aa0a:	4b48      	ldr	r3, [pc, #288]	@ (800ab2c <_dtoa_r+0x594>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	ec51 0b17 	vmov	r0, r1, d7
 800aa12:	f7f5 fdf9 	bl	8000608 <__aeabi_dmul>
 800aa16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa1a:	f7f6 f87b 	bl	8000b14 <__aeabi_dcmpge>
 800aa1e:	2800      	cmp	r0, #0
 800aa20:	f000 8266 	beq.w	800aef0 <_dtoa_r+0x958>
 800aa24:	2400      	movs	r4, #0
 800aa26:	4625      	mov	r5, r4
 800aa28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aa2a:	4656      	mov	r6, sl
 800aa2c:	ea6f 0803 	mvn.w	r8, r3
 800aa30:	2700      	movs	r7, #0
 800aa32:	4621      	mov	r1, r4
 800aa34:	4648      	mov	r0, r9
 800aa36:	f001 fa0d 	bl	800be54 <_Bfree>
 800aa3a:	2d00      	cmp	r5, #0
 800aa3c:	f000 80bd 	beq.w	800abba <_dtoa_r+0x622>
 800aa40:	b12f      	cbz	r7, 800aa4e <_dtoa_r+0x4b6>
 800aa42:	42af      	cmp	r7, r5
 800aa44:	d003      	beq.n	800aa4e <_dtoa_r+0x4b6>
 800aa46:	4639      	mov	r1, r7
 800aa48:	4648      	mov	r0, r9
 800aa4a:	f001 fa03 	bl	800be54 <_Bfree>
 800aa4e:	4629      	mov	r1, r5
 800aa50:	4648      	mov	r0, r9
 800aa52:	f001 f9ff 	bl	800be54 <_Bfree>
 800aa56:	e0b0      	b.n	800abba <_dtoa_r+0x622>
 800aa58:	07e2      	lsls	r2, r4, #31
 800aa5a:	d505      	bpl.n	800aa68 <_dtoa_r+0x4d0>
 800aa5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa60:	f7f5 fdd2 	bl	8000608 <__aeabi_dmul>
 800aa64:	3601      	adds	r6, #1
 800aa66:	2301      	movs	r3, #1
 800aa68:	1064      	asrs	r4, r4, #1
 800aa6a:	3508      	adds	r5, #8
 800aa6c:	e762      	b.n	800a934 <_dtoa_r+0x39c>
 800aa6e:	2602      	movs	r6, #2
 800aa70:	e765      	b.n	800a93e <_dtoa_r+0x3a6>
 800aa72:	9c03      	ldr	r4, [sp, #12]
 800aa74:	46b8      	mov	r8, r7
 800aa76:	e784      	b.n	800a982 <_dtoa_r+0x3ea>
 800aa78:	4b27      	ldr	r3, [pc, #156]	@ (800ab18 <_dtoa_r+0x580>)
 800aa7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa84:	4454      	add	r4, sl
 800aa86:	2900      	cmp	r1, #0
 800aa88:	d054      	beq.n	800ab34 <_dtoa_r+0x59c>
 800aa8a:	4929      	ldr	r1, [pc, #164]	@ (800ab30 <_dtoa_r+0x598>)
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	f7f5 fee5 	bl	800085c <__aeabi_ddiv>
 800aa92:	4633      	mov	r3, r6
 800aa94:	462a      	mov	r2, r5
 800aa96:	f7f5 fbff 	bl	8000298 <__aeabi_dsub>
 800aa9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa9e:	4656      	mov	r6, sl
 800aaa0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaa4:	f7f6 f860 	bl	8000b68 <__aeabi_d2iz>
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	f7f5 fd43 	bl	8000534 <__aeabi_i2d>
 800aaae:	4602      	mov	r2, r0
 800aab0:	460b      	mov	r3, r1
 800aab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aab6:	f7f5 fbef 	bl	8000298 <__aeabi_dsub>
 800aaba:	3530      	adds	r5, #48	@ 0x30
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aac4:	f806 5b01 	strb.w	r5, [r6], #1
 800aac8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aacc:	f7f6 f80e 	bl	8000aec <__aeabi_dcmplt>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	d172      	bne.n	800abba <_dtoa_r+0x622>
 800aad4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aad8:	4911      	ldr	r1, [pc, #68]	@ (800ab20 <_dtoa_r+0x588>)
 800aada:	2000      	movs	r0, #0
 800aadc:	f7f5 fbdc 	bl	8000298 <__aeabi_dsub>
 800aae0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aae4:	f7f6 f802 	bl	8000aec <__aeabi_dcmplt>
 800aae8:	2800      	cmp	r0, #0
 800aaea:	f040 80b4 	bne.w	800ac56 <_dtoa_r+0x6be>
 800aaee:	42a6      	cmp	r6, r4
 800aaf0:	f43f af70 	beq.w	800a9d4 <_dtoa_r+0x43c>
 800aaf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aaf8:	4b0a      	ldr	r3, [pc, #40]	@ (800ab24 <_dtoa_r+0x58c>)
 800aafa:	2200      	movs	r2, #0
 800aafc:	f7f5 fd84 	bl	8000608 <__aeabi_dmul>
 800ab00:	4b08      	ldr	r3, [pc, #32]	@ (800ab24 <_dtoa_r+0x58c>)
 800ab02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ab06:	2200      	movs	r2, #0
 800ab08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab0c:	f7f5 fd7c 	bl	8000608 <__aeabi_dmul>
 800ab10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab14:	e7c4      	b.n	800aaa0 <_dtoa_r+0x508>
 800ab16:	bf00      	nop
 800ab18:	0800d4b8 	.word	0x0800d4b8
 800ab1c:	0800d490 	.word	0x0800d490
 800ab20:	3ff00000 	.word	0x3ff00000
 800ab24:	40240000 	.word	0x40240000
 800ab28:	401c0000 	.word	0x401c0000
 800ab2c:	40140000 	.word	0x40140000
 800ab30:	3fe00000 	.word	0x3fe00000
 800ab34:	4631      	mov	r1, r6
 800ab36:	4628      	mov	r0, r5
 800ab38:	f7f5 fd66 	bl	8000608 <__aeabi_dmul>
 800ab3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ab40:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ab42:	4656      	mov	r6, sl
 800ab44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab48:	f7f6 f80e 	bl	8000b68 <__aeabi_d2iz>
 800ab4c:	4605      	mov	r5, r0
 800ab4e:	f7f5 fcf1 	bl	8000534 <__aeabi_i2d>
 800ab52:	4602      	mov	r2, r0
 800ab54:	460b      	mov	r3, r1
 800ab56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab5a:	f7f5 fb9d 	bl	8000298 <__aeabi_dsub>
 800ab5e:	3530      	adds	r5, #48	@ 0x30
 800ab60:	f806 5b01 	strb.w	r5, [r6], #1
 800ab64:	4602      	mov	r2, r0
 800ab66:	460b      	mov	r3, r1
 800ab68:	42a6      	cmp	r6, r4
 800ab6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab6e:	f04f 0200 	mov.w	r2, #0
 800ab72:	d124      	bne.n	800abbe <_dtoa_r+0x626>
 800ab74:	4baf      	ldr	r3, [pc, #700]	@ (800ae34 <_dtoa_r+0x89c>)
 800ab76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ab7a:	f7f5 fb8f 	bl	800029c <__adddf3>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab86:	f7f5 ffcf 	bl	8000b28 <__aeabi_dcmpgt>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d163      	bne.n	800ac56 <_dtoa_r+0x6be>
 800ab8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ab92:	49a8      	ldr	r1, [pc, #672]	@ (800ae34 <_dtoa_r+0x89c>)
 800ab94:	2000      	movs	r0, #0
 800ab96:	f7f5 fb7f 	bl	8000298 <__aeabi_dsub>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aba2:	f7f5 ffa3 	bl	8000aec <__aeabi_dcmplt>
 800aba6:	2800      	cmp	r0, #0
 800aba8:	f43f af14 	beq.w	800a9d4 <_dtoa_r+0x43c>
 800abac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800abae:	1e73      	subs	r3, r6, #1
 800abb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800abb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800abb6:	2b30      	cmp	r3, #48	@ 0x30
 800abb8:	d0f8      	beq.n	800abac <_dtoa_r+0x614>
 800abba:	4647      	mov	r7, r8
 800abbc:	e03b      	b.n	800ac36 <_dtoa_r+0x69e>
 800abbe:	4b9e      	ldr	r3, [pc, #632]	@ (800ae38 <_dtoa_r+0x8a0>)
 800abc0:	f7f5 fd22 	bl	8000608 <__aeabi_dmul>
 800abc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abc8:	e7bc      	b.n	800ab44 <_dtoa_r+0x5ac>
 800abca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800abce:	4656      	mov	r6, sl
 800abd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abd4:	4620      	mov	r0, r4
 800abd6:	4629      	mov	r1, r5
 800abd8:	f7f5 fe40 	bl	800085c <__aeabi_ddiv>
 800abdc:	f7f5 ffc4 	bl	8000b68 <__aeabi_d2iz>
 800abe0:	4680      	mov	r8, r0
 800abe2:	f7f5 fca7 	bl	8000534 <__aeabi_i2d>
 800abe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abea:	f7f5 fd0d 	bl	8000608 <__aeabi_dmul>
 800abee:	4602      	mov	r2, r0
 800abf0:	460b      	mov	r3, r1
 800abf2:	4620      	mov	r0, r4
 800abf4:	4629      	mov	r1, r5
 800abf6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800abfa:	f7f5 fb4d 	bl	8000298 <__aeabi_dsub>
 800abfe:	f806 4b01 	strb.w	r4, [r6], #1
 800ac02:	9d03      	ldr	r5, [sp, #12]
 800ac04:	eba6 040a 	sub.w	r4, r6, sl
 800ac08:	42a5      	cmp	r5, r4
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	d133      	bne.n	800ac78 <_dtoa_r+0x6e0>
 800ac10:	f7f5 fb44 	bl	800029c <__adddf3>
 800ac14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac18:	4604      	mov	r4, r0
 800ac1a:	460d      	mov	r5, r1
 800ac1c:	f7f5 ff84 	bl	8000b28 <__aeabi_dcmpgt>
 800ac20:	b9c0      	cbnz	r0, 800ac54 <_dtoa_r+0x6bc>
 800ac22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac26:	4620      	mov	r0, r4
 800ac28:	4629      	mov	r1, r5
 800ac2a:	f7f5 ff55 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac2e:	b110      	cbz	r0, 800ac36 <_dtoa_r+0x69e>
 800ac30:	f018 0f01 	tst.w	r8, #1
 800ac34:	d10e      	bne.n	800ac54 <_dtoa_r+0x6bc>
 800ac36:	9902      	ldr	r1, [sp, #8]
 800ac38:	4648      	mov	r0, r9
 800ac3a:	f001 f90b 	bl	800be54 <_Bfree>
 800ac3e:	2300      	movs	r3, #0
 800ac40:	7033      	strb	r3, [r6, #0]
 800ac42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ac44:	3701      	adds	r7, #1
 800ac46:	601f      	str	r7, [r3, #0]
 800ac48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f000 824b 	beq.w	800b0e6 <_dtoa_r+0xb4e>
 800ac50:	601e      	str	r6, [r3, #0]
 800ac52:	e248      	b.n	800b0e6 <_dtoa_r+0xb4e>
 800ac54:	46b8      	mov	r8, r7
 800ac56:	4633      	mov	r3, r6
 800ac58:	461e      	mov	r6, r3
 800ac5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac5e:	2a39      	cmp	r2, #57	@ 0x39
 800ac60:	d106      	bne.n	800ac70 <_dtoa_r+0x6d8>
 800ac62:	459a      	cmp	sl, r3
 800ac64:	d1f8      	bne.n	800ac58 <_dtoa_r+0x6c0>
 800ac66:	2230      	movs	r2, #48	@ 0x30
 800ac68:	f108 0801 	add.w	r8, r8, #1
 800ac6c:	f88a 2000 	strb.w	r2, [sl]
 800ac70:	781a      	ldrb	r2, [r3, #0]
 800ac72:	3201      	adds	r2, #1
 800ac74:	701a      	strb	r2, [r3, #0]
 800ac76:	e7a0      	b.n	800abba <_dtoa_r+0x622>
 800ac78:	4b6f      	ldr	r3, [pc, #444]	@ (800ae38 <_dtoa_r+0x8a0>)
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f7f5 fcc4 	bl	8000608 <__aeabi_dmul>
 800ac80:	2200      	movs	r2, #0
 800ac82:	2300      	movs	r3, #0
 800ac84:	4604      	mov	r4, r0
 800ac86:	460d      	mov	r5, r1
 800ac88:	f7f5 ff26 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	d09f      	beq.n	800abd0 <_dtoa_r+0x638>
 800ac90:	e7d1      	b.n	800ac36 <_dtoa_r+0x69e>
 800ac92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac94:	2a00      	cmp	r2, #0
 800ac96:	f000 80ea 	beq.w	800ae6e <_dtoa_r+0x8d6>
 800ac9a:	9a07      	ldr	r2, [sp, #28]
 800ac9c:	2a01      	cmp	r2, #1
 800ac9e:	f300 80cd 	bgt.w	800ae3c <_dtoa_r+0x8a4>
 800aca2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aca4:	2a00      	cmp	r2, #0
 800aca6:	f000 80c1 	beq.w	800ae2c <_dtoa_r+0x894>
 800acaa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800acae:	9c08      	ldr	r4, [sp, #32]
 800acb0:	9e00      	ldr	r6, [sp, #0]
 800acb2:	9a00      	ldr	r2, [sp, #0]
 800acb4:	441a      	add	r2, r3
 800acb6:	9200      	str	r2, [sp, #0]
 800acb8:	9a06      	ldr	r2, [sp, #24]
 800acba:	2101      	movs	r1, #1
 800acbc:	441a      	add	r2, r3
 800acbe:	4648      	mov	r0, r9
 800acc0:	9206      	str	r2, [sp, #24]
 800acc2:	f001 f9c5 	bl	800c050 <__i2b>
 800acc6:	4605      	mov	r5, r0
 800acc8:	b166      	cbz	r6, 800ace4 <_dtoa_r+0x74c>
 800acca:	9b06      	ldr	r3, [sp, #24]
 800accc:	2b00      	cmp	r3, #0
 800acce:	dd09      	ble.n	800ace4 <_dtoa_r+0x74c>
 800acd0:	42b3      	cmp	r3, r6
 800acd2:	9a00      	ldr	r2, [sp, #0]
 800acd4:	bfa8      	it	ge
 800acd6:	4633      	movge	r3, r6
 800acd8:	1ad2      	subs	r2, r2, r3
 800acda:	9200      	str	r2, [sp, #0]
 800acdc:	9a06      	ldr	r2, [sp, #24]
 800acde:	1af6      	subs	r6, r6, r3
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	9306      	str	r3, [sp, #24]
 800ace4:	9b08      	ldr	r3, [sp, #32]
 800ace6:	b30b      	cbz	r3, 800ad2c <_dtoa_r+0x794>
 800ace8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acea:	2b00      	cmp	r3, #0
 800acec:	f000 80c6 	beq.w	800ae7c <_dtoa_r+0x8e4>
 800acf0:	2c00      	cmp	r4, #0
 800acf2:	f000 80c0 	beq.w	800ae76 <_dtoa_r+0x8de>
 800acf6:	4629      	mov	r1, r5
 800acf8:	4622      	mov	r2, r4
 800acfa:	4648      	mov	r0, r9
 800acfc:	f001 fa60 	bl	800c1c0 <__pow5mult>
 800ad00:	9a02      	ldr	r2, [sp, #8]
 800ad02:	4601      	mov	r1, r0
 800ad04:	4605      	mov	r5, r0
 800ad06:	4648      	mov	r0, r9
 800ad08:	f001 f9b8 	bl	800c07c <__multiply>
 800ad0c:	9902      	ldr	r1, [sp, #8]
 800ad0e:	4680      	mov	r8, r0
 800ad10:	4648      	mov	r0, r9
 800ad12:	f001 f89f 	bl	800be54 <_Bfree>
 800ad16:	9b08      	ldr	r3, [sp, #32]
 800ad18:	1b1b      	subs	r3, r3, r4
 800ad1a:	9308      	str	r3, [sp, #32]
 800ad1c:	f000 80b1 	beq.w	800ae82 <_dtoa_r+0x8ea>
 800ad20:	9a08      	ldr	r2, [sp, #32]
 800ad22:	4641      	mov	r1, r8
 800ad24:	4648      	mov	r0, r9
 800ad26:	f001 fa4b 	bl	800c1c0 <__pow5mult>
 800ad2a:	9002      	str	r0, [sp, #8]
 800ad2c:	2101      	movs	r1, #1
 800ad2e:	4648      	mov	r0, r9
 800ad30:	f001 f98e 	bl	800c050 <__i2b>
 800ad34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad36:	4604      	mov	r4, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 81d8 	beq.w	800b0ee <_dtoa_r+0xb56>
 800ad3e:	461a      	mov	r2, r3
 800ad40:	4601      	mov	r1, r0
 800ad42:	4648      	mov	r0, r9
 800ad44:	f001 fa3c 	bl	800c1c0 <__pow5mult>
 800ad48:	9b07      	ldr	r3, [sp, #28]
 800ad4a:	2b01      	cmp	r3, #1
 800ad4c:	4604      	mov	r4, r0
 800ad4e:	f300 809f 	bgt.w	800ae90 <_dtoa_r+0x8f8>
 800ad52:	9b04      	ldr	r3, [sp, #16]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	f040 8097 	bne.w	800ae88 <_dtoa_r+0x8f0>
 800ad5a:	9b05      	ldr	r3, [sp, #20]
 800ad5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	f040 8093 	bne.w	800ae8c <_dtoa_r+0x8f4>
 800ad66:	9b05      	ldr	r3, [sp, #20]
 800ad68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad6c:	0d1b      	lsrs	r3, r3, #20
 800ad6e:	051b      	lsls	r3, r3, #20
 800ad70:	b133      	cbz	r3, 800ad80 <_dtoa_r+0x7e8>
 800ad72:	9b00      	ldr	r3, [sp, #0]
 800ad74:	3301      	adds	r3, #1
 800ad76:	9300      	str	r3, [sp, #0]
 800ad78:	9b06      	ldr	r3, [sp, #24]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	9306      	str	r3, [sp, #24]
 800ad7e:	2301      	movs	r3, #1
 800ad80:	9308      	str	r3, [sp, #32]
 800ad82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f000 81b8 	beq.w	800b0fa <_dtoa_r+0xb62>
 800ad8a:	6923      	ldr	r3, [r4, #16]
 800ad8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad90:	6918      	ldr	r0, [r3, #16]
 800ad92:	f001 f911 	bl	800bfb8 <__hi0bits>
 800ad96:	f1c0 0020 	rsb	r0, r0, #32
 800ad9a:	9b06      	ldr	r3, [sp, #24]
 800ad9c:	4418      	add	r0, r3
 800ad9e:	f010 001f 	ands.w	r0, r0, #31
 800ada2:	f000 8082 	beq.w	800aeaa <_dtoa_r+0x912>
 800ada6:	f1c0 0320 	rsb	r3, r0, #32
 800adaa:	2b04      	cmp	r3, #4
 800adac:	dd73      	ble.n	800ae96 <_dtoa_r+0x8fe>
 800adae:	9b00      	ldr	r3, [sp, #0]
 800adb0:	f1c0 001c 	rsb	r0, r0, #28
 800adb4:	4403      	add	r3, r0
 800adb6:	9300      	str	r3, [sp, #0]
 800adb8:	9b06      	ldr	r3, [sp, #24]
 800adba:	4403      	add	r3, r0
 800adbc:	4406      	add	r6, r0
 800adbe:	9306      	str	r3, [sp, #24]
 800adc0:	9b00      	ldr	r3, [sp, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	dd05      	ble.n	800add2 <_dtoa_r+0x83a>
 800adc6:	9902      	ldr	r1, [sp, #8]
 800adc8:	461a      	mov	r2, r3
 800adca:	4648      	mov	r0, r9
 800adcc:	f001 fa52 	bl	800c274 <__lshift>
 800add0:	9002      	str	r0, [sp, #8]
 800add2:	9b06      	ldr	r3, [sp, #24]
 800add4:	2b00      	cmp	r3, #0
 800add6:	dd05      	ble.n	800ade4 <_dtoa_r+0x84c>
 800add8:	4621      	mov	r1, r4
 800adda:	461a      	mov	r2, r3
 800addc:	4648      	mov	r0, r9
 800adde:	f001 fa49 	bl	800c274 <__lshift>
 800ade2:	4604      	mov	r4, r0
 800ade4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d061      	beq.n	800aeae <_dtoa_r+0x916>
 800adea:	9802      	ldr	r0, [sp, #8]
 800adec:	4621      	mov	r1, r4
 800adee:	f001 faad 	bl	800c34c <__mcmp>
 800adf2:	2800      	cmp	r0, #0
 800adf4:	da5b      	bge.n	800aeae <_dtoa_r+0x916>
 800adf6:	2300      	movs	r3, #0
 800adf8:	9902      	ldr	r1, [sp, #8]
 800adfa:	220a      	movs	r2, #10
 800adfc:	4648      	mov	r0, r9
 800adfe:	f001 f84b 	bl	800be98 <__multadd>
 800ae02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae04:	9002      	str	r0, [sp, #8]
 800ae06:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f000 8177 	beq.w	800b0fe <_dtoa_r+0xb66>
 800ae10:	4629      	mov	r1, r5
 800ae12:	2300      	movs	r3, #0
 800ae14:	220a      	movs	r2, #10
 800ae16:	4648      	mov	r0, r9
 800ae18:	f001 f83e 	bl	800be98 <__multadd>
 800ae1c:	f1bb 0f00 	cmp.w	fp, #0
 800ae20:	4605      	mov	r5, r0
 800ae22:	dc6f      	bgt.n	800af04 <_dtoa_r+0x96c>
 800ae24:	9b07      	ldr	r3, [sp, #28]
 800ae26:	2b02      	cmp	r3, #2
 800ae28:	dc49      	bgt.n	800aebe <_dtoa_r+0x926>
 800ae2a:	e06b      	b.n	800af04 <_dtoa_r+0x96c>
 800ae2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ae2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ae32:	e73c      	b.n	800acae <_dtoa_r+0x716>
 800ae34:	3fe00000 	.word	0x3fe00000
 800ae38:	40240000 	.word	0x40240000
 800ae3c:	9b03      	ldr	r3, [sp, #12]
 800ae3e:	1e5c      	subs	r4, r3, #1
 800ae40:	9b08      	ldr	r3, [sp, #32]
 800ae42:	42a3      	cmp	r3, r4
 800ae44:	db09      	blt.n	800ae5a <_dtoa_r+0x8c2>
 800ae46:	1b1c      	subs	r4, r3, r4
 800ae48:	9b03      	ldr	r3, [sp, #12]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	f6bf af30 	bge.w	800acb0 <_dtoa_r+0x718>
 800ae50:	9b00      	ldr	r3, [sp, #0]
 800ae52:	9a03      	ldr	r2, [sp, #12]
 800ae54:	1a9e      	subs	r6, r3, r2
 800ae56:	2300      	movs	r3, #0
 800ae58:	e72b      	b.n	800acb2 <_dtoa_r+0x71a>
 800ae5a:	9b08      	ldr	r3, [sp, #32]
 800ae5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ae5e:	9408      	str	r4, [sp, #32]
 800ae60:	1ae3      	subs	r3, r4, r3
 800ae62:	441a      	add	r2, r3
 800ae64:	9e00      	ldr	r6, [sp, #0]
 800ae66:	9b03      	ldr	r3, [sp, #12]
 800ae68:	920d      	str	r2, [sp, #52]	@ 0x34
 800ae6a:	2400      	movs	r4, #0
 800ae6c:	e721      	b.n	800acb2 <_dtoa_r+0x71a>
 800ae6e:	9c08      	ldr	r4, [sp, #32]
 800ae70:	9e00      	ldr	r6, [sp, #0]
 800ae72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ae74:	e728      	b.n	800acc8 <_dtoa_r+0x730>
 800ae76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ae7a:	e751      	b.n	800ad20 <_dtoa_r+0x788>
 800ae7c:	9a08      	ldr	r2, [sp, #32]
 800ae7e:	9902      	ldr	r1, [sp, #8]
 800ae80:	e750      	b.n	800ad24 <_dtoa_r+0x78c>
 800ae82:	f8cd 8008 	str.w	r8, [sp, #8]
 800ae86:	e751      	b.n	800ad2c <_dtoa_r+0x794>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	e779      	b.n	800ad80 <_dtoa_r+0x7e8>
 800ae8c:	9b04      	ldr	r3, [sp, #16]
 800ae8e:	e777      	b.n	800ad80 <_dtoa_r+0x7e8>
 800ae90:	2300      	movs	r3, #0
 800ae92:	9308      	str	r3, [sp, #32]
 800ae94:	e779      	b.n	800ad8a <_dtoa_r+0x7f2>
 800ae96:	d093      	beq.n	800adc0 <_dtoa_r+0x828>
 800ae98:	9a00      	ldr	r2, [sp, #0]
 800ae9a:	331c      	adds	r3, #28
 800ae9c:	441a      	add	r2, r3
 800ae9e:	9200      	str	r2, [sp, #0]
 800aea0:	9a06      	ldr	r2, [sp, #24]
 800aea2:	441a      	add	r2, r3
 800aea4:	441e      	add	r6, r3
 800aea6:	9206      	str	r2, [sp, #24]
 800aea8:	e78a      	b.n	800adc0 <_dtoa_r+0x828>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	e7f4      	b.n	800ae98 <_dtoa_r+0x900>
 800aeae:	9b03      	ldr	r3, [sp, #12]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	46b8      	mov	r8, r7
 800aeb4:	dc20      	bgt.n	800aef8 <_dtoa_r+0x960>
 800aeb6:	469b      	mov	fp, r3
 800aeb8:	9b07      	ldr	r3, [sp, #28]
 800aeba:	2b02      	cmp	r3, #2
 800aebc:	dd1e      	ble.n	800aefc <_dtoa_r+0x964>
 800aebe:	f1bb 0f00 	cmp.w	fp, #0
 800aec2:	f47f adb1 	bne.w	800aa28 <_dtoa_r+0x490>
 800aec6:	4621      	mov	r1, r4
 800aec8:	465b      	mov	r3, fp
 800aeca:	2205      	movs	r2, #5
 800aecc:	4648      	mov	r0, r9
 800aece:	f000 ffe3 	bl	800be98 <__multadd>
 800aed2:	4601      	mov	r1, r0
 800aed4:	4604      	mov	r4, r0
 800aed6:	9802      	ldr	r0, [sp, #8]
 800aed8:	f001 fa38 	bl	800c34c <__mcmp>
 800aedc:	2800      	cmp	r0, #0
 800aede:	f77f ada3 	ble.w	800aa28 <_dtoa_r+0x490>
 800aee2:	4656      	mov	r6, sl
 800aee4:	2331      	movs	r3, #49	@ 0x31
 800aee6:	f806 3b01 	strb.w	r3, [r6], #1
 800aeea:	f108 0801 	add.w	r8, r8, #1
 800aeee:	e59f      	b.n	800aa30 <_dtoa_r+0x498>
 800aef0:	9c03      	ldr	r4, [sp, #12]
 800aef2:	46b8      	mov	r8, r7
 800aef4:	4625      	mov	r5, r4
 800aef6:	e7f4      	b.n	800aee2 <_dtoa_r+0x94a>
 800aef8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aefc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aefe:	2b00      	cmp	r3, #0
 800af00:	f000 8101 	beq.w	800b106 <_dtoa_r+0xb6e>
 800af04:	2e00      	cmp	r6, #0
 800af06:	dd05      	ble.n	800af14 <_dtoa_r+0x97c>
 800af08:	4629      	mov	r1, r5
 800af0a:	4632      	mov	r2, r6
 800af0c:	4648      	mov	r0, r9
 800af0e:	f001 f9b1 	bl	800c274 <__lshift>
 800af12:	4605      	mov	r5, r0
 800af14:	9b08      	ldr	r3, [sp, #32]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d05c      	beq.n	800afd4 <_dtoa_r+0xa3c>
 800af1a:	6869      	ldr	r1, [r5, #4]
 800af1c:	4648      	mov	r0, r9
 800af1e:	f000 ff59 	bl	800bdd4 <_Balloc>
 800af22:	4606      	mov	r6, r0
 800af24:	b928      	cbnz	r0, 800af32 <_dtoa_r+0x99a>
 800af26:	4b82      	ldr	r3, [pc, #520]	@ (800b130 <_dtoa_r+0xb98>)
 800af28:	4602      	mov	r2, r0
 800af2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800af2e:	f7ff bb4a 	b.w	800a5c6 <_dtoa_r+0x2e>
 800af32:	692a      	ldr	r2, [r5, #16]
 800af34:	3202      	adds	r2, #2
 800af36:	0092      	lsls	r2, r2, #2
 800af38:	f105 010c 	add.w	r1, r5, #12
 800af3c:	300c      	adds	r0, #12
 800af3e:	f7ff fa85 	bl	800a44c <memcpy>
 800af42:	2201      	movs	r2, #1
 800af44:	4631      	mov	r1, r6
 800af46:	4648      	mov	r0, r9
 800af48:	f001 f994 	bl	800c274 <__lshift>
 800af4c:	f10a 0301 	add.w	r3, sl, #1
 800af50:	9300      	str	r3, [sp, #0]
 800af52:	eb0a 030b 	add.w	r3, sl, fp
 800af56:	9308      	str	r3, [sp, #32]
 800af58:	9b04      	ldr	r3, [sp, #16]
 800af5a:	f003 0301 	and.w	r3, r3, #1
 800af5e:	462f      	mov	r7, r5
 800af60:	9306      	str	r3, [sp, #24]
 800af62:	4605      	mov	r5, r0
 800af64:	9b00      	ldr	r3, [sp, #0]
 800af66:	9802      	ldr	r0, [sp, #8]
 800af68:	4621      	mov	r1, r4
 800af6a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800af6e:	f7ff fa89 	bl	800a484 <quorem>
 800af72:	4603      	mov	r3, r0
 800af74:	3330      	adds	r3, #48	@ 0x30
 800af76:	9003      	str	r0, [sp, #12]
 800af78:	4639      	mov	r1, r7
 800af7a:	9802      	ldr	r0, [sp, #8]
 800af7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af7e:	f001 f9e5 	bl	800c34c <__mcmp>
 800af82:	462a      	mov	r2, r5
 800af84:	9004      	str	r0, [sp, #16]
 800af86:	4621      	mov	r1, r4
 800af88:	4648      	mov	r0, r9
 800af8a:	f001 f9fb 	bl	800c384 <__mdiff>
 800af8e:	68c2      	ldr	r2, [r0, #12]
 800af90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af92:	4606      	mov	r6, r0
 800af94:	bb02      	cbnz	r2, 800afd8 <_dtoa_r+0xa40>
 800af96:	4601      	mov	r1, r0
 800af98:	9802      	ldr	r0, [sp, #8]
 800af9a:	f001 f9d7 	bl	800c34c <__mcmp>
 800af9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afa0:	4602      	mov	r2, r0
 800afa2:	4631      	mov	r1, r6
 800afa4:	4648      	mov	r0, r9
 800afa6:	920c      	str	r2, [sp, #48]	@ 0x30
 800afa8:	9309      	str	r3, [sp, #36]	@ 0x24
 800afaa:	f000 ff53 	bl	800be54 <_Bfree>
 800afae:	9b07      	ldr	r3, [sp, #28]
 800afb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800afb2:	9e00      	ldr	r6, [sp, #0]
 800afb4:	ea42 0103 	orr.w	r1, r2, r3
 800afb8:	9b06      	ldr	r3, [sp, #24]
 800afba:	4319      	orrs	r1, r3
 800afbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afbe:	d10d      	bne.n	800afdc <_dtoa_r+0xa44>
 800afc0:	2b39      	cmp	r3, #57	@ 0x39
 800afc2:	d027      	beq.n	800b014 <_dtoa_r+0xa7c>
 800afc4:	9a04      	ldr	r2, [sp, #16]
 800afc6:	2a00      	cmp	r2, #0
 800afc8:	dd01      	ble.n	800afce <_dtoa_r+0xa36>
 800afca:	9b03      	ldr	r3, [sp, #12]
 800afcc:	3331      	adds	r3, #49	@ 0x31
 800afce:	f88b 3000 	strb.w	r3, [fp]
 800afd2:	e52e      	b.n	800aa32 <_dtoa_r+0x49a>
 800afd4:	4628      	mov	r0, r5
 800afd6:	e7b9      	b.n	800af4c <_dtoa_r+0x9b4>
 800afd8:	2201      	movs	r2, #1
 800afda:	e7e2      	b.n	800afa2 <_dtoa_r+0xa0a>
 800afdc:	9904      	ldr	r1, [sp, #16]
 800afde:	2900      	cmp	r1, #0
 800afe0:	db04      	blt.n	800afec <_dtoa_r+0xa54>
 800afe2:	9807      	ldr	r0, [sp, #28]
 800afe4:	4301      	orrs	r1, r0
 800afe6:	9806      	ldr	r0, [sp, #24]
 800afe8:	4301      	orrs	r1, r0
 800afea:	d120      	bne.n	800b02e <_dtoa_r+0xa96>
 800afec:	2a00      	cmp	r2, #0
 800afee:	ddee      	ble.n	800afce <_dtoa_r+0xa36>
 800aff0:	9902      	ldr	r1, [sp, #8]
 800aff2:	9300      	str	r3, [sp, #0]
 800aff4:	2201      	movs	r2, #1
 800aff6:	4648      	mov	r0, r9
 800aff8:	f001 f93c 	bl	800c274 <__lshift>
 800affc:	4621      	mov	r1, r4
 800affe:	9002      	str	r0, [sp, #8]
 800b000:	f001 f9a4 	bl	800c34c <__mcmp>
 800b004:	2800      	cmp	r0, #0
 800b006:	9b00      	ldr	r3, [sp, #0]
 800b008:	dc02      	bgt.n	800b010 <_dtoa_r+0xa78>
 800b00a:	d1e0      	bne.n	800afce <_dtoa_r+0xa36>
 800b00c:	07da      	lsls	r2, r3, #31
 800b00e:	d5de      	bpl.n	800afce <_dtoa_r+0xa36>
 800b010:	2b39      	cmp	r3, #57	@ 0x39
 800b012:	d1da      	bne.n	800afca <_dtoa_r+0xa32>
 800b014:	2339      	movs	r3, #57	@ 0x39
 800b016:	f88b 3000 	strb.w	r3, [fp]
 800b01a:	4633      	mov	r3, r6
 800b01c:	461e      	mov	r6, r3
 800b01e:	3b01      	subs	r3, #1
 800b020:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b024:	2a39      	cmp	r2, #57	@ 0x39
 800b026:	d04e      	beq.n	800b0c6 <_dtoa_r+0xb2e>
 800b028:	3201      	adds	r2, #1
 800b02a:	701a      	strb	r2, [r3, #0]
 800b02c:	e501      	b.n	800aa32 <_dtoa_r+0x49a>
 800b02e:	2a00      	cmp	r2, #0
 800b030:	dd03      	ble.n	800b03a <_dtoa_r+0xaa2>
 800b032:	2b39      	cmp	r3, #57	@ 0x39
 800b034:	d0ee      	beq.n	800b014 <_dtoa_r+0xa7c>
 800b036:	3301      	adds	r3, #1
 800b038:	e7c9      	b.n	800afce <_dtoa_r+0xa36>
 800b03a:	9a00      	ldr	r2, [sp, #0]
 800b03c:	9908      	ldr	r1, [sp, #32]
 800b03e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b042:	428a      	cmp	r2, r1
 800b044:	d028      	beq.n	800b098 <_dtoa_r+0xb00>
 800b046:	9902      	ldr	r1, [sp, #8]
 800b048:	2300      	movs	r3, #0
 800b04a:	220a      	movs	r2, #10
 800b04c:	4648      	mov	r0, r9
 800b04e:	f000 ff23 	bl	800be98 <__multadd>
 800b052:	42af      	cmp	r7, r5
 800b054:	9002      	str	r0, [sp, #8]
 800b056:	f04f 0300 	mov.w	r3, #0
 800b05a:	f04f 020a 	mov.w	r2, #10
 800b05e:	4639      	mov	r1, r7
 800b060:	4648      	mov	r0, r9
 800b062:	d107      	bne.n	800b074 <_dtoa_r+0xadc>
 800b064:	f000 ff18 	bl	800be98 <__multadd>
 800b068:	4607      	mov	r7, r0
 800b06a:	4605      	mov	r5, r0
 800b06c:	9b00      	ldr	r3, [sp, #0]
 800b06e:	3301      	adds	r3, #1
 800b070:	9300      	str	r3, [sp, #0]
 800b072:	e777      	b.n	800af64 <_dtoa_r+0x9cc>
 800b074:	f000 ff10 	bl	800be98 <__multadd>
 800b078:	4629      	mov	r1, r5
 800b07a:	4607      	mov	r7, r0
 800b07c:	2300      	movs	r3, #0
 800b07e:	220a      	movs	r2, #10
 800b080:	4648      	mov	r0, r9
 800b082:	f000 ff09 	bl	800be98 <__multadd>
 800b086:	4605      	mov	r5, r0
 800b088:	e7f0      	b.n	800b06c <_dtoa_r+0xad4>
 800b08a:	f1bb 0f00 	cmp.w	fp, #0
 800b08e:	bfcc      	ite	gt
 800b090:	465e      	movgt	r6, fp
 800b092:	2601      	movle	r6, #1
 800b094:	4456      	add	r6, sl
 800b096:	2700      	movs	r7, #0
 800b098:	9902      	ldr	r1, [sp, #8]
 800b09a:	9300      	str	r3, [sp, #0]
 800b09c:	2201      	movs	r2, #1
 800b09e:	4648      	mov	r0, r9
 800b0a0:	f001 f8e8 	bl	800c274 <__lshift>
 800b0a4:	4621      	mov	r1, r4
 800b0a6:	9002      	str	r0, [sp, #8]
 800b0a8:	f001 f950 	bl	800c34c <__mcmp>
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	dcb4      	bgt.n	800b01a <_dtoa_r+0xa82>
 800b0b0:	d102      	bne.n	800b0b8 <_dtoa_r+0xb20>
 800b0b2:	9b00      	ldr	r3, [sp, #0]
 800b0b4:	07db      	lsls	r3, r3, #31
 800b0b6:	d4b0      	bmi.n	800b01a <_dtoa_r+0xa82>
 800b0b8:	4633      	mov	r3, r6
 800b0ba:	461e      	mov	r6, r3
 800b0bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0c0:	2a30      	cmp	r2, #48	@ 0x30
 800b0c2:	d0fa      	beq.n	800b0ba <_dtoa_r+0xb22>
 800b0c4:	e4b5      	b.n	800aa32 <_dtoa_r+0x49a>
 800b0c6:	459a      	cmp	sl, r3
 800b0c8:	d1a8      	bne.n	800b01c <_dtoa_r+0xa84>
 800b0ca:	2331      	movs	r3, #49	@ 0x31
 800b0cc:	f108 0801 	add.w	r8, r8, #1
 800b0d0:	f88a 3000 	strb.w	r3, [sl]
 800b0d4:	e4ad      	b.n	800aa32 <_dtoa_r+0x49a>
 800b0d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b134 <_dtoa_r+0xb9c>
 800b0dc:	b11b      	cbz	r3, 800b0e6 <_dtoa_r+0xb4e>
 800b0de:	f10a 0308 	add.w	r3, sl, #8
 800b0e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0e4:	6013      	str	r3, [r2, #0]
 800b0e6:	4650      	mov	r0, sl
 800b0e8:	b017      	add	sp, #92	@ 0x5c
 800b0ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ee:	9b07      	ldr	r3, [sp, #28]
 800b0f0:	2b01      	cmp	r3, #1
 800b0f2:	f77f ae2e 	ble.w	800ad52 <_dtoa_r+0x7ba>
 800b0f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0f8:	9308      	str	r3, [sp, #32]
 800b0fa:	2001      	movs	r0, #1
 800b0fc:	e64d      	b.n	800ad9a <_dtoa_r+0x802>
 800b0fe:	f1bb 0f00 	cmp.w	fp, #0
 800b102:	f77f aed9 	ble.w	800aeb8 <_dtoa_r+0x920>
 800b106:	4656      	mov	r6, sl
 800b108:	9802      	ldr	r0, [sp, #8]
 800b10a:	4621      	mov	r1, r4
 800b10c:	f7ff f9ba 	bl	800a484 <quorem>
 800b110:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b114:	f806 3b01 	strb.w	r3, [r6], #1
 800b118:	eba6 020a 	sub.w	r2, r6, sl
 800b11c:	4593      	cmp	fp, r2
 800b11e:	ddb4      	ble.n	800b08a <_dtoa_r+0xaf2>
 800b120:	9902      	ldr	r1, [sp, #8]
 800b122:	2300      	movs	r3, #0
 800b124:	220a      	movs	r2, #10
 800b126:	4648      	mov	r0, r9
 800b128:	f000 feb6 	bl	800be98 <__multadd>
 800b12c:	9002      	str	r0, [sp, #8]
 800b12e:	e7eb      	b.n	800b108 <_dtoa_r+0xb70>
 800b130:	0800d217 	.word	0x0800d217
 800b134:	0800d19b 	.word	0x0800d19b

0800b138 <_free_r>:
 800b138:	b538      	push	{r3, r4, r5, lr}
 800b13a:	4605      	mov	r5, r0
 800b13c:	2900      	cmp	r1, #0
 800b13e:	d041      	beq.n	800b1c4 <_free_r+0x8c>
 800b140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b144:	1f0c      	subs	r4, r1, #4
 800b146:	2b00      	cmp	r3, #0
 800b148:	bfb8      	it	lt
 800b14a:	18e4      	addlt	r4, r4, r3
 800b14c:	f000 fe36 	bl	800bdbc <__malloc_lock>
 800b150:	4a1d      	ldr	r2, [pc, #116]	@ (800b1c8 <_free_r+0x90>)
 800b152:	6813      	ldr	r3, [r2, #0]
 800b154:	b933      	cbnz	r3, 800b164 <_free_r+0x2c>
 800b156:	6063      	str	r3, [r4, #4]
 800b158:	6014      	str	r4, [r2, #0]
 800b15a:	4628      	mov	r0, r5
 800b15c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b160:	f000 be32 	b.w	800bdc8 <__malloc_unlock>
 800b164:	42a3      	cmp	r3, r4
 800b166:	d908      	bls.n	800b17a <_free_r+0x42>
 800b168:	6820      	ldr	r0, [r4, #0]
 800b16a:	1821      	adds	r1, r4, r0
 800b16c:	428b      	cmp	r3, r1
 800b16e:	bf01      	itttt	eq
 800b170:	6819      	ldreq	r1, [r3, #0]
 800b172:	685b      	ldreq	r3, [r3, #4]
 800b174:	1809      	addeq	r1, r1, r0
 800b176:	6021      	streq	r1, [r4, #0]
 800b178:	e7ed      	b.n	800b156 <_free_r+0x1e>
 800b17a:	461a      	mov	r2, r3
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	b10b      	cbz	r3, 800b184 <_free_r+0x4c>
 800b180:	42a3      	cmp	r3, r4
 800b182:	d9fa      	bls.n	800b17a <_free_r+0x42>
 800b184:	6811      	ldr	r1, [r2, #0]
 800b186:	1850      	adds	r0, r2, r1
 800b188:	42a0      	cmp	r0, r4
 800b18a:	d10b      	bne.n	800b1a4 <_free_r+0x6c>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	4401      	add	r1, r0
 800b190:	1850      	adds	r0, r2, r1
 800b192:	4283      	cmp	r3, r0
 800b194:	6011      	str	r1, [r2, #0]
 800b196:	d1e0      	bne.n	800b15a <_free_r+0x22>
 800b198:	6818      	ldr	r0, [r3, #0]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	6053      	str	r3, [r2, #4]
 800b19e:	4408      	add	r0, r1
 800b1a0:	6010      	str	r0, [r2, #0]
 800b1a2:	e7da      	b.n	800b15a <_free_r+0x22>
 800b1a4:	d902      	bls.n	800b1ac <_free_r+0x74>
 800b1a6:	230c      	movs	r3, #12
 800b1a8:	602b      	str	r3, [r5, #0]
 800b1aa:	e7d6      	b.n	800b15a <_free_r+0x22>
 800b1ac:	6820      	ldr	r0, [r4, #0]
 800b1ae:	1821      	adds	r1, r4, r0
 800b1b0:	428b      	cmp	r3, r1
 800b1b2:	bf04      	itt	eq
 800b1b4:	6819      	ldreq	r1, [r3, #0]
 800b1b6:	685b      	ldreq	r3, [r3, #4]
 800b1b8:	6063      	str	r3, [r4, #4]
 800b1ba:	bf04      	itt	eq
 800b1bc:	1809      	addeq	r1, r1, r0
 800b1be:	6021      	streq	r1, [r4, #0]
 800b1c0:	6054      	str	r4, [r2, #4]
 800b1c2:	e7ca      	b.n	800b15a <_free_r+0x22>
 800b1c4:	bd38      	pop	{r3, r4, r5, pc}
 800b1c6:	bf00      	nop
 800b1c8:	20005348 	.word	0x20005348

0800b1cc <rshift>:
 800b1cc:	6903      	ldr	r3, [r0, #16]
 800b1ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b1d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b1da:	f100 0414 	add.w	r4, r0, #20
 800b1de:	dd45      	ble.n	800b26c <rshift+0xa0>
 800b1e0:	f011 011f 	ands.w	r1, r1, #31
 800b1e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b1e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b1ec:	d10c      	bne.n	800b208 <rshift+0x3c>
 800b1ee:	f100 0710 	add.w	r7, r0, #16
 800b1f2:	4629      	mov	r1, r5
 800b1f4:	42b1      	cmp	r1, r6
 800b1f6:	d334      	bcc.n	800b262 <rshift+0x96>
 800b1f8:	1a9b      	subs	r3, r3, r2
 800b1fa:	009b      	lsls	r3, r3, #2
 800b1fc:	1eea      	subs	r2, r5, #3
 800b1fe:	4296      	cmp	r6, r2
 800b200:	bf38      	it	cc
 800b202:	2300      	movcc	r3, #0
 800b204:	4423      	add	r3, r4
 800b206:	e015      	b.n	800b234 <rshift+0x68>
 800b208:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b20c:	f1c1 0820 	rsb	r8, r1, #32
 800b210:	40cf      	lsrs	r7, r1
 800b212:	f105 0e04 	add.w	lr, r5, #4
 800b216:	46a1      	mov	r9, r4
 800b218:	4576      	cmp	r6, lr
 800b21a:	46f4      	mov	ip, lr
 800b21c:	d815      	bhi.n	800b24a <rshift+0x7e>
 800b21e:	1a9a      	subs	r2, r3, r2
 800b220:	0092      	lsls	r2, r2, #2
 800b222:	3a04      	subs	r2, #4
 800b224:	3501      	adds	r5, #1
 800b226:	42ae      	cmp	r6, r5
 800b228:	bf38      	it	cc
 800b22a:	2200      	movcc	r2, #0
 800b22c:	18a3      	adds	r3, r4, r2
 800b22e:	50a7      	str	r7, [r4, r2]
 800b230:	b107      	cbz	r7, 800b234 <rshift+0x68>
 800b232:	3304      	adds	r3, #4
 800b234:	1b1a      	subs	r2, r3, r4
 800b236:	42a3      	cmp	r3, r4
 800b238:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b23c:	bf08      	it	eq
 800b23e:	2300      	moveq	r3, #0
 800b240:	6102      	str	r2, [r0, #16]
 800b242:	bf08      	it	eq
 800b244:	6143      	streq	r3, [r0, #20]
 800b246:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b24a:	f8dc c000 	ldr.w	ip, [ip]
 800b24e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b252:	ea4c 0707 	orr.w	r7, ip, r7
 800b256:	f849 7b04 	str.w	r7, [r9], #4
 800b25a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b25e:	40cf      	lsrs	r7, r1
 800b260:	e7da      	b.n	800b218 <rshift+0x4c>
 800b262:	f851 cb04 	ldr.w	ip, [r1], #4
 800b266:	f847 cf04 	str.w	ip, [r7, #4]!
 800b26a:	e7c3      	b.n	800b1f4 <rshift+0x28>
 800b26c:	4623      	mov	r3, r4
 800b26e:	e7e1      	b.n	800b234 <rshift+0x68>

0800b270 <__hexdig_fun>:
 800b270:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b274:	2b09      	cmp	r3, #9
 800b276:	d802      	bhi.n	800b27e <__hexdig_fun+0xe>
 800b278:	3820      	subs	r0, #32
 800b27a:	b2c0      	uxtb	r0, r0
 800b27c:	4770      	bx	lr
 800b27e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b282:	2b05      	cmp	r3, #5
 800b284:	d801      	bhi.n	800b28a <__hexdig_fun+0x1a>
 800b286:	3847      	subs	r0, #71	@ 0x47
 800b288:	e7f7      	b.n	800b27a <__hexdig_fun+0xa>
 800b28a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b28e:	2b05      	cmp	r3, #5
 800b290:	d801      	bhi.n	800b296 <__hexdig_fun+0x26>
 800b292:	3827      	subs	r0, #39	@ 0x27
 800b294:	e7f1      	b.n	800b27a <__hexdig_fun+0xa>
 800b296:	2000      	movs	r0, #0
 800b298:	4770      	bx	lr
	...

0800b29c <__gethex>:
 800b29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a0:	b085      	sub	sp, #20
 800b2a2:	468a      	mov	sl, r1
 800b2a4:	9302      	str	r3, [sp, #8]
 800b2a6:	680b      	ldr	r3, [r1, #0]
 800b2a8:	9001      	str	r0, [sp, #4]
 800b2aa:	4690      	mov	r8, r2
 800b2ac:	1c9c      	adds	r4, r3, #2
 800b2ae:	46a1      	mov	r9, r4
 800b2b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b2b4:	2830      	cmp	r0, #48	@ 0x30
 800b2b6:	d0fa      	beq.n	800b2ae <__gethex+0x12>
 800b2b8:	eba9 0303 	sub.w	r3, r9, r3
 800b2bc:	f1a3 0b02 	sub.w	fp, r3, #2
 800b2c0:	f7ff ffd6 	bl	800b270 <__hexdig_fun>
 800b2c4:	4605      	mov	r5, r0
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d168      	bne.n	800b39c <__gethex+0x100>
 800b2ca:	49a0      	ldr	r1, [pc, #640]	@ (800b54c <__gethex+0x2b0>)
 800b2cc:	2201      	movs	r2, #1
 800b2ce:	4648      	mov	r0, r9
 800b2d0:	f7ff f81a 	bl	800a308 <strncmp>
 800b2d4:	4607      	mov	r7, r0
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	d167      	bne.n	800b3aa <__gethex+0x10e>
 800b2da:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b2de:	4626      	mov	r6, r4
 800b2e0:	f7ff ffc6 	bl	800b270 <__hexdig_fun>
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	d062      	beq.n	800b3ae <__gethex+0x112>
 800b2e8:	4623      	mov	r3, r4
 800b2ea:	7818      	ldrb	r0, [r3, #0]
 800b2ec:	2830      	cmp	r0, #48	@ 0x30
 800b2ee:	4699      	mov	r9, r3
 800b2f0:	f103 0301 	add.w	r3, r3, #1
 800b2f4:	d0f9      	beq.n	800b2ea <__gethex+0x4e>
 800b2f6:	f7ff ffbb 	bl	800b270 <__hexdig_fun>
 800b2fa:	fab0 f580 	clz	r5, r0
 800b2fe:	096d      	lsrs	r5, r5, #5
 800b300:	f04f 0b01 	mov.w	fp, #1
 800b304:	464a      	mov	r2, r9
 800b306:	4616      	mov	r6, r2
 800b308:	3201      	adds	r2, #1
 800b30a:	7830      	ldrb	r0, [r6, #0]
 800b30c:	f7ff ffb0 	bl	800b270 <__hexdig_fun>
 800b310:	2800      	cmp	r0, #0
 800b312:	d1f8      	bne.n	800b306 <__gethex+0x6a>
 800b314:	498d      	ldr	r1, [pc, #564]	@ (800b54c <__gethex+0x2b0>)
 800b316:	2201      	movs	r2, #1
 800b318:	4630      	mov	r0, r6
 800b31a:	f7fe fff5 	bl	800a308 <strncmp>
 800b31e:	2800      	cmp	r0, #0
 800b320:	d13f      	bne.n	800b3a2 <__gethex+0x106>
 800b322:	b944      	cbnz	r4, 800b336 <__gethex+0x9a>
 800b324:	1c74      	adds	r4, r6, #1
 800b326:	4622      	mov	r2, r4
 800b328:	4616      	mov	r6, r2
 800b32a:	3201      	adds	r2, #1
 800b32c:	7830      	ldrb	r0, [r6, #0]
 800b32e:	f7ff ff9f 	bl	800b270 <__hexdig_fun>
 800b332:	2800      	cmp	r0, #0
 800b334:	d1f8      	bne.n	800b328 <__gethex+0x8c>
 800b336:	1ba4      	subs	r4, r4, r6
 800b338:	00a7      	lsls	r7, r4, #2
 800b33a:	7833      	ldrb	r3, [r6, #0]
 800b33c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b340:	2b50      	cmp	r3, #80	@ 0x50
 800b342:	d13e      	bne.n	800b3c2 <__gethex+0x126>
 800b344:	7873      	ldrb	r3, [r6, #1]
 800b346:	2b2b      	cmp	r3, #43	@ 0x2b
 800b348:	d033      	beq.n	800b3b2 <__gethex+0x116>
 800b34a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b34c:	d034      	beq.n	800b3b8 <__gethex+0x11c>
 800b34e:	1c71      	adds	r1, r6, #1
 800b350:	2400      	movs	r4, #0
 800b352:	7808      	ldrb	r0, [r1, #0]
 800b354:	f7ff ff8c 	bl	800b270 <__hexdig_fun>
 800b358:	1e43      	subs	r3, r0, #1
 800b35a:	b2db      	uxtb	r3, r3
 800b35c:	2b18      	cmp	r3, #24
 800b35e:	d830      	bhi.n	800b3c2 <__gethex+0x126>
 800b360:	f1a0 0210 	sub.w	r2, r0, #16
 800b364:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b368:	f7ff ff82 	bl	800b270 <__hexdig_fun>
 800b36c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800b370:	fa5f fc8c 	uxtb.w	ip, ip
 800b374:	f1bc 0f18 	cmp.w	ip, #24
 800b378:	f04f 030a 	mov.w	r3, #10
 800b37c:	d91e      	bls.n	800b3bc <__gethex+0x120>
 800b37e:	b104      	cbz	r4, 800b382 <__gethex+0xe6>
 800b380:	4252      	negs	r2, r2
 800b382:	4417      	add	r7, r2
 800b384:	f8ca 1000 	str.w	r1, [sl]
 800b388:	b1ed      	cbz	r5, 800b3c6 <__gethex+0x12a>
 800b38a:	f1bb 0f00 	cmp.w	fp, #0
 800b38e:	bf0c      	ite	eq
 800b390:	2506      	moveq	r5, #6
 800b392:	2500      	movne	r5, #0
 800b394:	4628      	mov	r0, r5
 800b396:	b005      	add	sp, #20
 800b398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b39c:	2500      	movs	r5, #0
 800b39e:	462c      	mov	r4, r5
 800b3a0:	e7b0      	b.n	800b304 <__gethex+0x68>
 800b3a2:	2c00      	cmp	r4, #0
 800b3a4:	d1c7      	bne.n	800b336 <__gethex+0x9a>
 800b3a6:	4627      	mov	r7, r4
 800b3a8:	e7c7      	b.n	800b33a <__gethex+0x9e>
 800b3aa:	464e      	mov	r6, r9
 800b3ac:	462f      	mov	r7, r5
 800b3ae:	2501      	movs	r5, #1
 800b3b0:	e7c3      	b.n	800b33a <__gethex+0x9e>
 800b3b2:	2400      	movs	r4, #0
 800b3b4:	1cb1      	adds	r1, r6, #2
 800b3b6:	e7cc      	b.n	800b352 <__gethex+0xb6>
 800b3b8:	2401      	movs	r4, #1
 800b3ba:	e7fb      	b.n	800b3b4 <__gethex+0x118>
 800b3bc:	fb03 0002 	mla	r0, r3, r2, r0
 800b3c0:	e7ce      	b.n	800b360 <__gethex+0xc4>
 800b3c2:	4631      	mov	r1, r6
 800b3c4:	e7de      	b.n	800b384 <__gethex+0xe8>
 800b3c6:	eba6 0309 	sub.w	r3, r6, r9
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	4629      	mov	r1, r5
 800b3ce:	2b07      	cmp	r3, #7
 800b3d0:	dc0a      	bgt.n	800b3e8 <__gethex+0x14c>
 800b3d2:	9801      	ldr	r0, [sp, #4]
 800b3d4:	f000 fcfe 	bl	800bdd4 <_Balloc>
 800b3d8:	4604      	mov	r4, r0
 800b3da:	b940      	cbnz	r0, 800b3ee <__gethex+0x152>
 800b3dc:	4b5c      	ldr	r3, [pc, #368]	@ (800b550 <__gethex+0x2b4>)
 800b3de:	4602      	mov	r2, r0
 800b3e0:	21e4      	movs	r1, #228	@ 0xe4
 800b3e2:	485c      	ldr	r0, [pc, #368]	@ (800b554 <__gethex+0x2b8>)
 800b3e4:	f001 fa8e 	bl	800c904 <__assert_func>
 800b3e8:	3101      	adds	r1, #1
 800b3ea:	105b      	asrs	r3, r3, #1
 800b3ec:	e7ef      	b.n	800b3ce <__gethex+0x132>
 800b3ee:	f100 0a14 	add.w	sl, r0, #20
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	4655      	mov	r5, sl
 800b3f6:	469b      	mov	fp, r3
 800b3f8:	45b1      	cmp	r9, r6
 800b3fa:	d337      	bcc.n	800b46c <__gethex+0x1d0>
 800b3fc:	f845 bb04 	str.w	fp, [r5], #4
 800b400:	eba5 050a 	sub.w	r5, r5, sl
 800b404:	10ad      	asrs	r5, r5, #2
 800b406:	6125      	str	r5, [r4, #16]
 800b408:	4658      	mov	r0, fp
 800b40a:	f000 fdd5 	bl	800bfb8 <__hi0bits>
 800b40e:	016d      	lsls	r5, r5, #5
 800b410:	f8d8 6000 	ldr.w	r6, [r8]
 800b414:	1a2d      	subs	r5, r5, r0
 800b416:	42b5      	cmp	r5, r6
 800b418:	dd54      	ble.n	800b4c4 <__gethex+0x228>
 800b41a:	1bad      	subs	r5, r5, r6
 800b41c:	4629      	mov	r1, r5
 800b41e:	4620      	mov	r0, r4
 800b420:	f001 f961 	bl	800c6e6 <__any_on>
 800b424:	4681      	mov	r9, r0
 800b426:	b178      	cbz	r0, 800b448 <__gethex+0x1ac>
 800b428:	1e6b      	subs	r3, r5, #1
 800b42a:	1159      	asrs	r1, r3, #5
 800b42c:	f003 021f 	and.w	r2, r3, #31
 800b430:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b434:	f04f 0901 	mov.w	r9, #1
 800b438:	fa09 f202 	lsl.w	r2, r9, r2
 800b43c:	420a      	tst	r2, r1
 800b43e:	d003      	beq.n	800b448 <__gethex+0x1ac>
 800b440:	454b      	cmp	r3, r9
 800b442:	dc36      	bgt.n	800b4b2 <__gethex+0x216>
 800b444:	f04f 0902 	mov.w	r9, #2
 800b448:	4629      	mov	r1, r5
 800b44a:	4620      	mov	r0, r4
 800b44c:	f7ff febe 	bl	800b1cc <rshift>
 800b450:	442f      	add	r7, r5
 800b452:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b456:	42bb      	cmp	r3, r7
 800b458:	da42      	bge.n	800b4e0 <__gethex+0x244>
 800b45a:	9801      	ldr	r0, [sp, #4]
 800b45c:	4621      	mov	r1, r4
 800b45e:	f000 fcf9 	bl	800be54 <_Bfree>
 800b462:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b464:	2300      	movs	r3, #0
 800b466:	6013      	str	r3, [r2, #0]
 800b468:	25a3      	movs	r5, #163	@ 0xa3
 800b46a:	e793      	b.n	800b394 <__gethex+0xf8>
 800b46c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b470:	2a2e      	cmp	r2, #46	@ 0x2e
 800b472:	d012      	beq.n	800b49a <__gethex+0x1fe>
 800b474:	2b20      	cmp	r3, #32
 800b476:	d104      	bne.n	800b482 <__gethex+0x1e6>
 800b478:	f845 bb04 	str.w	fp, [r5], #4
 800b47c:	f04f 0b00 	mov.w	fp, #0
 800b480:	465b      	mov	r3, fp
 800b482:	7830      	ldrb	r0, [r6, #0]
 800b484:	9303      	str	r3, [sp, #12]
 800b486:	f7ff fef3 	bl	800b270 <__hexdig_fun>
 800b48a:	9b03      	ldr	r3, [sp, #12]
 800b48c:	f000 000f 	and.w	r0, r0, #15
 800b490:	4098      	lsls	r0, r3
 800b492:	ea4b 0b00 	orr.w	fp, fp, r0
 800b496:	3304      	adds	r3, #4
 800b498:	e7ae      	b.n	800b3f8 <__gethex+0x15c>
 800b49a:	45b1      	cmp	r9, r6
 800b49c:	d8ea      	bhi.n	800b474 <__gethex+0x1d8>
 800b49e:	492b      	ldr	r1, [pc, #172]	@ (800b54c <__gethex+0x2b0>)
 800b4a0:	9303      	str	r3, [sp, #12]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7fe ff2f 	bl	800a308 <strncmp>
 800b4aa:	9b03      	ldr	r3, [sp, #12]
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	d1e1      	bne.n	800b474 <__gethex+0x1d8>
 800b4b0:	e7a2      	b.n	800b3f8 <__gethex+0x15c>
 800b4b2:	1ea9      	subs	r1, r5, #2
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	f001 f916 	bl	800c6e6 <__any_on>
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	d0c2      	beq.n	800b444 <__gethex+0x1a8>
 800b4be:	f04f 0903 	mov.w	r9, #3
 800b4c2:	e7c1      	b.n	800b448 <__gethex+0x1ac>
 800b4c4:	da09      	bge.n	800b4da <__gethex+0x23e>
 800b4c6:	1b75      	subs	r5, r6, r5
 800b4c8:	4621      	mov	r1, r4
 800b4ca:	9801      	ldr	r0, [sp, #4]
 800b4cc:	462a      	mov	r2, r5
 800b4ce:	f000 fed1 	bl	800c274 <__lshift>
 800b4d2:	1b7f      	subs	r7, r7, r5
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	f100 0a14 	add.w	sl, r0, #20
 800b4da:	f04f 0900 	mov.w	r9, #0
 800b4de:	e7b8      	b.n	800b452 <__gethex+0x1b6>
 800b4e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b4e4:	42bd      	cmp	r5, r7
 800b4e6:	dd6f      	ble.n	800b5c8 <__gethex+0x32c>
 800b4e8:	1bed      	subs	r5, r5, r7
 800b4ea:	42ae      	cmp	r6, r5
 800b4ec:	dc34      	bgt.n	800b558 <__gethex+0x2bc>
 800b4ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4f2:	2b02      	cmp	r3, #2
 800b4f4:	d022      	beq.n	800b53c <__gethex+0x2a0>
 800b4f6:	2b03      	cmp	r3, #3
 800b4f8:	d024      	beq.n	800b544 <__gethex+0x2a8>
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d115      	bne.n	800b52a <__gethex+0x28e>
 800b4fe:	42ae      	cmp	r6, r5
 800b500:	d113      	bne.n	800b52a <__gethex+0x28e>
 800b502:	2e01      	cmp	r6, #1
 800b504:	d10b      	bne.n	800b51e <__gethex+0x282>
 800b506:	9a02      	ldr	r2, [sp, #8]
 800b508:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b50c:	6013      	str	r3, [r2, #0]
 800b50e:	2301      	movs	r3, #1
 800b510:	6123      	str	r3, [r4, #16]
 800b512:	f8ca 3000 	str.w	r3, [sl]
 800b516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b518:	2562      	movs	r5, #98	@ 0x62
 800b51a:	601c      	str	r4, [r3, #0]
 800b51c:	e73a      	b.n	800b394 <__gethex+0xf8>
 800b51e:	1e71      	subs	r1, r6, #1
 800b520:	4620      	mov	r0, r4
 800b522:	f001 f8e0 	bl	800c6e6 <__any_on>
 800b526:	2800      	cmp	r0, #0
 800b528:	d1ed      	bne.n	800b506 <__gethex+0x26a>
 800b52a:	9801      	ldr	r0, [sp, #4]
 800b52c:	4621      	mov	r1, r4
 800b52e:	f000 fc91 	bl	800be54 <_Bfree>
 800b532:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b534:	2300      	movs	r3, #0
 800b536:	6013      	str	r3, [r2, #0]
 800b538:	2550      	movs	r5, #80	@ 0x50
 800b53a:	e72b      	b.n	800b394 <__gethex+0xf8>
 800b53c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d1f3      	bne.n	800b52a <__gethex+0x28e>
 800b542:	e7e0      	b.n	800b506 <__gethex+0x26a>
 800b544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b546:	2b00      	cmp	r3, #0
 800b548:	d1dd      	bne.n	800b506 <__gethex+0x26a>
 800b54a:	e7ee      	b.n	800b52a <__gethex+0x28e>
 800b54c:	0800d191 	.word	0x0800d191
 800b550:	0800d217 	.word	0x0800d217
 800b554:	0800d228 	.word	0x0800d228
 800b558:	1e6f      	subs	r7, r5, #1
 800b55a:	f1b9 0f00 	cmp.w	r9, #0
 800b55e:	d130      	bne.n	800b5c2 <__gethex+0x326>
 800b560:	b127      	cbz	r7, 800b56c <__gethex+0x2d0>
 800b562:	4639      	mov	r1, r7
 800b564:	4620      	mov	r0, r4
 800b566:	f001 f8be 	bl	800c6e6 <__any_on>
 800b56a:	4681      	mov	r9, r0
 800b56c:	117a      	asrs	r2, r7, #5
 800b56e:	2301      	movs	r3, #1
 800b570:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b574:	f007 071f 	and.w	r7, r7, #31
 800b578:	40bb      	lsls	r3, r7
 800b57a:	4213      	tst	r3, r2
 800b57c:	4629      	mov	r1, r5
 800b57e:	4620      	mov	r0, r4
 800b580:	bf18      	it	ne
 800b582:	f049 0902 	orrne.w	r9, r9, #2
 800b586:	f7ff fe21 	bl	800b1cc <rshift>
 800b58a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b58e:	1b76      	subs	r6, r6, r5
 800b590:	2502      	movs	r5, #2
 800b592:	f1b9 0f00 	cmp.w	r9, #0
 800b596:	d047      	beq.n	800b628 <__gethex+0x38c>
 800b598:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b59c:	2b02      	cmp	r3, #2
 800b59e:	d015      	beq.n	800b5cc <__gethex+0x330>
 800b5a0:	2b03      	cmp	r3, #3
 800b5a2:	d017      	beq.n	800b5d4 <__gethex+0x338>
 800b5a4:	2b01      	cmp	r3, #1
 800b5a6:	d109      	bne.n	800b5bc <__gethex+0x320>
 800b5a8:	f019 0f02 	tst.w	r9, #2
 800b5ac:	d006      	beq.n	800b5bc <__gethex+0x320>
 800b5ae:	f8da 3000 	ldr.w	r3, [sl]
 800b5b2:	ea49 0903 	orr.w	r9, r9, r3
 800b5b6:	f019 0f01 	tst.w	r9, #1
 800b5ba:	d10e      	bne.n	800b5da <__gethex+0x33e>
 800b5bc:	f045 0510 	orr.w	r5, r5, #16
 800b5c0:	e032      	b.n	800b628 <__gethex+0x38c>
 800b5c2:	f04f 0901 	mov.w	r9, #1
 800b5c6:	e7d1      	b.n	800b56c <__gethex+0x2d0>
 800b5c8:	2501      	movs	r5, #1
 800b5ca:	e7e2      	b.n	800b592 <__gethex+0x2f6>
 800b5cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5ce:	f1c3 0301 	rsb	r3, r3, #1
 800b5d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b5d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d0f0      	beq.n	800b5bc <__gethex+0x320>
 800b5da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b5de:	f104 0314 	add.w	r3, r4, #20
 800b5e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b5e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b5ea:	f04f 0c00 	mov.w	ip, #0
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5f4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800b5f8:	d01b      	beq.n	800b632 <__gethex+0x396>
 800b5fa:	3201      	adds	r2, #1
 800b5fc:	6002      	str	r2, [r0, #0]
 800b5fe:	2d02      	cmp	r5, #2
 800b600:	f104 0314 	add.w	r3, r4, #20
 800b604:	d13c      	bne.n	800b680 <__gethex+0x3e4>
 800b606:	f8d8 2000 	ldr.w	r2, [r8]
 800b60a:	3a01      	subs	r2, #1
 800b60c:	42b2      	cmp	r2, r6
 800b60e:	d109      	bne.n	800b624 <__gethex+0x388>
 800b610:	1171      	asrs	r1, r6, #5
 800b612:	2201      	movs	r2, #1
 800b614:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b618:	f006 061f 	and.w	r6, r6, #31
 800b61c:	fa02 f606 	lsl.w	r6, r2, r6
 800b620:	421e      	tst	r6, r3
 800b622:	d13a      	bne.n	800b69a <__gethex+0x3fe>
 800b624:	f045 0520 	orr.w	r5, r5, #32
 800b628:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b62a:	601c      	str	r4, [r3, #0]
 800b62c:	9b02      	ldr	r3, [sp, #8]
 800b62e:	601f      	str	r7, [r3, #0]
 800b630:	e6b0      	b.n	800b394 <__gethex+0xf8>
 800b632:	4299      	cmp	r1, r3
 800b634:	f843 cc04 	str.w	ip, [r3, #-4]
 800b638:	d8d9      	bhi.n	800b5ee <__gethex+0x352>
 800b63a:	68a3      	ldr	r3, [r4, #8]
 800b63c:	459b      	cmp	fp, r3
 800b63e:	db17      	blt.n	800b670 <__gethex+0x3d4>
 800b640:	6861      	ldr	r1, [r4, #4]
 800b642:	9801      	ldr	r0, [sp, #4]
 800b644:	3101      	adds	r1, #1
 800b646:	f000 fbc5 	bl	800bdd4 <_Balloc>
 800b64a:	4681      	mov	r9, r0
 800b64c:	b918      	cbnz	r0, 800b656 <__gethex+0x3ba>
 800b64e:	4b1a      	ldr	r3, [pc, #104]	@ (800b6b8 <__gethex+0x41c>)
 800b650:	4602      	mov	r2, r0
 800b652:	2184      	movs	r1, #132	@ 0x84
 800b654:	e6c5      	b.n	800b3e2 <__gethex+0x146>
 800b656:	6922      	ldr	r2, [r4, #16]
 800b658:	3202      	adds	r2, #2
 800b65a:	f104 010c 	add.w	r1, r4, #12
 800b65e:	0092      	lsls	r2, r2, #2
 800b660:	300c      	adds	r0, #12
 800b662:	f7fe fef3 	bl	800a44c <memcpy>
 800b666:	4621      	mov	r1, r4
 800b668:	9801      	ldr	r0, [sp, #4]
 800b66a:	f000 fbf3 	bl	800be54 <_Bfree>
 800b66e:	464c      	mov	r4, r9
 800b670:	6923      	ldr	r3, [r4, #16]
 800b672:	1c5a      	adds	r2, r3, #1
 800b674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b678:	6122      	str	r2, [r4, #16]
 800b67a:	2201      	movs	r2, #1
 800b67c:	615a      	str	r2, [r3, #20]
 800b67e:	e7be      	b.n	800b5fe <__gethex+0x362>
 800b680:	6922      	ldr	r2, [r4, #16]
 800b682:	455a      	cmp	r2, fp
 800b684:	dd0b      	ble.n	800b69e <__gethex+0x402>
 800b686:	2101      	movs	r1, #1
 800b688:	4620      	mov	r0, r4
 800b68a:	f7ff fd9f 	bl	800b1cc <rshift>
 800b68e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b692:	3701      	adds	r7, #1
 800b694:	42bb      	cmp	r3, r7
 800b696:	f6ff aee0 	blt.w	800b45a <__gethex+0x1be>
 800b69a:	2501      	movs	r5, #1
 800b69c:	e7c2      	b.n	800b624 <__gethex+0x388>
 800b69e:	f016 061f 	ands.w	r6, r6, #31
 800b6a2:	d0fa      	beq.n	800b69a <__gethex+0x3fe>
 800b6a4:	4453      	add	r3, sl
 800b6a6:	f1c6 0620 	rsb	r6, r6, #32
 800b6aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b6ae:	f000 fc83 	bl	800bfb8 <__hi0bits>
 800b6b2:	42b0      	cmp	r0, r6
 800b6b4:	dbe7      	blt.n	800b686 <__gethex+0x3ea>
 800b6b6:	e7f0      	b.n	800b69a <__gethex+0x3fe>
 800b6b8:	0800d217 	.word	0x0800d217

0800b6bc <L_shift>:
 800b6bc:	f1c2 0208 	rsb	r2, r2, #8
 800b6c0:	0092      	lsls	r2, r2, #2
 800b6c2:	b570      	push	{r4, r5, r6, lr}
 800b6c4:	f1c2 0620 	rsb	r6, r2, #32
 800b6c8:	6843      	ldr	r3, [r0, #4]
 800b6ca:	6804      	ldr	r4, [r0, #0]
 800b6cc:	fa03 f506 	lsl.w	r5, r3, r6
 800b6d0:	432c      	orrs	r4, r5
 800b6d2:	40d3      	lsrs	r3, r2
 800b6d4:	6004      	str	r4, [r0, #0]
 800b6d6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b6da:	4288      	cmp	r0, r1
 800b6dc:	d3f4      	bcc.n	800b6c8 <L_shift+0xc>
 800b6de:	bd70      	pop	{r4, r5, r6, pc}

0800b6e0 <__match>:
 800b6e0:	b530      	push	{r4, r5, lr}
 800b6e2:	6803      	ldr	r3, [r0, #0]
 800b6e4:	3301      	adds	r3, #1
 800b6e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6ea:	b914      	cbnz	r4, 800b6f2 <__match+0x12>
 800b6ec:	6003      	str	r3, [r0, #0]
 800b6ee:	2001      	movs	r0, #1
 800b6f0:	bd30      	pop	{r4, r5, pc}
 800b6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b6fa:	2d19      	cmp	r5, #25
 800b6fc:	bf98      	it	ls
 800b6fe:	3220      	addls	r2, #32
 800b700:	42a2      	cmp	r2, r4
 800b702:	d0f0      	beq.n	800b6e6 <__match+0x6>
 800b704:	2000      	movs	r0, #0
 800b706:	e7f3      	b.n	800b6f0 <__match+0x10>

0800b708 <__hexnan>:
 800b708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b70c:	680b      	ldr	r3, [r1, #0]
 800b70e:	6801      	ldr	r1, [r0, #0]
 800b710:	115e      	asrs	r6, r3, #5
 800b712:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b716:	f013 031f 	ands.w	r3, r3, #31
 800b71a:	b087      	sub	sp, #28
 800b71c:	bf18      	it	ne
 800b71e:	3604      	addne	r6, #4
 800b720:	2500      	movs	r5, #0
 800b722:	1f37      	subs	r7, r6, #4
 800b724:	4682      	mov	sl, r0
 800b726:	4690      	mov	r8, r2
 800b728:	9301      	str	r3, [sp, #4]
 800b72a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b72e:	46b9      	mov	r9, r7
 800b730:	463c      	mov	r4, r7
 800b732:	9502      	str	r5, [sp, #8]
 800b734:	46ab      	mov	fp, r5
 800b736:	784a      	ldrb	r2, [r1, #1]
 800b738:	1c4b      	adds	r3, r1, #1
 800b73a:	9303      	str	r3, [sp, #12]
 800b73c:	b342      	cbz	r2, 800b790 <__hexnan+0x88>
 800b73e:	4610      	mov	r0, r2
 800b740:	9105      	str	r1, [sp, #20]
 800b742:	9204      	str	r2, [sp, #16]
 800b744:	f7ff fd94 	bl	800b270 <__hexdig_fun>
 800b748:	2800      	cmp	r0, #0
 800b74a:	d151      	bne.n	800b7f0 <__hexnan+0xe8>
 800b74c:	9a04      	ldr	r2, [sp, #16]
 800b74e:	9905      	ldr	r1, [sp, #20]
 800b750:	2a20      	cmp	r2, #32
 800b752:	d818      	bhi.n	800b786 <__hexnan+0x7e>
 800b754:	9b02      	ldr	r3, [sp, #8]
 800b756:	459b      	cmp	fp, r3
 800b758:	dd13      	ble.n	800b782 <__hexnan+0x7a>
 800b75a:	454c      	cmp	r4, r9
 800b75c:	d206      	bcs.n	800b76c <__hexnan+0x64>
 800b75e:	2d07      	cmp	r5, #7
 800b760:	dc04      	bgt.n	800b76c <__hexnan+0x64>
 800b762:	462a      	mov	r2, r5
 800b764:	4649      	mov	r1, r9
 800b766:	4620      	mov	r0, r4
 800b768:	f7ff ffa8 	bl	800b6bc <L_shift>
 800b76c:	4544      	cmp	r4, r8
 800b76e:	d952      	bls.n	800b816 <__hexnan+0x10e>
 800b770:	2300      	movs	r3, #0
 800b772:	f1a4 0904 	sub.w	r9, r4, #4
 800b776:	f844 3c04 	str.w	r3, [r4, #-4]
 800b77a:	f8cd b008 	str.w	fp, [sp, #8]
 800b77e:	464c      	mov	r4, r9
 800b780:	461d      	mov	r5, r3
 800b782:	9903      	ldr	r1, [sp, #12]
 800b784:	e7d7      	b.n	800b736 <__hexnan+0x2e>
 800b786:	2a29      	cmp	r2, #41	@ 0x29
 800b788:	d157      	bne.n	800b83a <__hexnan+0x132>
 800b78a:	3102      	adds	r1, #2
 800b78c:	f8ca 1000 	str.w	r1, [sl]
 800b790:	f1bb 0f00 	cmp.w	fp, #0
 800b794:	d051      	beq.n	800b83a <__hexnan+0x132>
 800b796:	454c      	cmp	r4, r9
 800b798:	d206      	bcs.n	800b7a8 <__hexnan+0xa0>
 800b79a:	2d07      	cmp	r5, #7
 800b79c:	dc04      	bgt.n	800b7a8 <__hexnan+0xa0>
 800b79e:	462a      	mov	r2, r5
 800b7a0:	4649      	mov	r1, r9
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	f7ff ff8a 	bl	800b6bc <L_shift>
 800b7a8:	4544      	cmp	r4, r8
 800b7aa:	d936      	bls.n	800b81a <__hexnan+0x112>
 800b7ac:	f1a8 0204 	sub.w	r2, r8, #4
 800b7b0:	4623      	mov	r3, r4
 800b7b2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b7b6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b7ba:	429f      	cmp	r7, r3
 800b7bc:	d2f9      	bcs.n	800b7b2 <__hexnan+0xaa>
 800b7be:	1b3b      	subs	r3, r7, r4
 800b7c0:	f023 0303 	bic.w	r3, r3, #3
 800b7c4:	3304      	adds	r3, #4
 800b7c6:	3401      	adds	r4, #1
 800b7c8:	3e03      	subs	r6, #3
 800b7ca:	42b4      	cmp	r4, r6
 800b7cc:	bf88      	it	hi
 800b7ce:	2304      	movhi	r3, #4
 800b7d0:	4443      	add	r3, r8
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f843 2b04 	str.w	r2, [r3], #4
 800b7d8:	429f      	cmp	r7, r3
 800b7da:	d2fb      	bcs.n	800b7d4 <__hexnan+0xcc>
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	b91b      	cbnz	r3, 800b7e8 <__hexnan+0xe0>
 800b7e0:	4547      	cmp	r7, r8
 800b7e2:	d128      	bne.n	800b836 <__hexnan+0x12e>
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	603b      	str	r3, [r7, #0]
 800b7e8:	2005      	movs	r0, #5
 800b7ea:	b007      	add	sp, #28
 800b7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f0:	3501      	adds	r5, #1
 800b7f2:	2d08      	cmp	r5, #8
 800b7f4:	f10b 0b01 	add.w	fp, fp, #1
 800b7f8:	dd06      	ble.n	800b808 <__hexnan+0x100>
 800b7fa:	4544      	cmp	r4, r8
 800b7fc:	d9c1      	bls.n	800b782 <__hexnan+0x7a>
 800b7fe:	2300      	movs	r3, #0
 800b800:	f844 3c04 	str.w	r3, [r4, #-4]
 800b804:	2501      	movs	r5, #1
 800b806:	3c04      	subs	r4, #4
 800b808:	6822      	ldr	r2, [r4, #0]
 800b80a:	f000 000f 	and.w	r0, r0, #15
 800b80e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b812:	6020      	str	r0, [r4, #0]
 800b814:	e7b5      	b.n	800b782 <__hexnan+0x7a>
 800b816:	2508      	movs	r5, #8
 800b818:	e7b3      	b.n	800b782 <__hexnan+0x7a>
 800b81a:	9b01      	ldr	r3, [sp, #4]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d0dd      	beq.n	800b7dc <__hexnan+0xd4>
 800b820:	f1c3 0320 	rsb	r3, r3, #32
 800b824:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b828:	40da      	lsrs	r2, r3
 800b82a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b82e:	4013      	ands	r3, r2
 800b830:	f846 3c04 	str.w	r3, [r6, #-4]
 800b834:	e7d2      	b.n	800b7dc <__hexnan+0xd4>
 800b836:	3f04      	subs	r7, #4
 800b838:	e7d0      	b.n	800b7dc <__hexnan+0xd4>
 800b83a:	2004      	movs	r0, #4
 800b83c:	e7d5      	b.n	800b7ea <__hexnan+0xe2>

0800b83e <__ssputs_r>:
 800b83e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b842:	688e      	ldr	r6, [r1, #8]
 800b844:	461f      	mov	r7, r3
 800b846:	42be      	cmp	r6, r7
 800b848:	680b      	ldr	r3, [r1, #0]
 800b84a:	4682      	mov	sl, r0
 800b84c:	460c      	mov	r4, r1
 800b84e:	4690      	mov	r8, r2
 800b850:	d82d      	bhi.n	800b8ae <__ssputs_r+0x70>
 800b852:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b856:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b85a:	d026      	beq.n	800b8aa <__ssputs_r+0x6c>
 800b85c:	6965      	ldr	r5, [r4, #20]
 800b85e:	6909      	ldr	r1, [r1, #16]
 800b860:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b864:	eba3 0901 	sub.w	r9, r3, r1
 800b868:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b86c:	1c7b      	adds	r3, r7, #1
 800b86e:	444b      	add	r3, r9
 800b870:	106d      	asrs	r5, r5, #1
 800b872:	429d      	cmp	r5, r3
 800b874:	bf38      	it	cc
 800b876:	461d      	movcc	r5, r3
 800b878:	0553      	lsls	r3, r2, #21
 800b87a:	d527      	bpl.n	800b8cc <__ssputs_r+0x8e>
 800b87c:	4629      	mov	r1, r5
 800b87e:	f000 f95f 	bl	800bb40 <_malloc_r>
 800b882:	4606      	mov	r6, r0
 800b884:	b360      	cbz	r0, 800b8e0 <__ssputs_r+0xa2>
 800b886:	6921      	ldr	r1, [r4, #16]
 800b888:	464a      	mov	r2, r9
 800b88a:	f7fe fddf 	bl	800a44c <memcpy>
 800b88e:	89a3      	ldrh	r3, [r4, #12]
 800b890:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b898:	81a3      	strh	r3, [r4, #12]
 800b89a:	6126      	str	r6, [r4, #16]
 800b89c:	6165      	str	r5, [r4, #20]
 800b89e:	444e      	add	r6, r9
 800b8a0:	eba5 0509 	sub.w	r5, r5, r9
 800b8a4:	6026      	str	r6, [r4, #0]
 800b8a6:	60a5      	str	r5, [r4, #8]
 800b8a8:	463e      	mov	r6, r7
 800b8aa:	42be      	cmp	r6, r7
 800b8ac:	d900      	bls.n	800b8b0 <__ssputs_r+0x72>
 800b8ae:	463e      	mov	r6, r7
 800b8b0:	6820      	ldr	r0, [r4, #0]
 800b8b2:	4632      	mov	r2, r6
 800b8b4:	4641      	mov	r1, r8
 800b8b6:	f000 ffb5 	bl	800c824 <memmove>
 800b8ba:	68a3      	ldr	r3, [r4, #8]
 800b8bc:	1b9b      	subs	r3, r3, r6
 800b8be:	60a3      	str	r3, [r4, #8]
 800b8c0:	6823      	ldr	r3, [r4, #0]
 800b8c2:	4433      	add	r3, r6
 800b8c4:	6023      	str	r3, [r4, #0]
 800b8c6:	2000      	movs	r0, #0
 800b8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8cc:	462a      	mov	r2, r5
 800b8ce:	f000 ff6e 	bl	800c7ae <_realloc_r>
 800b8d2:	4606      	mov	r6, r0
 800b8d4:	2800      	cmp	r0, #0
 800b8d6:	d1e0      	bne.n	800b89a <__ssputs_r+0x5c>
 800b8d8:	6921      	ldr	r1, [r4, #16]
 800b8da:	4650      	mov	r0, sl
 800b8dc:	f7ff fc2c 	bl	800b138 <_free_r>
 800b8e0:	230c      	movs	r3, #12
 800b8e2:	f8ca 3000 	str.w	r3, [sl]
 800b8e6:	89a3      	ldrh	r3, [r4, #12]
 800b8e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8ec:	81a3      	strh	r3, [r4, #12]
 800b8ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b8f2:	e7e9      	b.n	800b8c8 <__ssputs_r+0x8a>

0800b8f4 <_svfiprintf_r>:
 800b8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f8:	4698      	mov	r8, r3
 800b8fa:	898b      	ldrh	r3, [r1, #12]
 800b8fc:	061b      	lsls	r3, r3, #24
 800b8fe:	b09d      	sub	sp, #116	@ 0x74
 800b900:	4607      	mov	r7, r0
 800b902:	460d      	mov	r5, r1
 800b904:	4614      	mov	r4, r2
 800b906:	d510      	bpl.n	800b92a <_svfiprintf_r+0x36>
 800b908:	690b      	ldr	r3, [r1, #16]
 800b90a:	b973      	cbnz	r3, 800b92a <_svfiprintf_r+0x36>
 800b90c:	2140      	movs	r1, #64	@ 0x40
 800b90e:	f000 f917 	bl	800bb40 <_malloc_r>
 800b912:	6028      	str	r0, [r5, #0]
 800b914:	6128      	str	r0, [r5, #16]
 800b916:	b930      	cbnz	r0, 800b926 <_svfiprintf_r+0x32>
 800b918:	230c      	movs	r3, #12
 800b91a:	603b      	str	r3, [r7, #0]
 800b91c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b920:	b01d      	add	sp, #116	@ 0x74
 800b922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b926:	2340      	movs	r3, #64	@ 0x40
 800b928:	616b      	str	r3, [r5, #20]
 800b92a:	2300      	movs	r3, #0
 800b92c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b92e:	2320      	movs	r3, #32
 800b930:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b934:	f8cd 800c 	str.w	r8, [sp, #12]
 800b938:	2330      	movs	r3, #48	@ 0x30
 800b93a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bad8 <_svfiprintf_r+0x1e4>
 800b93e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b942:	f04f 0901 	mov.w	r9, #1
 800b946:	4623      	mov	r3, r4
 800b948:	469a      	mov	sl, r3
 800b94a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b94e:	b10a      	cbz	r2, 800b954 <_svfiprintf_r+0x60>
 800b950:	2a25      	cmp	r2, #37	@ 0x25
 800b952:	d1f9      	bne.n	800b948 <_svfiprintf_r+0x54>
 800b954:	ebba 0b04 	subs.w	fp, sl, r4
 800b958:	d00b      	beq.n	800b972 <_svfiprintf_r+0x7e>
 800b95a:	465b      	mov	r3, fp
 800b95c:	4622      	mov	r2, r4
 800b95e:	4629      	mov	r1, r5
 800b960:	4638      	mov	r0, r7
 800b962:	f7ff ff6c 	bl	800b83e <__ssputs_r>
 800b966:	3001      	adds	r0, #1
 800b968:	f000 80a7 	beq.w	800baba <_svfiprintf_r+0x1c6>
 800b96c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b96e:	445a      	add	r2, fp
 800b970:	9209      	str	r2, [sp, #36]	@ 0x24
 800b972:	f89a 3000 	ldrb.w	r3, [sl]
 800b976:	2b00      	cmp	r3, #0
 800b978:	f000 809f 	beq.w	800baba <_svfiprintf_r+0x1c6>
 800b97c:	2300      	movs	r3, #0
 800b97e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b982:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b986:	f10a 0a01 	add.w	sl, sl, #1
 800b98a:	9304      	str	r3, [sp, #16]
 800b98c:	9307      	str	r3, [sp, #28]
 800b98e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b992:	931a      	str	r3, [sp, #104]	@ 0x68
 800b994:	4654      	mov	r4, sl
 800b996:	2205      	movs	r2, #5
 800b998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b99c:	484e      	ldr	r0, [pc, #312]	@ (800bad8 <_svfiprintf_r+0x1e4>)
 800b99e:	f7f4 fc1f 	bl	80001e0 <memchr>
 800b9a2:	9a04      	ldr	r2, [sp, #16]
 800b9a4:	b9d8      	cbnz	r0, 800b9de <_svfiprintf_r+0xea>
 800b9a6:	06d0      	lsls	r0, r2, #27
 800b9a8:	bf44      	itt	mi
 800b9aa:	2320      	movmi	r3, #32
 800b9ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9b0:	0711      	lsls	r1, r2, #28
 800b9b2:	bf44      	itt	mi
 800b9b4:	232b      	movmi	r3, #43	@ 0x2b
 800b9b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b9be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9c0:	d015      	beq.n	800b9ee <_svfiprintf_r+0xfa>
 800b9c2:	9a07      	ldr	r2, [sp, #28]
 800b9c4:	4654      	mov	r4, sl
 800b9c6:	2000      	movs	r0, #0
 800b9c8:	f04f 0c0a 	mov.w	ip, #10
 800b9cc:	4621      	mov	r1, r4
 800b9ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9d2:	3b30      	subs	r3, #48	@ 0x30
 800b9d4:	2b09      	cmp	r3, #9
 800b9d6:	d94b      	bls.n	800ba70 <_svfiprintf_r+0x17c>
 800b9d8:	b1b0      	cbz	r0, 800ba08 <_svfiprintf_r+0x114>
 800b9da:	9207      	str	r2, [sp, #28]
 800b9dc:	e014      	b.n	800ba08 <_svfiprintf_r+0x114>
 800b9de:	eba0 0308 	sub.w	r3, r0, r8
 800b9e2:	fa09 f303 	lsl.w	r3, r9, r3
 800b9e6:	4313      	orrs	r3, r2
 800b9e8:	9304      	str	r3, [sp, #16]
 800b9ea:	46a2      	mov	sl, r4
 800b9ec:	e7d2      	b.n	800b994 <_svfiprintf_r+0xa0>
 800b9ee:	9b03      	ldr	r3, [sp, #12]
 800b9f0:	1d19      	adds	r1, r3, #4
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	9103      	str	r1, [sp, #12]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	bfbb      	ittet	lt
 800b9fa:	425b      	neglt	r3, r3
 800b9fc:	f042 0202 	orrlt.w	r2, r2, #2
 800ba00:	9307      	strge	r3, [sp, #28]
 800ba02:	9307      	strlt	r3, [sp, #28]
 800ba04:	bfb8      	it	lt
 800ba06:	9204      	strlt	r2, [sp, #16]
 800ba08:	7823      	ldrb	r3, [r4, #0]
 800ba0a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba0c:	d10a      	bne.n	800ba24 <_svfiprintf_r+0x130>
 800ba0e:	7863      	ldrb	r3, [r4, #1]
 800ba10:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba12:	d132      	bne.n	800ba7a <_svfiprintf_r+0x186>
 800ba14:	9b03      	ldr	r3, [sp, #12]
 800ba16:	1d1a      	adds	r2, r3, #4
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	9203      	str	r2, [sp, #12]
 800ba1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba20:	3402      	adds	r4, #2
 800ba22:	9305      	str	r3, [sp, #20]
 800ba24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bae8 <_svfiprintf_r+0x1f4>
 800ba28:	7821      	ldrb	r1, [r4, #0]
 800ba2a:	2203      	movs	r2, #3
 800ba2c:	4650      	mov	r0, sl
 800ba2e:	f7f4 fbd7 	bl	80001e0 <memchr>
 800ba32:	b138      	cbz	r0, 800ba44 <_svfiprintf_r+0x150>
 800ba34:	9b04      	ldr	r3, [sp, #16]
 800ba36:	eba0 000a 	sub.w	r0, r0, sl
 800ba3a:	2240      	movs	r2, #64	@ 0x40
 800ba3c:	4082      	lsls	r2, r0
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	3401      	adds	r4, #1
 800ba42:	9304      	str	r3, [sp, #16]
 800ba44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba48:	4824      	ldr	r0, [pc, #144]	@ (800badc <_svfiprintf_r+0x1e8>)
 800ba4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba4e:	2206      	movs	r2, #6
 800ba50:	f7f4 fbc6 	bl	80001e0 <memchr>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	d036      	beq.n	800bac6 <_svfiprintf_r+0x1d2>
 800ba58:	4b21      	ldr	r3, [pc, #132]	@ (800bae0 <_svfiprintf_r+0x1ec>)
 800ba5a:	bb1b      	cbnz	r3, 800baa4 <_svfiprintf_r+0x1b0>
 800ba5c:	9b03      	ldr	r3, [sp, #12]
 800ba5e:	3307      	adds	r3, #7
 800ba60:	f023 0307 	bic.w	r3, r3, #7
 800ba64:	3308      	adds	r3, #8
 800ba66:	9303      	str	r3, [sp, #12]
 800ba68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba6a:	4433      	add	r3, r6
 800ba6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba6e:	e76a      	b.n	800b946 <_svfiprintf_r+0x52>
 800ba70:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba74:	460c      	mov	r4, r1
 800ba76:	2001      	movs	r0, #1
 800ba78:	e7a8      	b.n	800b9cc <_svfiprintf_r+0xd8>
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	3401      	adds	r4, #1
 800ba7e:	9305      	str	r3, [sp, #20]
 800ba80:	4619      	mov	r1, r3
 800ba82:	f04f 0c0a 	mov.w	ip, #10
 800ba86:	4620      	mov	r0, r4
 800ba88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba8c:	3a30      	subs	r2, #48	@ 0x30
 800ba8e:	2a09      	cmp	r2, #9
 800ba90:	d903      	bls.n	800ba9a <_svfiprintf_r+0x1a6>
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d0c6      	beq.n	800ba24 <_svfiprintf_r+0x130>
 800ba96:	9105      	str	r1, [sp, #20]
 800ba98:	e7c4      	b.n	800ba24 <_svfiprintf_r+0x130>
 800ba9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba9e:	4604      	mov	r4, r0
 800baa0:	2301      	movs	r3, #1
 800baa2:	e7f0      	b.n	800ba86 <_svfiprintf_r+0x192>
 800baa4:	ab03      	add	r3, sp, #12
 800baa6:	9300      	str	r3, [sp, #0]
 800baa8:	462a      	mov	r2, r5
 800baaa:	4b0e      	ldr	r3, [pc, #56]	@ (800bae4 <_svfiprintf_r+0x1f0>)
 800baac:	a904      	add	r1, sp, #16
 800baae:	4638      	mov	r0, r7
 800bab0:	f7fc fef4 	bl	800889c <_printf_float>
 800bab4:	1c42      	adds	r2, r0, #1
 800bab6:	4606      	mov	r6, r0
 800bab8:	d1d6      	bne.n	800ba68 <_svfiprintf_r+0x174>
 800baba:	89ab      	ldrh	r3, [r5, #12]
 800babc:	065b      	lsls	r3, r3, #25
 800babe:	f53f af2d 	bmi.w	800b91c <_svfiprintf_r+0x28>
 800bac2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bac4:	e72c      	b.n	800b920 <_svfiprintf_r+0x2c>
 800bac6:	ab03      	add	r3, sp, #12
 800bac8:	9300      	str	r3, [sp, #0]
 800baca:	462a      	mov	r2, r5
 800bacc:	4b05      	ldr	r3, [pc, #20]	@ (800bae4 <_svfiprintf_r+0x1f0>)
 800bace:	a904      	add	r1, sp, #16
 800bad0:	4638      	mov	r0, r7
 800bad2:	f7fd f97b 	bl	8008dcc <_printf_i>
 800bad6:	e7ed      	b.n	800bab4 <_svfiprintf_r+0x1c0>
 800bad8:	0800d288 	.word	0x0800d288
 800badc:	0800d292 	.word	0x0800d292
 800bae0:	0800889d 	.word	0x0800889d
 800bae4:	0800b83f 	.word	0x0800b83f
 800bae8:	0800d28e 	.word	0x0800d28e

0800baec <malloc>:
 800baec:	4b02      	ldr	r3, [pc, #8]	@ (800baf8 <malloc+0xc>)
 800baee:	4601      	mov	r1, r0
 800baf0:	6818      	ldr	r0, [r3, #0]
 800baf2:	f000 b825 	b.w	800bb40 <_malloc_r>
 800baf6:	bf00      	nop
 800baf8:	20000188 	.word	0x20000188

0800bafc <sbrk_aligned>:
 800bafc:	b570      	push	{r4, r5, r6, lr}
 800bafe:	4e0f      	ldr	r6, [pc, #60]	@ (800bb3c <sbrk_aligned+0x40>)
 800bb00:	460c      	mov	r4, r1
 800bb02:	6831      	ldr	r1, [r6, #0]
 800bb04:	4605      	mov	r5, r0
 800bb06:	b911      	cbnz	r1, 800bb0e <sbrk_aligned+0x12>
 800bb08:	f000 feca 	bl	800c8a0 <_sbrk_r>
 800bb0c:	6030      	str	r0, [r6, #0]
 800bb0e:	4621      	mov	r1, r4
 800bb10:	4628      	mov	r0, r5
 800bb12:	f000 fec5 	bl	800c8a0 <_sbrk_r>
 800bb16:	1c43      	adds	r3, r0, #1
 800bb18:	d103      	bne.n	800bb22 <sbrk_aligned+0x26>
 800bb1a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bb1e:	4620      	mov	r0, r4
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
 800bb22:	1cc4      	adds	r4, r0, #3
 800bb24:	f024 0403 	bic.w	r4, r4, #3
 800bb28:	42a0      	cmp	r0, r4
 800bb2a:	d0f8      	beq.n	800bb1e <sbrk_aligned+0x22>
 800bb2c:	1a21      	subs	r1, r4, r0
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f000 feb6 	bl	800c8a0 <_sbrk_r>
 800bb34:	3001      	adds	r0, #1
 800bb36:	d1f2      	bne.n	800bb1e <sbrk_aligned+0x22>
 800bb38:	e7ef      	b.n	800bb1a <sbrk_aligned+0x1e>
 800bb3a:	bf00      	nop
 800bb3c:	20005344 	.word	0x20005344

0800bb40 <_malloc_r>:
 800bb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb44:	1ccd      	adds	r5, r1, #3
 800bb46:	f025 0503 	bic.w	r5, r5, #3
 800bb4a:	3508      	adds	r5, #8
 800bb4c:	2d0c      	cmp	r5, #12
 800bb4e:	bf38      	it	cc
 800bb50:	250c      	movcc	r5, #12
 800bb52:	2d00      	cmp	r5, #0
 800bb54:	4606      	mov	r6, r0
 800bb56:	db01      	blt.n	800bb5c <_malloc_r+0x1c>
 800bb58:	42a9      	cmp	r1, r5
 800bb5a:	d904      	bls.n	800bb66 <_malloc_r+0x26>
 800bb5c:	230c      	movs	r3, #12
 800bb5e:	6033      	str	r3, [r6, #0]
 800bb60:	2000      	movs	r0, #0
 800bb62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc3c <_malloc_r+0xfc>
 800bb6a:	f000 f927 	bl	800bdbc <__malloc_lock>
 800bb6e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb72:	461c      	mov	r4, r3
 800bb74:	bb44      	cbnz	r4, 800bbc8 <_malloc_r+0x88>
 800bb76:	4629      	mov	r1, r5
 800bb78:	4630      	mov	r0, r6
 800bb7a:	f7ff ffbf 	bl	800bafc <sbrk_aligned>
 800bb7e:	1c43      	adds	r3, r0, #1
 800bb80:	4604      	mov	r4, r0
 800bb82:	d158      	bne.n	800bc36 <_malloc_r+0xf6>
 800bb84:	f8d8 4000 	ldr.w	r4, [r8]
 800bb88:	4627      	mov	r7, r4
 800bb8a:	2f00      	cmp	r7, #0
 800bb8c:	d143      	bne.n	800bc16 <_malloc_r+0xd6>
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	d04b      	beq.n	800bc2a <_malloc_r+0xea>
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	4639      	mov	r1, r7
 800bb96:	4630      	mov	r0, r6
 800bb98:	eb04 0903 	add.w	r9, r4, r3
 800bb9c:	f000 fe80 	bl	800c8a0 <_sbrk_r>
 800bba0:	4581      	cmp	r9, r0
 800bba2:	d142      	bne.n	800bc2a <_malloc_r+0xea>
 800bba4:	6821      	ldr	r1, [r4, #0]
 800bba6:	1a6d      	subs	r5, r5, r1
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4630      	mov	r0, r6
 800bbac:	f7ff ffa6 	bl	800bafc <sbrk_aligned>
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	d03a      	beq.n	800bc2a <_malloc_r+0xea>
 800bbb4:	6823      	ldr	r3, [r4, #0]
 800bbb6:	442b      	add	r3, r5
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	f8d8 3000 	ldr.w	r3, [r8]
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	bb62      	cbnz	r2, 800bc1c <_malloc_r+0xdc>
 800bbc2:	f8c8 7000 	str.w	r7, [r8]
 800bbc6:	e00f      	b.n	800bbe8 <_malloc_r+0xa8>
 800bbc8:	6822      	ldr	r2, [r4, #0]
 800bbca:	1b52      	subs	r2, r2, r5
 800bbcc:	d420      	bmi.n	800bc10 <_malloc_r+0xd0>
 800bbce:	2a0b      	cmp	r2, #11
 800bbd0:	d917      	bls.n	800bc02 <_malloc_r+0xc2>
 800bbd2:	1961      	adds	r1, r4, r5
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	6025      	str	r5, [r4, #0]
 800bbd8:	bf18      	it	ne
 800bbda:	6059      	strne	r1, [r3, #4]
 800bbdc:	6863      	ldr	r3, [r4, #4]
 800bbde:	bf08      	it	eq
 800bbe0:	f8c8 1000 	streq.w	r1, [r8]
 800bbe4:	5162      	str	r2, [r4, r5]
 800bbe6:	604b      	str	r3, [r1, #4]
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f000 f8ed 	bl	800bdc8 <__malloc_unlock>
 800bbee:	f104 000b 	add.w	r0, r4, #11
 800bbf2:	1d23      	adds	r3, r4, #4
 800bbf4:	f020 0007 	bic.w	r0, r0, #7
 800bbf8:	1ac2      	subs	r2, r0, r3
 800bbfa:	bf1c      	itt	ne
 800bbfc:	1a1b      	subne	r3, r3, r0
 800bbfe:	50a3      	strne	r3, [r4, r2]
 800bc00:	e7af      	b.n	800bb62 <_malloc_r+0x22>
 800bc02:	6862      	ldr	r2, [r4, #4]
 800bc04:	42a3      	cmp	r3, r4
 800bc06:	bf0c      	ite	eq
 800bc08:	f8c8 2000 	streq.w	r2, [r8]
 800bc0c:	605a      	strne	r2, [r3, #4]
 800bc0e:	e7eb      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc10:	4623      	mov	r3, r4
 800bc12:	6864      	ldr	r4, [r4, #4]
 800bc14:	e7ae      	b.n	800bb74 <_malloc_r+0x34>
 800bc16:	463c      	mov	r4, r7
 800bc18:	687f      	ldr	r7, [r7, #4]
 800bc1a:	e7b6      	b.n	800bb8a <_malloc_r+0x4a>
 800bc1c:	461a      	mov	r2, r3
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d1fb      	bne.n	800bc1c <_malloc_r+0xdc>
 800bc24:	2300      	movs	r3, #0
 800bc26:	6053      	str	r3, [r2, #4]
 800bc28:	e7de      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc2a:	230c      	movs	r3, #12
 800bc2c:	6033      	str	r3, [r6, #0]
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f000 f8ca 	bl	800bdc8 <__malloc_unlock>
 800bc34:	e794      	b.n	800bb60 <_malloc_r+0x20>
 800bc36:	6005      	str	r5, [r0, #0]
 800bc38:	e7d6      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc3a:	bf00      	nop
 800bc3c:	20005348 	.word	0x20005348

0800bc40 <__ascii_mbtowc>:
 800bc40:	b082      	sub	sp, #8
 800bc42:	b901      	cbnz	r1, 800bc46 <__ascii_mbtowc+0x6>
 800bc44:	a901      	add	r1, sp, #4
 800bc46:	b142      	cbz	r2, 800bc5a <__ascii_mbtowc+0x1a>
 800bc48:	b14b      	cbz	r3, 800bc5e <__ascii_mbtowc+0x1e>
 800bc4a:	7813      	ldrb	r3, [r2, #0]
 800bc4c:	600b      	str	r3, [r1, #0]
 800bc4e:	7812      	ldrb	r2, [r2, #0]
 800bc50:	1e10      	subs	r0, r2, #0
 800bc52:	bf18      	it	ne
 800bc54:	2001      	movne	r0, #1
 800bc56:	b002      	add	sp, #8
 800bc58:	4770      	bx	lr
 800bc5a:	4610      	mov	r0, r2
 800bc5c:	e7fb      	b.n	800bc56 <__ascii_mbtowc+0x16>
 800bc5e:	f06f 0001 	mvn.w	r0, #1
 800bc62:	e7f8      	b.n	800bc56 <__ascii_mbtowc+0x16>

0800bc64 <__sflush_r>:
 800bc64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc6c:	0716      	lsls	r6, r2, #28
 800bc6e:	4605      	mov	r5, r0
 800bc70:	460c      	mov	r4, r1
 800bc72:	d454      	bmi.n	800bd1e <__sflush_r+0xba>
 800bc74:	684b      	ldr	r3, [r1, #4]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	dc02      	bgt.n	800bc80 <__sflush_r+0x1c>
 800bc7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	dd48      	ble.n	800bd12 <__sflush_r+0xae>
 800bc80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc82:	2e00      	cmp	r6, #0
 800bc84:	d045      	beq.n	800bd12 <__sflush_r+0xae>
 800bc86:	2300      	movs	r3, #0
 800bc88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc8c:	682f      	ldr	r7, [r5, #0]
 800bc8e:	6a21      	ldr	r1, [r4, #32]
 800bc90:	602b      	str	r3, [r5, #0]
 800bc92:	d030      	beq.n	800bcf6 <__sflush_r+0x92>
 800bc94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc96:	89a3      	ldrh	r3, [r4, #12]
 800bc98:	0759      	lsls	r1, r3, #29
 800bc9a:	d505      	bpl.n	800bca8 <__sflush_r+0x44>
 800bc9c:	6863      	ldr	r3, [r4, #4]
 800bc9e:	1ad2      	subs	r2, r2, r3
 800bca0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bca2:	b10b      	cbz	r3, 800bca8 <__sflush_r+0x44>
 800bca4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bca6:	1ad2      	subs	r2, r2, r3
 800bca8:	2300      	movs	r3, #0
 800bcaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcac:	6a21      	ldr	r1, [r4, #32]
 800bcae:	4628      	mov	r0, r5
 800bcb0:	47b0      	blx	r6
 800bcb2:	1c43      	adds	r3, r0, #1
 800bcb4:	89a3      	ldrh	r3, [r4, #12]
 800bcb6:	d106      	bne.n	800bcc6 <__sflush_r+0x62>
 800bcb8:	6829      	ldr	r1, [r5, #0]
 800bcba:	291d      	cmp	r1, #29
 800bcbc:	d82b      	bhi.n	800bd16 <__sflush_r+0xb2>
 800bcbe:	4a2a      	ldr	r2, [pc, #168]	@ (800bd68 <__sflush_r+0x104>)
 800bcc0:	40ca      	lsrs	r2, r1
 800bcc2:	07d6      	lsls	r6, r2, #31
 800bcc4:	d527      	bpl.n	800bd16 <__sflush_r+0xb2>
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	6062      	str	r2, [r4, #4]
 800bcca:	04d9      	lsls	r1, r3, #19
 800bccc:	6922      	ldr	r2, [r4, #16]
 800bcce:	6022      	str	r2, [r4, #0]
 800bcd0:	d504      	bpl.n	800bcdc <__sflush_r+0x78>
 800bcd2:	1c42      	adds	r2, r0, #1
 800bcd4:	d101      	bne.n	800bcda <__sflush_r+0x76>
 800bcd6:	682b      	ldr	r3, [r5, #0]
 800bcd8:	b903      	cbnz	r3, 800bcdc <__sflush_r+0x78>
 800bcda:	6560      	str	r0, [r4, #84]	@ 0x54
 800bcdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcde:	602f      	str	r7, [r5, #0]
 800bce0:	b1b9      	cbz	r1, 800bd12 <__sflush_r+0xae>
 800bce2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bce6:	4299      	cmp	r1, r3
 800bce8:	d002      	beq.n	800bcf0 <__sflush_r+0x8c>
 800bcea:	4628      	mov	r0, r5
 800bcec:	f7ff fa24 	bl	800b138 <_free_r>
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcf4:	e00d      	b.n	800bd12 <__sflush_r+0xae>
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	4628      	mov	r0, r5
 800bcfa:	47b0      	blx	r6
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	1c50      	adds	r0, r2, #1
 800bd00:	d1c9      	bne.n	800bc96 <__sflush_r+0x32>
 800bd02:	682b      	ldr	r3, [r5, #0]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d0c6      	beq.n	800bc96 <__sflush_r+0x32>
 800bd08:	2b1d      	cmp	r3, #29
 800bd0a:	d001      	beq.n	800bd10 <__sflush_r+0xac>
 800bd0c:	2b16      	cmp	r3, #22
 800bd0e:	d11e      	bne.n	800bd4e <__sflush_r+0xea>
 800bd10:	602f      	str	r7, [r5, #0]
 800bd12:	2000      	movs	r0, #0
 800bd14:	e022      	b.n	800bd5c <__sflush_r+0xf8>
 800bd16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd1a:	b21b      	sxth	r3, r3
 800bd1c:	e01b      	b.n	800bd56 <__sflush_r+0xf2>
 800bd1e:	690f      	ldr	r7, [r1, #16]
 800bd20:	2f00      	cmp	r7, #0
 800bd22:	d0f6      	beq.n	800bd12 <__sflush_r+0xae>
 800bd24:	0793      	lsls	r3, r2, #30
 800bd26:	680e      	ldr	r6, [r1, #0]
 800bd28:	bf08      	it	eq
 800bd2a:	694b      	ldreq	r3, [r1, #20]
 800bd2c:	600f      	str	r7, [r1, #0]
 800bd2e:	bf18      	it	ne
 800bd30:	2300      	movne	r3, #0
 800bd32:	eba6 0807 	sub.w	r8, r6, r7
 800bd36:	608b      	str	r3, [r1, #8]
 800bd38:	f1b8 0f00 	cmp.w	r8, #0
 800bd3c:	dde9      	ble.n	800bd12 <__sflush_r+0xae>
 800bd3e:	6a21      	ldr	r1, [r4, #32]
 800bd40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bd42:	4643      	mov	r3, r8
 800bd44:	463a      	mov	r2, r7
 800bd46:	4628      	mov	r0, r5
 800bd48:	47b0      	blx	r6
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	dc08      	bgt.n	800bd60 <__sflush_r+0xfc>
 800bd4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd56:	81a3      	strh	r3, [r4, #12]
 800bd58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd60:	4407      	add	r7, r0
 800bd62:	eba8 0800 	sub.w	r8, r8, r0
 800bd66:	e7e7      	b.n	800bd38 <__sflush_r+0xd4>
 800bd68:	20400001 	.word	0x20400001

0800bd6c <_fflush_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	690b      	ldr	r3, [r1, #16]
 800bd70:	4605      	mov	r5, r0
 800bd72:	460c      	mov	r4, r1
 800bd74:	b913      	cbnz	r3, 800bd7c <_fflush_r+0x10>
 800bd76:	2500      	movs	r5, #0
 800bd78:	4628      	mov	r0, r5
 800bd7a:	bd38      	pop	{r3, r4, r5, pc}
 800bd7c:	b118      	cbz	r0, 800bd86 <_fflush_r+0x1a>
 800bd7e:	6a03      	ldr	r3, [r0, #32]
 800bd80:	b90b      	cbnz	r3, 800bd86 <_fflush_r+0x1a>
 800bd82:	f7fd fbfd 	bl	8009580 <__sinit>
 800bd86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d0f3      	beq.n	800bd76 <_fflush_r+0xa>
 800bd8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd90:	07d0      	lsls	r0, r2, #31
 800bd92:	d404      	bmi.n	800bd9e <_fflush_r+0x32>
 800bd94:	0599      	lsls	r1, r3, #22
 800bd96:	d402      	bmi.n	800bd9e <_fflush_r+0x32>
 800bd98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd9a:	f7fe faf2 	bl	800a382 <__retarget_lock_acquire_recursive>
 800bd9e:	4628      	mov	r0, r5
 800bda0:	4621      	mov	r1, r4
 800bda2:	f7ff ff5f 	bl	800bc64 <__sflush_r>
 800bda6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bda8:	07da      	lsls	r2, r3, #31
 800bdaa:	4605      	mov	r5, r0
 800bdac:	d4e4      	bmi.n	800bd78 <_fflush_r+0xc>
 800bdae:	89a3      	ldrh	r3, [r4, #12]
 800bdb0:	059b      	lsls	r3, r3, #22
 800bdb2:	d4e1      	bmi.n	800bd78 <_fflush_r+0xc>
 800bdb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdb6:	f7fe fae5 	bl	800a384 <__retarget_lock_release_recursive>
 800bdba:	e7dd      	b.n	800bd78 <_fflush_r+0xc>

0800bdbc <__malloc_lock>:
 800bdbc:	4801      	ldr	r0, [pc, #4]	@ (800bdc4 <__malloc_lock+0x8>)
 800bdbe:	f7fe bae0 	b.w	800a382 <__retarget_lock_acquire_recursive>
 800bdc2:	bf00      	nop
 800bdc4:	2000533c 	.word	0x2000533c

0800bdc8 <__malloc_unlock>:
 800bdc8:	4801      	ldr	r0, [pc, #4]	@ (800bdd0 <__malloc_unlock+0x8>)
 800bdca:	f7fe badb 	b.w	800a384 <__retarget_lock_release_recursive>
 800bdce:	bf00      	nop
 800bdd0:	2000533c 	.word	0x2000533c

0800bdd4 <_Balloc>:
 800bdd4:	b570      	push	{r4, r5, r6, lr}
 800bdd6:	69c6      	ldr	r6, [r0, #28]
 800bdd8:	4604      	mov	r4, r0
 800bdda:	460d      	mov	r5, r1
 800bddc:	b976      	cbnz	r6, 800bdfc <_Balloc+0x28>
 800bdde:	2010      	movs	r0, #16
 800bde0:	f7ff fe84 	bl	800baec <malloc>
 800bde4:	4602      	mov	r2, r0
 800bde6:	61e0      	str	r0, [r4, #28]
 800bde8:	b920      	cbnz	r0, 800bdf4 <_Balloc+0x20>
 800bdea:	4b18      	ldr	r3, [pc, #96]	@ (800be4c <_Balloc+0x78>)
 800bdec:	4818      	ldr	r0, [pc, #96]	@ (800be50 <_Balloc+0x7c>)
 800bdee:	216b      	movs	r1, #107	@ 0x6b
 800bdf0:	f000 fd88 	bl	800c904 <__assert_func>
 800bdf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdf8:	6006      	str	r6, [r0, #0]
 800bdfa:	60c6      	str	r6, [r0, #12]
 800bdfc:	69e6      	ldr	r6, [r4, #28]
 800bdfe:	68f3      	ldr	r3, [r6, #12]
 800be00:	b183      	cbz	r3, 800be24 <_Balloc+0x50>
 800be02:	69e3      	ldr	r3, [r4, #28]
 800be04:	68db      	ldr	r3, [r3, #12]
 800be06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be0a:	b9b8      	cbnz	r0, 800be3c <_Balloc+0x68>
 800be0c:	2101      	movs	r1, #1
 800be0e:	fa01 f605 	lsl.w	r6, r1, r5
 800be12:	1d72      	adds	r2, r6, #5
 800be14:	0092      	lsls	r2, r2, #2
 800be16:	4620      	mov	r0, r4
 800be18:	f000 fd92 	bl	800c940 <_calloc_r>
 800be1c:	b160      	cbz	r0, 800be38 <_Balloc+0x64>
 800be1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be22:	e00e      	b.n	800be42 <_Balloc+0x6e>
 800be24:	2221      	movs	r2, #33	@ 0x21
 800be26:	2104      	movs	r1, #4
 800be28:	4620      	mov	r0, r4
 800be2a:	f000 fd89 	bl	800c940 <_calloc_r>
 800be2e:	69e3      	ldr	r3, [r4, #28]
 800be30:	60f0      	str	r0, [r6, #12]
 800be32:	68db      	ldr	r3, [r3, #12]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d1e4      	bne.n	800be02 <_Balloc+0x2e>
 800be38:	2000      	movs	r0, #0
 800be3a:	bd70      	pop	{r4, r5, r6, pc}
 800be3c:	6802      	ldr	r2, [r0, #0]
 800be3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be42:	2300      	movs	r3, #0
 800be44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be48:	e7f7      	b.n	800be3a <_Balloc+0x66>
 800be4a:	bf00      	nop
 800be4c:	0800d1a8 	.word	0x0800d1a8
 800be50:	0800d299 	.word	0x0800d299

0800be54 <_Bfree>:
 800be54:	b570      	push	{r4, r5, r6, lr}
 800be56:	69c6      	ldr	r6, [r0, #28]
 800be58:	4605      	mov	r5, r0
 800be5a:	460c      	mov	r4, r1
 800be5c:	b976      	cbnz	r6, 800be7c <_Bfree+0x28>
 800be5e:	2010      	movs	r0, #16
 800be60:	f7ff fe44 	bl	800baec <malloc>
 800be64:	4602      	mov	r2, r0
 800be66:	61e8      	str	r0, [r5, #28]
 800be68:	b920      	cbnz	r0, 800be74 <_Bfree+0x20>
 800be6a:	4b09      	ldr	r3, [pc, #36]	@ (800be90 <_Bfree+0x3c>)
 800be6c:	4809      	ldr	r0, [pc, #36]	@ (800be94 <_Bfree+0x40>)
 800be6e:	218f      	movs	r1, #143	@ 0x8f
 800be70:	f000 fd48 	bl	800c904 <__assert_func>
 800be74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be78:	6006      	str	r6, [r0, #0]
 800be7a:	60c6      	str	r6, [r0, #12]
 800be7c:	b13c      	cbz	r4, 800be8e <_Bfree+0x3a>
 800be7e:	69eb      	ldr	r3, [r5, #28]
 800be80:	6862      	ldr	r2, [r4, #4]
 800be82:	68db      	ldr	r3, [r3, #12]
 800be84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be88:	6021      	str	r1, [r4, #0]
 800be8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be8e:	bd70      	pop	{r4, r5, r6, pc}
 800be90:	0800d1a8 	.word	0x0800d1a8
 800be94:	0800d299 	.word	0x0800d299

0800be98 <__multadd>:
 800be98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be9c:	690d      	ldr	r5, [r1, #16]
 800be9e:	4607      	mov	r7, r0
 800bea0:	460c      	mov	r4, r1
 800bea2:	461e      	mov	r6, r3
 800bea4:	f101 0c14 	add.w	ip, r1, #20
 800bea8:	2000      	movs	r0, #0
 800beaa:	f8dc 3000 	ldr.w	r3, [ip]
 800beae:	b299      	uxth	r1, r3
 800beb0:	fb02 6101 	mla	r1, r2, r1, r6
 800beb4:	0c1e      	lsrs	r6, r3, #16
 800beb6:	0c0b      	lsrs	r3, r1, #16
 800beb8:	fb02 3306 	mla	r3, r2, r6, r3
 800bebc:	b289      	uxth	r1, r1
 800bebe:	3001      	adds	r0, #1
 800bec0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bec4:	4285      	cmp	r5, r0
 800bec6:	f84c 1b04 	str.w	r1, [ip], #4
 800beca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bece:	dcec      	bgt.n	800beaa <__multadd+0x12>
 800bed0:	b30e      	cbz	r6, 800bf16 <__multadd+0x7e>
 800bed2:	68a3      	ldr	r3, [r4, #8]
 800bed4:	42ab      	cmp	r3, r5
 800bed6:	dc19      	bgt.n	800bf0c <__multadd+0x74>
 800bed8:	6861      	ldr	r1, [r4, #4]
 800beda:	4638      	mov	r0, r7
 800bedc:	3101      	adds	r1, #1
 800bede:	f7ff ff79 	bl	800bdd4 <_Balloc>
 800bee2:	4680      	mov	r8, r0
 800bee4:	b928      	cbnz	r0, 800bef2 <__multadd+0x5a>
 800bee6:	4602      	mov	r2, r0
 800bee8:	4b0c      	ldr	r3, [pc, #48]	@ (800bf1c <__multadd+0x84>)
 800beea:	480d      	ldr	r0, [pc, #52]	@ (800bf20 <__multadd+0x88>)
 800beec:	21ba      	movs	r1, #186	@ 0xba
 800beee:	f000 fd09 	bl	800c904 <__assert_func>
 800bef2:	6922      	ldr	r2, [r4, #16]
 800bef4:	3202      	adds	r2, #2
 800bef6:	f104 010c 	add.w	r1, r4, #12
 800befa:	0092      	lsls	r2, r2, #2
 800befc:	300c      	adds	r0, #12
 800befe:	f7fe faa5 	bl	800a44c <memcpy>
 800bf02:	4621      	mov	r1, r4
 800bf04:	4638      	mov	r0, r7
 800bf06:	f7ff ffa5 	bl	800be54 <_Bfree>
 800bf0a:	4644      	mov	r4, r8
 800bf0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf10:	3501      	adds	r5, #1
 800bf12:	615e      	str	r6, [r3, #20]
 800bf14:	6125      	str	r5, [r4, #16]
 800bf16:	4620      	mov	r0, r4
 800bf18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf1c:	0800d217 	.word	0x0800d217
 800bf20:	0800d299 	.word	0x0800d299

0800bf24 <__s2b>:
 800bf24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf28:	460c      	mov	r4, r1
 800bf2a:	4615      	mov	r5, r2
 800bf2c:	461f      	mov	r7, r3
 800bf2e:	2209      	movs	r2, #9
 800bf30:	3308      	adds	r3, #8
 800bf32:	4606      	mov	r6, r0
 800bf34:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf38:	2100      	movs	r1, #0
 800bf3a:	2201      	movs	r2, #1
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	db09      	blt.n	800bf54 <__s2b+0x30>
 800bf40:	4630      	mov	r0, r6
 800bf42:	f7ff ff47 	bl	800bdd4 <_Balloc>
 800bf46:	b940      	cbnz	r0, 800bf5a <__s2b+0x36>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	4b19      	ldr	r3, [pc, #100]	@ (800bfb0 <__s2b+0x8c>)
 800bf4c:	4819      	ldr	r0, [pc, #100]	@ (800bfb4 <__s2b+0x90>)
 800bf4e:	21d3      	movs	r1, #211	@ 0xd3
 800bf50:	f000 fcd8 	bl	800c904 <__assert_func>
 800bf54:	0052      	lsls	r2, r2, #1
 800bf56:	3101      	adds	r1, #1
 800bf58:	e7f0      	b.n	800bf3c <__s2b+0x18>
 800bf5a:	9b08      	ldr	r3, [sp, #32]
 800bf5c:	6143      	str	r3, [r0, #20]
 800bf5e:	2d09      	cmp	r5, #9
 800bf60:	f04f 0301 	mov.w	r3, #1
 800bf64:	6103      	str	r3, [r0, #16]
 800bf66:	dd16      	ble.n	800bf96 <__s2b+0x72>
 800bf68:	f104 0909 	add.w	r9, r4, #9
 800bf6c:	46c8      	mov	r8, r9
 800bf6e:	442c      	add	r4, r5
 800bf70:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf74:	4601      	mov	r1, r0
 800bf76:	3b30      	subs	r3, #48	@ 0x30
 800bf78:	220a      	movs	r2, #10
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f7ff ff8c 	bl	800be98 <__multadd>
 800bf80:	45a0      	cmp	r8, r4
 800bf82:	d1f5      	bne.n	800bf70 <__s2b+0x4c>
 800bf84:	f1a5 0408 	sub.w	r4, r5, #8
 800bf88:	444c      	add	r4, r9
 800bf8a:	1b2d      	subs	r5, r5, r4
 800bf8c:	1963      	adds	r3, r4, r5
 800bf8e:	42bb      	cmp	r3, r7
 800bf90:	db04      	blt.n	800bf9c <__s2b+0x78>
 800bf92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf96:	340a      	adds	r4, #10
 800bf98:	2509      	movs	r5, #9
 800bf9a:	e7f6      	b.n	800bf8a <__s2b+0x66>
 800bf9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bfa0:	4601      	mov	r1, r0
 800bfa2:	3b30      	subs	r3, #48	@ 0x30
 800bfa4:	220a      	movs	r2, #10
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	f7ff ff76 	bl	800be98 <__multadd>
 800bfac:	e7ee      	b.n	800bf8c <__s2b+0x68>
 800bfae:	bf00      	nop
 800bfb0:	0800d217 	.word	0x0800d217
 800bfb4:	0800d299 	.word	0x0800d299

0800bfb8 <__hi0bits>:
 800bfb8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	bf36      	itet	cc
 800bfc0:	0403      	lslcc	r3, r0, #16
 800bfc2:	2000      	movcs	r0, #0
 800bfc4:	2010      	movcc	r0, #16
 800bfc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bfca:	bf3c      	itt	cc
 800bfcc:	021b      	lslcc	r3, r3, #8
 800bfce:	3008      	addcc	r0, #8
 800bfd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfd4:	bf3c      	itt	cc
 800bfd6:	011b      	lslcc	r3, r3, #4
 800bfd8:	3004      	addcc	r0, #4
 800bfda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfde:	bf3c      	itt	cc
 800bfe0:	009b      	lslcc	r3, r3, #2
 800bfe2:	3002      	addcc	r0, #2
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	db05      	blt.n	800bff4 <__hi0bits+0x3c>
 800bfe8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bfec:	f100 0001 	add.w	r0, r0, #1
 800bff0:	bf08      	it	eq
 800bff2:	2020      	moveq	r0, #32
 800bff4:	4770      	bx	lr

0800bff6 <__lo0bits>:
 800bff6:	6803      	ldr	r3, [r0, #0]
 800bff8:	4602      	mov	r2, r0
 800bffa:	f013 0007 	ands.w	r0, r3, #7
 800bffe:	d00b      	beq.n	800c018 <__lo0bits+0x22>
 800c000:	07d9      	lsls	r1, r3, #31
 800c002:	d421      	bmi.n	800c048 <__lo0bits+0x52>
 800c004:	0798      	lsls	r0, r3, #30
 800c006:	bf49      	itett	mi
 800c008:	085b      	lsrmi	r3, r3, #1
 800c00a:	089b      	lsrpl	r3, r3, #2
 800c00c:	2001      	movmi	r0, #1
 800c00e:	6013      	strmi	r3, [r2, #0]
 800c010:	bf5c      	itt	pl
 800c012:	6013      	strpl	r3, [r2, #0]
 800c014:	2002      	movpl	r0, #2
 800c016:	4770      	bx	lr
 800c018:	b299      	uxth	r1, r3
 800c01a:	b909      	cbnz	r1, 800c020 <__lo0bits+0x2a>
 800c01c:	0c1b      	lsrs	r3, r3, #16
 800c01e:	2010      	movs	r0, #16
 800c020:	b2d9      	uxtb	r1, r3
 800c022:	b909      	cbnz	r1, 800c028 <__lo0bits+0x32>
 800c024:	3008      	adds	r0, #8
 800c026:	0a1b      	lsrs	r3, r3, #8
 800c028:	0719      	lsls	r1, r3, #28
 800c02a:	bf04      	itt	eq
 800c02c:	091b      	lsreq	r3, r3, #4
 800c02e:	3004      	addeq	r0, #4
 800c030:	0799      	lsls	r1, r3, #30
 800c032:	bf04      	itt	eq
 800c034:	089b      	lsreq	r3, r3, #2
 800c036:	3002      	addeq	r0, #2
 800c038:	07d9      	lsls	r1, r3, #31
 800c03a:	d403      	bmi.n	800c044 <__lo0bits+0x4e>
 800c03c:	085b      	lsrs	r3, r3, #1
 800c03e:	f100 0001 	add.w	r0, r0, #1
 800c042:	d003      	beq.n	800c04c <__lo0bits+0x56>
 800c044:	6013      	str	r3, [r2, #0]
 800c046:	4770      	bx	lr
 800c048:	2000      	movs	r0, #0
 800c04a:	4770      	bx	lr
 800c04c:	2020      	movs	r0, #32
 800c04e:	4770      	bx	lr

0800c050 <__i2b>:
 800c050:	b510      	push	{r4, lr}
 800c052:	460c      	mov	r4, r1
 800c054:	2101      	movs	r1, #1
 800c056:	f7ff febd 	bl	800bdd4 <_Balloc>
 800c05a:	4602      	mov	r2, r0
 800c05c:	b928      	cbnz	r0, 800c06a <__i2b+0x1a>
 800c05e:	4b05      	ldr	r3, [pc, #20]	@ (800c074 <__i2b+0x24>)
 800c060:	4805      	ldr	r0, [pc, #20]	@ (800c078 <__i2b+0x28>)
 800c062:	f240 1145 	movw	r1, #325	@ 0x145
 800c066:	f000 fc4d 	bl	800c904 <__assert_func>
 800c06a:	2301      	movs	r3, #1
 800c06c:	6144      	str	r4, [r0, #20]
 800c06e:	6103      	str	r3, [r0, #16]
 800c070:	bd10      	pop	{r4, pc}
 800c072:	bf00      	nop
 800c074:	0800d217 	.word	0x0800d217
 800c078:	0800d299 	.word	0x0800d299

0800c07c <__multiply>:
 800c07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c080:	4617      	mov	r7, r2
 800c082:	690a      	ldr	r2, [r1, #16]
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	429a      	cmp	r2, r3
 800c088:	bfa8      	it	ge
 800c08a:	463b      	movge	r3, r7
 800c08c:	4689      	mov	r9, r1
 800c08e:	bfa4      	itt	ge
 800c090:	460f      	movge	r7, r1
 800c092:	4699      	movge	r9, r3
 800c094:	693d      	ldr	r5, [r7, #16]
 800c096:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	6879      	ldr	r1, [r7, #4]
 800c09e:	eb05 060a 	add.w	r6, r5, sl
 800c0a2:	42b3      	cmp	r3, r6
 800c0a4:	b085      	sub	sp, #20
 800c0a6:	bfb8      	it	lt
 800c0a8:	3101      	addlt	r1, #1
 800c0aa:	f7ff fe93 	bl	800bdd4 <_Balloc>
 800c0ae:	b930      	cbnz	r0, 800c0be <__multiply+0x42>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	4b41      	ldr	r3, [pc, #260]	@ (800c1b8 <__multiply+0x13c>)
 800c0b4:	4841      	ldr	r0, [pc, #260]	@ (800c1bc <__multiply+0x140>)
 800c0b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c0ba:	f000 fc23 	bl	800c904 <__assert_func>
 800c0be:	f100 0414 	add.w	r4, r0, #20
 800c0c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c0c6:	4623      	mov	r3, r4
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	4573      	cmp	r3, lr
 800c0cc:	d320      	bcc.n	800c110 <__multiply+0x94>
 800c0ce:	f107 0814 	add.w	r8, r7, #20
 800c0d2:	f109 0114 	add.w	r1, r9, #20
 800c0d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c0da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c0de:	9302      	str	r3, [sp, #8]
 800c0e0:	1beb      	subs	r3, r5, r7
 800c0e2:	3b15      	subs	r3, #21
 800c0e4:	f023 0303 	bic.w	r3, r3, #3
 800c0e8:	3304      	adds	r3, #4
 800c0ea:	3715      	adds	r7, #21
 800c0ec:	42bd      	cmp	r5, r7
 800c0ee:	bf38      	it	cc
 800c0f0:	2304      	movcc	r3, #4
 800c0f2:	9301      	str	r3, [sp, #4]
 800c0f4:	9b02      	ldr	r3, [sp, #8]
 800c0f6:	9103      	str	r1, [sp, #12]
 800c0f8:	428b      	cmp	r3, r1
 800c0fa:	d80c      	bhi.n	800c116 <__multiply+0x9a>
 800c0fc:	2e00      	cmp	r6, #0
 800c0fe:	dd03      	ble.n	800c108 <__multiply+0x8c>
 800c100:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c104:	2b00      	cmp	r3, #0
 800c106:	d055      	beq.n	800c1b4 <__multiply+0x138>
 800c108:	6106      	str	r6, [r0, #16]
 800c10a:	b005      	add	sp, #20
 800c10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c110:	f843 2b04 	str.w	r2, [r3], #4
 800c114:	e7d9      	b.n	800c0ca <__multiply+0x4e>
 800c116:	f8b1 a000 	ldrh.w	sl, [r1]
 800c11a:	f1ba 0f00 	cmp.w	sl, #0
 800c11e:	d01f      	beq.n	800c160 <__multiply+0xe4>
 800c120:	46c4      	mov	ip, r8
 800c122:	46a1      	mov	r9, r4
 800c124:	2700      	movs	r7, #0
 800c126:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c12a:	f8d9 3000 	ldr.w	r3, [r9]
 800c12e:	fa1f fb82 	uxth.w	fp, r2
 800c132:	b29b      	uxth	r3, r3
 800c134:	fb0a 330b 	mla	r3, sl, fp, r3
 800c138:	443b      	add	r3, r7
 800c13a:	f8d9 7000 	ldr.w	r7, [r9]
 800c13e:	0c12      	lsrs	r2, r2, #16
 800c140:	0c3f      	lsrs	r7, r7, #16
 800c142:	fb0a 7202 	mla	r2, sl, r2, r7
 800c146:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c14a:	b29b      	uxth	r3, r3
 800c14c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c150:	4565      	cmp	r5, ip
 800c152:	f849 3b04 	str.w	r3, [r9], #4
 800c156:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c15a:	d8e4      	bhi.n	800c126 <__multiply+0xaa>
 800c15c:	9b01      	ldr	r3, [sp, #4]
 800c15e:	50e7      	str	r7, [r4, r3]
 800c160:	9b03      	ldr	r3, [sp, #12]
 800c162:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c166:	3104      	adds	r1, #4
 800c168:	f1b9 0f00 	cmp.w	r9, #0
 800c16c:	d020      	beq.n	800c1b0 <__multiply+0x134>
 800c16e:	6823      	ldr	r3, [r4, #0]
 800c170:	4647      	mov	r7, r8
 800c172:	46a4      	mov	ip, r4
 800c174:	f04f 0a00 	mov.w	sl, #0
 800c178:	f8b7 b000 	ldrh.w	fp, [r7]
 800c17c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c180:	fb09 220b 	mla	r2, r9, fp, r2
 800c184:	4452      	add	r2, sl
 800c186:	b29b      	uxth	r3, r3
 800c188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c18c:	f84c 3b04 	str.w	r3, [ip], #4
 800c190:	f857 3b04 	ldr.w	r3, [r7], #4
 800c194:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c198:	f8bc 3000 	ldrh.w	r3, [ip]
 800c19c:	fb09 330a 	mla	r3, r9, sl, r3
 800c1a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c1a4:	42bd      	cmp	r5, r7
 800c1a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1aa:	d8e5      	bhi.n	800c178 <__multiply+0xfc>
 800c1ac:	9a01      	ldr	r2, [sp, #4]
 800c1ae:	50a3      	str	r3, [r4, r2]
 800c1b0:	3404      	adds	r4, #4
 800c1b2:	e79f      	b.n	800c0f4 <__multiply+0x78>
 800c1b4:	3e01      	subs	r6, #1
 800c1b6:	e7a1      	b.n	800c0fc <__multiply+0x80>
 800c1b8:	0800d217 	.word	0x0800d217
 800c1bc:	0800d299 	.word	0x0800d299

0800c1c0 <__pow5mult>:
 800c1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1c4:	4615      	mov	r5, r2
 800c1c6:	f012 0203 	ands.w	r2, r2, #3
 800c1ca:	4607      	mov	r7, r0
 800c1cc:	460e      	mov	r6, r1
 800c1ce:	d007      	beq.n	800c1e0 <__pow5mult+0x20>
 800c1d0:	4c25      	ldr	r4, [pc, #148]	@ (800c268 <__pow5mult+0xa8>)
 800c1d2:	3a01      	subs	r2, #1
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1da:	f7ff fe5d 	bl	800be98 <__multadd>
 800c1de:	4606      	mov	r6, r0
 800c1e0:	10ad      	asrs	r5, r5, #2
 800c1e2:	d03d      	beq.n	800c260 <__pow5mult+0xa0>
 800c1e4:	69fc      	ldr	r4, [r7, #28]
 800c1e6:	b97c      	cbnz	r4, 800c208 <__pow5mult+0x48>
 800c1e8:	2010      	movs	r0, #16
 800c1ea:	f7ff fc7f 	bl	800baec <malloc>
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	61f8      	str	r0, [r7, #28]
 800c1f2:	b928      	cbnz	r0, 800c200 <__pow5mult+0x40>
 800c1f4:	4b1d      	ldr	r3, [pc, #116]	@ (800c26c <__pow5mult+0xac>)
 800c1f6:	481e      	ldr	r0, [pc, #120]	@ (800c270 <__pow5mult+0xb0>)
 800c1f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c1fc:	f000 fb82 	bl	800c904 <__assert_func>
 800c200:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c204:	6004      	str	r4, [r0, #0]
 800c206:	60c4      	str	r4, [r0, #12]
 800c208:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c20c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c210:	b94c      	cbnz	r4, 800c226 <__pow5mult+0x66>
 800c212:	f240 2171 	movw	r1, #625	@ 0x271
 800c216:	4638      	mov	r0, r7
 800c218:	f7ff ff1a 	bl	800c050 <__i2b>
 800c21c:	2300      	movs	r3, #0
 800c21e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c222:	4604      	mov	r4, r0
 800c224:	6003      	str	r3, [r0, #0]
 800c226:	f04f 0900 	mov.w	r9, #0
 800c22a:	07eb      	lsls	r3, r5, #31
 800c22c:	d50a      	bpl.n	800c244 <__pow5mult+0x84>
 800c22e:	4631      	mov	r1, r6
 800c230:	4622      	mov	r2, r4
 800c232:	4638      	mov	r0, r7
 800c234:	f7ff ff22 	bl	800c07c <__multiply>
 800c238:	4631      	mov	r1, r6
 800c23a:	4680      	mov	r8, r0
 800c23c:	4638      	mov	r0, r7
 800c23e:	f7ff fe09 	bl	800be54 <_Bfree>
 800c242:	4646      	mov	r6, r8
 800c244:	106d      	asrs	r5, r5, #1
 800c246:	d00b      	beq.n	800c260 <__pow5mult+0xa0>
 800c248:	6820      	ldr	r0, [r4, #0]
 800c24a:	b938      	cbnz	r0, 800c25c <__pow5mult+0x9c>
 800c24c:	4622      	mov	r2, r4
 800c24e:	4621      	mov	r1, r4
 800c250:	4638      	mov	r0, r7
 800c252:	f7ff ff13 	bl	800c07c <__multiply>
 800c256:	6020      	str	r0, [r4, #0]
 800c258:	f8c0 9000 	str.w	r9, [r0]
 800c25c:	4604      	mov	r4, r0
 800c25e:	e7e4      	b.n	800c22a <__pow5mult+0x6a>
 800c260:	4630      	mov	r0, r6
 800c262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c266:	bf00      	nop
 800c268:	0800d484 	.word	0x0800d484
 800c26c:	0800d1a8 	.word	0x0800d1a8
 800c270:	0800d299 	.word	0x0800d299

0800c274 <__lshift>:
 800c274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c278:	460c      	mov	r4, r1
 800c27a:	6849      	ldr	r1, [r1, #4]
 800c27c:	6923      	ldr	r3, [r4, #16]
 800c27e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c282:	68a3      	ldr	r3, [r4, #8]
 800c284:	4607      	mov	r7, r0
 800c286:	4691      	mov	r9, r2
 800c288:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c28c:	f108 0601 	add.w	r6, r8, #1
 800c290:	42b3      	cmp	r3, r6
 800c292:	db0b      	blt.n	800c2ac <__lshift+0x38>
 800c294:	4638      	mov	r0, r7
 800c296:	f7ff fd9d 	bl	800bdd4 <_Balloc>
 800c29a:	4605      	mov	r5, r0
 800c29c:	b948      	cbnz	r0, 800c2b2 <__lshift+0x3e>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	4b28      	ldr	r3, [pc, #160]	@ (800c344 <__lshift+0xd0>)
 800c2a2:	4829      	ldr	r0, [pc, #164]	@ (800c348 <__lshift+0xd4>)
 800c2a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c2a8:	f000 fb2c 	bl	800c904 <__assert_func>
 800c2ac:	3101      	adds	r1, #1
 800c2ae:	005b      	lsls	r3, r3, #1
 800c2b0:	e7ee      	b.n	800c290 <__lshift+0x1c>
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f100 0114 	add.w	r1, r0, #20
 800c2b8:	f100 0210 	add.w	r2, r0, #16
 800c2bc:	4618      	mov	r0, r3
 800c2be:	4553      	cmp	r3, sl
 800c2c0:	db33      	blt.n	800c32a <__lshift+0xb6>
 800c2c2:	6920      	ldr	r0, [r4, #16]
 800c2c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2c8:	f104 0314 	add.w	r3, r4, #20
 800c2cc:	f019 091f 	ands.w	r9, r9, #31
 800c2d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c2d8:	d02b      	beq.n	800c332 <__lshift+0xbe>
 800c2da:	f1c9 0e20 	rsb	lr, r9, #32
 800c2de:	468a      	mov	sl, r1
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	6818      	ldr	r0, [r3, #0]
 800c2e4:	fa00 f009 	lsl.w	r0, r0, r9
 800c2e8:	4310      	orrs	r0, r2
 800c2ea:	f84a 0b04 	str.w	r0, [sl], #4
 800c2ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2f2:	459c      	cmp	ip, r3
 800c2f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c2f8:	d8f3      	bhi.n	800c2e2 <__lshift+0x6e>
 800c2fa:	ebac 0304 	sub.w	r3, ip, r4
 800c2fe:	3b15      	subs	r3, #21
 800c300:	f023 0303 	bic.w	r3, r3, #3
 800c304:	3304      	adds	r3, #4
 800c306:	f104 0015 	add.w	r0, r4, #21
 800c30a:	4560      	cmp	r0, ip
 800c30c:	bf88      	it	hi
 800c30e:	2304      	movhi	r3, #4
 800c310:	50ca      	str	r2, [r1, r3]
 800c312:	b10a      	cbz	r2, 800c318 <__lshift+0xa4>
 800c314:	f108 0602 	add.w	r6, r8, #2
 800c318:	3e01      	subs	r6, #1
 800c31a:	4638      	mov	r0, r7
 800c31c:	612e      	str	r6, [r5, #16]
 800c31e:	4621      	mov	r1, r4
 800c320:	f7ff fd98 	bl	800be54 <_Bfree>
 800c324:	4628      	mov	r0, r5
 800c326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c32a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c32e:	3301      	adds	r3, #1
 800c330:	e7c5      	b.n	800c2be <__lshift+0x4a>
 800c332:	3904      	subs	r1, #4
 800c334:	f853 2b04 	ldr.w	r2, [r3], #4
 800c338:	f841 2f04 	str.w	r2, [r1, #4]!
 800c33c:	459c      	cmp	ip, r3
 800c33e:	d8f9      	bhi.n	800c334 <__lshift+0xc0>
 800c340:	e7ea      	b.n	800c318 <__lshift+0xa4>
 800c342:	bf00      	nop
 800c344:	0800d217 	.word	0x0800d217
 800c348:	0800d299 	.word	0x0800d299

0800c34c <__mcmp>:
 800c34c:	690a      	ldr	r2, [r1, #16]
 800c34e:	4603      	mov	r3, r0
 800c350:	6900      	ldr	r0, [r0, #16]
 800c352:	1a80      	subs	r0, r0, r2
 800c354:	b530      	push	{r4, r5, lr}
 800c356:	d10e      	bne.n	800c376 <__mcmp+0x2a>
 800c358:	3314      	adds	r3, #20
 800c35a:	3114      	adds	r1, #20
 800c35c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c360:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c364:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c368:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c36c:	4295      	cmp	r5, r2
 800c36e:	d003      	beq.n	800c378 <__mcmp+0x2c>
 800c370:	d205      	bcs.n	800c37e <__mcmp+0x32>
 800c372:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c376:	bd30      	pop	{r4, r5, pc}
 800c378:	42a3      	cmp	r3, r4
 800c37a:	d3f3      	bcc.n	800c364 <__mcmp+0x18>
 800c37c:	e7fb      	b.n	800c376 <__mcmp+0x2a>
 800c37e:	2001      	movs	r0, #1
 800c380:	e7f9      	b.n	800c376 <__mcmp+0x2a>
	...

0800c384 <__mdiff>:
 800c384:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c388:	4689      	mov	r9, r1
 800c38a:	4606      	mov	r6, r0
 800c38c:	4611      	mov	r1, r2
 800c38e:	4648      	mov	r0, r9
 800c390:	4614      	mov	r4, r2
 800c392:	f7ff ffdb 	bl	800c34c <__mcmp>
 800c396:	1e05      	subs	r5, r0, #0
 800c398:	d112      	bne.n	800c3c0 <__mdiff+0x3c>
 800c39a:	4629      	mov	r1, r5
 800c39c:	4630      	mov	r0, r6
 800c39e:	f7ff fd19 	bl	800bdd4 <_Balloc>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	b928      	cbnz	r0, 800c3b2 <__mdiff+0x2e>
 800c3a6:	4b3f      	ldr	r3, [pc, #252]	@ (800c4a4 <__mdiff+0x120>)
 800c3a8:	f240 2137 	movw	r1, #567	@ 0x237
 800c3ac:	483e      	ldr	r0, [pc, #248]	@ (800c4a8 <__mdiff+0x124>)
 800c3ae:	f000 faa9 	bl	800c904 <__assert_func>
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3b8:	4610      	mov	r0, r2
 800c3ba:	b003      	add	sp, #12
 800c3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c0:	bfbc      	itt	lt
 800c3c2:	464b      	movlt	r3, r9
 800c3c4:	46a1      	movlt	r9, r4
 800c3c6:	4630      	mov	r0, r6
 800c3c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c3cc:	bfba      	itte	lt
 800c3ce:	461c      	movlt	r4, r3
 800c3d0:	2501      	movlt	r5, #1
 800c3d2:	2500      	movge	r5, #0
 800c3d4:	f7ff fcfe 	bl	800bdd4 <_Balloc>
 800c3d8:	4602      	mov	r2, r0
 800c3da:	b918      	cbnz	r0, 800c3e4 <__mdiff+0x60>
 800c3dc:	4b31      	ldr	r3, [pc, #196]	@ (800c4a4 <__mdiff+0x120>)
 800c3de:	f240 2145 	movw	r1, #581	@ 0x245
 800c3e2:	e7e3      	b.n	800c3ac <__mdiff+0x28>
 800c3e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c3e8:	6926      	ldr	r6, [r4, #16]
 800c3ea:	60c5      	str	r5, [r0, #12]
 800c3ec:	f109 0310 	add.w	r3, r9, #16
 800c3f0:	f109 0514 	add.w	r5, r9, #20
 800c3f4:	f104 0e14 	add.w	lr, r4, #20
 800c3f8:	f100 0b14 	add.w	fp, r0, #20
 800c3fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c400:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c404:	9301      	str	r3, [sp, #4]
 800c406:	46d9      	mov	r9, fp
 800c408:	f04f 0c00 	mov.w	ip, #0
 800c40c:	9b01      	ldr	r3, [sp, #4]
 800c40e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c412:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	fa1f f38a 	uxth.w	r3, sl
 800c41c:	4619      	mov	r1, r3
 800c41e:	b283      	uxth	r3, r0
 800c420:	1acb      	subs	r3, r1, r3
 800c422:	0c00      	lsrs	r0, r0, #16
 800c424:	4463      	add	r3, ip
 800c426:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c42a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c42e:	b29b      	uxth	r3, r3
 800c430:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c434:	4576      	cmp	r6, lr
 800c436:	f849 3b04 	str.w	r3, [r9], #4
 800c43a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c43e:	d8e5      	bhi.n	800c40c <__mdiff+0x88>
 800c440:	1b33      	subs	r3, r6, r4
 800c442:	3b15      	subs	r3, #21
 800c444:	f023 0303 	bic.w	r3, r3, #3
 800c448:	3415      	adds	r4, #21
 800c44a:	3304      	adds	r3, #4
 800c44c:	42a6      	cmp	r6, r4
 800c44e:	bf38      	it	cc
 800c450:	2304      	movcc	r3, #4
 800c452:	441d      	add	r5, r3
 800c454:	445b      	add	r3, fp
 800c456:	461e      	mov	r6, r3
 800c458:	462c      	mov	r4, r5
 800c45a:	4544      	cmp	r4, r8
 800c45c:	d30e      	bcc.n	800c47c <__mdiff+0xf8>
 800c45e:	f108 0103 	add.w	r1, r8, #3
 800c462:	1b49      	subs	r1, r1, r5
 800c464:	f021 0103 	bic.w	r1, r1, #3
 800c468:	3d03      	subs	r5, #3
 800c46a:	45a8      	cmp	r8, r5
 800c46c:	bf38      	it	cc
 800c46e:	2100      	movcc	r1, #0
 800c470:	440b      	add	r3, r1
 800c472:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c476:	b191      	cbz	r1, 800c49e <__mdiff+0x11a>
 800c478:	6117      	str	r7, [r2, #16]
 800c47a:	e79d      	b.n	800c3b8 <__mdiff+0x34>
 800c47c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c480:	46e6      	mov	lr, ip
 800c482:	0c08      	lsrs	r0, r1, #16
 800c484:	fa1c fc81 	uxtah	ip, ip, r1
 800c488:	4471      	add	r1, lr
 800c48a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c48e:	b289      	uxth	r1, r1
 800c490:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c494:	f846 1b04 	str.w	r1, [r6], #4
 800c498:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c49c:	e7dd      	b.n	800c45a <__mdiff+0xd6>
 800c49e:	3f01      	subs	r7, #1
 800c4a0:	e7e7      	b.n	800c472 <__mdiff+0xee>
 800c4a2:	bf00      	nop
 800c4a4:	0800d217 	.word	0x0800d217
 800c4a8:	0800d299 	.word	0x0800d299

0800c4ac <__ulp>:
 800c4ac:	b082      	sub	sp, #8
 800c4ae:	ed8d 0b00 	vstr	d0, [sp]
 800c4b2:	9a01      	ldr	r2, [sp, #4]
 800c4b4:	4b0f      	ldr	r3, [pc, #60]	@ (800c4f4 <__ulp+0x48>)
 800c4b6:	4013      	ands	r3, r2
 800c4b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	dc08      	bgt.n	800c4d2 <__ulp+0x26>
 800c4c0:	425b      	negs	r3, r3
 800c4c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c4c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c4ca:	da04      	bge.n	800c4d6 <__ulp+0x2a>
 800c4cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c4d0:	4113      	asrs	r3, r2
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	e008      	b.n	800c4e8 <__ulp+0x3c>
 800c4d6:	f1a2 0314 	sub.w	r3, r2, #20
 800c4da:	2b1e      	cmp	r3, #30
 800c4dc:	bfda      	itte	le
 800c4de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c4e2:	40da      	lsrle	r2, r3
 800c4e4:	2201      	movgt	r2, #1
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	4610      	mov	r0, r2
 800c4ec:	ec41 0b10 	vmov	d0, r0, r1
 800c4f0:	b002      	add	sp, #8
 800c4f2:	4770      	bx	lr
 800c4f4:	7ff00000 	.word	0x7ff00000

0800c4f8 <__b2d>:
 800c4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4fc:	6906      	ldr	r6, [r0, #16]
 800c4fe:	f100 0814 	add.w	r8, r0, #20
 800c502:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c506:	1f37      	subs	r7, r6, #4
 800c508:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c50c:	4610      	mov	r0, r2
 800c50e:	f7ff fd53 	bl	800bfb8 <__hi0bits>
 800c512:	f1c0 0320 	rsb	r3, r0, #32
 800c516:	280a      	cmp	r0, #10
 800c518:	600b      	str	r3, [r1, #0]
 800c51a:	491b      	ldr	r1, [pc, #108]	@ (800c588 <__b2d+0x90>)
 800c51c:	dc15      	bgt.n	800c54a <__b2d+0x52>
 800c51e:	f1c0 0c0b 	rsb	ip, r0, #11
 800c522:	fa22 f30c 	lsr.w	r3, r2, ip
 800c526:	45b8      	cmp	r8, r7
 800c528:	ea43 0501 	orr.w	r5, r3, r1
 800c52c:	bf34      	ite	cc
 800c52e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c532:	2300      	movcs	r3, #0
 800c534:	3015      	adds	r0, #21
 800c536:	fa02 f000 	lsl.w	r0, r2, r0
 800c53a:	fa23 f30c 	lsr.w	r3, r3, ip
 800c53e:	4303      	orrs	r3, r0
 800c540:	461c      	mov	r4, r3
 800c542:	ec45 4b10 	vmov	d0, r4, r5
 800c546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c54a:	45b8      	cmp	r8, r7
 800c54c:	bf3a      	itte	cc
 800c54e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c552:	f1a6 0708 	subcc.w	r7, r6, #8
 800c556:	2300      	movcs	r3, #0
 800c558:	380b      	subs	r0, #11
 800c55a:	d012      	beq.n	800c582 <__b2d+0x8a>
 800c55c:	f1c0 0120 	rsb	r1, r0, #32
 800c560:	fa23 f401 	lsr.w	r4, r3, r1
 800c564:	4082      	lsls	r2, r0
 800c566:	4322      	orrs	r2, r4
 800c568:	4547      	cmp	r7, r8
 800c56a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c56e:	bf8c      	ite	hi
 800c570:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c574:	2200      	movls	r2, #0
 800c576:	4083      	lsls	r3, r0
 800c578:	40ca      	lsrs	r2, r1
 800c57a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c57e:	4313      	orrs	r3, r2
 800c580:	e7de      	b.n	800c540 <__b2d+0x48>
 800c582:	ea42 0501 	orr.w	r5, r2, r1
 800c586:	e7db      	b.n	800c540 <__b2d+0x48>
 800c588:	3ff00000 	.word	0x3ff00000

0800c58c <__d2b>:
 800c58c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c590:	460f      	mov	r7, r1
 800c592:	2101      	movs	r1, #1
 800c594:	ec59 8b10 	vmov	r8, r9, d0
 800c598:	4616      	mov	r6, r2
 800c59a:	f7ff fc1b 	bl	800bdd4 <_Balloc>
 800c59e:	4604      	mov	r4, r0
 800c5a0:	b930      	cbnz	r0, 800c5b0 <__d2b+0x24>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	4b23      	ldr	r3, [pc, #140]	@ (800c634 <__d2b+0xa8>)
 800c5a6:	4824      	ldr	r0, [pc, #144]	@ (800c638 <__d2b+0xac>)
 800c5a8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c5ac:	f000 f9aa 	bl	800c904 <__assert_func>
 800c5b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c5b8:	b10d      	cbz	r5, 800c5be <__d2b+0x32>
 800c5ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c5be:	9301      	str	r3, [sp, #4]
 800c5c0:	f1b8 0300 	subs.w	r3, r8, #0
 800c5c4:	d023      	beq.n	800c60e <__d2b+0x82>
 800c5c6:	4668      	mov	r0, sp
 800c5c8:	9300      	str	r3, [sp, #0]
 800c5ca:	f7ff fd14 	bl	800bff6 <__lo0bits>
 800c5ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5d2:	b1d0      	cbz	r0, 800c60a <__d2b+0x7e>
 800c5d4:	f1c0 0320 	rsb	r3, r0, #32
 800c5d8:	fa02 f303 	lsl.w	r3, r2, r3
 800c5dc:	430b      	orrs	r3, r1
 800c5de:	40c2      	lsrs	r2, r0
 800c5e0:	6163      	str	r3, [r4, #20]
 800c5e2:	9201      	str	r2, [sp, #4]
 800c5e4:	9b01      	ldr	r3, [sp, #4]
 800c5e6:	61a3      	str	r3, [r4, #24]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	bf0c      	ite	eq
 800c5ec:	2201      	moveq	r2, #1
 800c5ee:	2202      	movne	r2, #2
 800c5f0:	6122      	str	r2, [r4, #16]
 800c5f2:	b1a5      	cbz	r5, 800c61e <__d2b+0x92>
 800c5f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c5f8:	4405      	add	r5, r0
 800c5fa:	603d      	str	r5, [r7, #0]
 800c5fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c600:	6030      	str	r0, [r6, #0]
 800c602:	4620      	mov	r0, r4
 800c604:	b003      	add	sp, #12
 800c606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c60a:	6161      	str	r1, [r4, #20]
 800c60c:	e7ea      	b.n	800c5e4 <__d2b+0x58>
 800c60e:	a801      	add	r0, sp, #4
 800c610:	f7ff fcf1 	bl	800bff6 <__lo0bits>
 800c614:	9b01      	ldr	r3, [sp, #4]
 800c616:	6163      	str	r3, [r4, #20]
 800c618:	3020      	adds	r0, #32
 800c61a:	2201      	movs	r2, #1
 800c61c:	e7e8      	b.n	800c5f0 <__d2b+0x64>
 800c61e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c622:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c626:	6038      	str	r0, [r7, #0]
 800c628:	6918      	ldr	r0, [r3, #16]
 800c62a:	f7ff fcc5 	bl	800bfb8 <__hi0bits>
 800c62e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c632:	e7e5      	b.n	800c600 <__d2b+0x74>
 800c634:	0800d217 	.word	0x0800d217
 800c638:	0800d299 	.word	0x0800d299

0800c63c <__ratio>:
 800c63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c640:	b085      	sub	sp, #20
 800c642:	e9cd 1000 	strd	r1, r0, [sp]
 800c646:	a902      	add	r1, sp, #8
 800c648:	f7ff ff56 	bl	800c4f8 <__b2d>
 800c64c:	9800      	ldr	r0, [sp, #0]
 800c64e:	a903      	add	r1, sp, #12
 800c650:	ec55 4b10 	vmov	r4, r5, d0
 800c654:	f7ff ff50 	bl	800c4f8 <__b2d>
 800c658:	9b01      	ldr	r3, [sp, #4]
 800c65a:	6919      	ldr	r1, [r3, #16]
 800c65c:	9b00      	ldr	r3, [sp, #0]
 800c65e:	691b      	ldr	r3, [r3, #16]
 800c660:	1ac9      	subs	r1, r1, r3
 800c662:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c666:	1a9b      	subs	r3, r3, r2
 800c668:	ec5b ab10 	vmov	sl, fp, d0
 800c66c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c670:	2b00      	cmp	r3, #0
 800c672:	bfce      	itee	gt
 800c674:	462a      	movgt	r2, r5
 800c676:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c67a:	465a      	movle	r2, fp
 800c67c:	462f      	mov	r7, r5
 800c67e:	46d9      	mov	r9, fp
 800c680:	bfcc      	ite	gt
 800c682:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c686:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c68a:	464b      	mov	r3, r9
 800c68c:	4652      	mov	r2, sl
 800c68e:	4620      	mov	r0, r4
 800c690:	4639      	mov	r1, r7
 800c692:	f7f4 f8e3 	bl	800085c <__aeabi_ddiv>
 800c696:	ec41 0b10 	vmov	d0, r0, r1
 800c69a:	b005      	add	sp, #20
 800c69c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c6a0 <__copybits>:
 800c6a0:	3901      	subs	r1, #1
 800c6a2:	b570      	push	{r4, r5, r6, lr}
 800c6a4:	1149      	asrs	r1, r1, #5
 800c6a6:	6914      	ldr	r4, [r2, #16]
 800c6a8:	3101      	adds	r1, #1
 800c6aa:	f102 0314 	add.w	r3, r2, #20
 800c6ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c6b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c6b6:	1f05      	subs	r5, r0, #4
 800c6b8:	42a3      	cmp	r3, r4
 800c6ba:	d30c      	bcc.n	800c6d6 <__copybits+0x36>
 800c6bc:	1aa3      	subs	r3, r4, r2
 800c6be:	3b11      	subs	r3, #17
 800c6c0:	f023 0303 	bic.w	r3, r3, #3
 800c6c4:	3211      	adds	r2, #17
 800c6c6:	42a2      	cmp	r2, r4
 800c6c8:	bf88      	it	hi
 800c6ca:	2300      	movhi	r3, #0
 800c6cc:	4418      	add	r0, r3
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	4288      	cmp	r0, r1
 800c6d2:	d305      	bcc.n	800c6e0 <__copybits+0x40>
 800c6d4:	bd70      	pop	{r4, r5, r6, pc}
 800c6d6:	f853 6b04 	ldr.w	r6, [r3], #4
 800c6da:	f845 6f04 	str.w	r6, [r5, #4]!
 800c6de:	e7eb      	b.n	800c6b8 <__copybits+0x18>
 800c6e0:	f840 3b04 	str.w	r3, [r0], #4
 800c6e4:	e7f4      	b.n	800c6d0 <__copybits+0x30>

0800c6e6 <__any_on>:
 800c6e6:	f100 0214 	add.w	r2, r0, #20
 800c6ea:	6900      	ldr	r0, [r0, #16]
 800c6ec:	114b      	asrs	r3, r1, #5
 800c6ee:	4298      	cmp	r0, r3
 800c6f0:	b510      	push	{r4, lr}
 800c6f2:	db11      	blt.n	800c718 <__any_on+0x32>
 800c6f4:	dd0a      	ble.n	800c70c <__any_on+0x26>
 800c6f6:	f011 011f 	ands.w	r1, r1, #31
 800c6fa:	d007      	beq.n	800c70c <__any_on+0x26>
 800c6fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c700:	fa24 f001 	lsr.w	r0, r4, r1
 800c704:	fa00 f101 	lsl.w	r1, r0, r1
 800c708:	428c      	cmp	r4, r1
 800c70a:	d10b      	bne.n	800c724 <__any_on+0x3e>
 800c70c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c710:	4293      	cmp	r3, r2
 800c712:	d803      	bhi.n	800c71c <__any_on+0x36>
 800c714:	2000      	movs	r0, #0
 800c716:	bd10      	pop	{r4, pc}
 800c718:	4603      	mov	r3, r0
 800c71a:	e7f7      	b.n	800c70c <__any_on+0x26>
 800c71c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c720:	2900      	cmp	r1, #0
 800c722:	d0f5      	beq.n	800c710 <__any_on+0x2a>
 800c724:	2001      	movs	r0, #1
 800c726:	e7f6      	b.n	800c716 <__any_on+0x30>

0800c728 <__sread>:
 800c728:	b510      	push	{r4, lr}
 800c72a:	460c      	mov	r4, r1
 800c72c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c730:	f000 f8a4 	bl	800c87c <_read_r>
 800c734:	2800      	cmp	r0, #0
 800c736:	bfab      	itete	ge
 800c738:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c73a:	89a3      	ldrhlt	r3, [r4, #12]
 800c73c:	181b      	addge	r3, r3, r0
 800c73e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c742:	bfac      	ite	ge
 800c744:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c746:	81a3      	strhlt	r3, [r4, #12]
 800c748:	bd10      	pop	{r4, pc}

0800c74a <__swrite>:
 800c74a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c74e:	461f      	mov	r7, r3
 800c750:	898b      	ldrh	r3, [r1, #12]
 800c752:	05db      	lsls	r3, r3, #23
 800c754:	4605      	mov	r5, r0
 800c756:	460c      	mov	r4, r1
 800c758:	4616      	mov	r6, r2
 800c75a:	d505      	bpl.n	800c768 <__swrite+0x1e>
 800c75c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c760:	2302      	movs	r3, #2
 800c762:	2200      	movs	r2, #0
 800c764:	f000 f878 	bl	800c858 <_lseek_r>
 800c768:	89a3      	ldrh	r3, [r4, #12]
 800c76a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c76e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c772:	81a3      	strh	r3, [r4, #12]
 800c774:	4632      	mov	r2, r6
 800c776:	463b      	mov	r3, r7
 800c778:	4628      	mov	r0, r5
 800c77a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c77e:	f000 b89f 	b.w	800c8c0 <_write_r>

0800c782 <__sseek>:
 800c782:	b510      	push	{r4, lr}
 800c784:	460c      	mov	r4, r1
 800c786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c78a:	f000 f865 	bl	800c858 <_lseek_r>
 800c78e:	1c43      	adds	r3, r0, #1
 800c790:	89a3      	ldrh	r3, [r4, #12]
 800c792:	bf15      	itete	ne
 800c794:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c796:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c79a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c79e:	81a3      	strheq	r3, [r4, #12]
 800c7a0:	bf18      	it	ne
 800c7a2:	81a3      	strhne	r3, [r4, #12]
 800c7a4:	bd10      	pop	{r4, pc}

0800c7a6 <__sclose>:
 800c7a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7aa:	f000 b89b 	b.w	800c8e4 <_close_r>

0800c7ae <_realloc_r>:
 800c7ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b2:	4607      	mov	r7, r0
 800c7b4:	4614      	mov	r4, r2
 800c7b6:	460d      	mov	r5, r1
 800c7b8:	b921      	cbnz	r1, 800c7c4 <_realloc_r+0x16>
 800c7ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7be:	4611      	mov	r1, r2
 800c7c0:	f7ff b9be 	b.w	800bb40 <_malloc_r>
 800c7c4:	b92a      	cbnz	r2, 800c7d2 <_realloc_r+0x24>
 800c7c6:	f7fe fcb7 	bl	800b138 <_free_r>
 800c7ca:	4625      	mov	r5, r4
 800c7cc:	4628      	mov	r0, r5
 800c7ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7d2:	f000 f8c9 	bl	800c968 <_malloc_usable_size_r>
 800c7d6:	4284      	cmp	r4, r0
 800c7d8:	4606      	mov	r6, r0
 800c7da:	d802      	bhi.n	800c7e2 <_realloc_r+0x34>
 800c7dc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c7e0:	d8f4      	bhi.n	800c7cc <_realloc_r+0x1e>
 800c7e2:	4621      	mov	r1, r4
 800c7e4:	4638      	mov	r0, r7
 800c7e6:	f7ff f9ab 	bl	800bb40 <_malloc_r>
 800c7ea:	4680      	mov	r8, r0
 800c7ec:	b908      	cbnz	r0, 800c7f2 <_realloc_r+0x44>
 800c7ee:	4645      	mov	r5, r8
 800c7f0:	e7ec      	b.n	800c7cc <_realloc_r+0x1e>
 800c7f2:	42b4      	cmp	r4, r6
 800c7f4:	4622      	mov	r2, r4
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	bf28      	it	cs
 800c7fa:	4632      	movcs	r2, r6
 800c7fc:	f7fd fe26 	bl	800a44c <memcpy>
 800c800:	4629      	mov	r1, r5
 800c802:	4638      	mov	r0, r7
 800c804:	f7fe fc98 	bl	800b138 <_free_r>
 800c808:	e7f1      	b.n	800c7ee <_realloc_r+0x40>

0800c80a <__ascii_wctomb>:
 800c80a:	4603      	mov	r3, r0
 800c80c:	4608      	mov	r0, r1
 800c80e:	b141      	cbz	r1, 800c822 <__ascii_wctomb+0x18>
 800c810:	2aff      	cmp	r2, #255	@ 0xff
 800c812:	d904      	bls.n	800c81e <__ascii_wctomb+0x14>
 800c814:	228a      	movs	r2, #138	@ 0x8a
 800c816:	601a      	str	r2, [r3, #0]
 800c818:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c81c:	4770      	bx	lr
 800c81e:	700a      	strb	r2, [r1, #0]
 800c820:	2001      	movs	r0, #1
 800c822:	4770      	bx	lr

0800c824 <memmove>:
 800c824:	4288      	cmp	r0, r1
 800c826:	b510      	push	{r4, lr}
 800c828:	eb01 0402 	add.w	r4, r1, r2
 800c82c:	d902      	bls.n	800c834 <memmove+0x10>
 800c82e:	4284      	cmp	r4, r0
 800c830:	4623      	mov	r3, r4
 800c832:	d807      	bhi.n	800c844 <memmove+0x20>
 800c834:	1e43      	subs	r3, r0, #1
 800c836:	42a1      	cmp	r1, r4
 800c838:	d008      	beq.n	800c84c <memmove+0x28>
 800c83a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c83e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c842:	e7f8      	b.n	800c836 <memmove+0x12>
 800c844:	4402      	add	r2, r0
 800c846:	4601      	mov	r1, r0
 800c848:	428a      	cmp	r2, r1
 800c84a:	d100      	bne.n	800c84e <memmove+0x2a>
 800c84c:	bd10      	pop	{r4, pc}
 800c84e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c856:	e7f7      	b.n	800c848 <memmove+0x24>

0800c858 <_lseek_r>:
 800c858:	b538      	push	{r3, r4, r5, lr}
 800c85a:	4d07      	ldr	r5, [pc, #28]	@ (800c878 <_lseek_r+0x20>)
 800c85c:	4604      	mov	r4, r0
 800c85e:	4608      	mov	r0, r1
 800c860:	4611      	mov	r1, r2
 800c862:	2200      	movs	r2, #0
 800c864:	602a      	str	r2, [r5, #0]
 800c866:	461a      	mov	r2, r3
 800c868:	f7f5 fa20 	bl	8001cac <_lseek>
 800c86c:	1c43      	adds	r3, r0, #1
 800c86e:	d102      	bne.n	800c876 <_lseek_r+0x1e>
 800c870:	682b      	ldr	r3, [r5, #0]
 800c872:	b103      	cbz	r3, 800c876 <_lseek_r+0x1e>
 800c874:	6023      	str	r3, [r4, #0]
 800c876:	bd38      	pop	{r3, r4, r5, pc}
 800c878:	20005340 	.word	0x20005340

0800c87c <_read_r>:
 800c87c:	b538      	push	{r3, r4, r5, lr}
 800c87e:	4d07      	ldr	r5, [pc, #28]	@ (800c89c <_read_r+0x20>)
 800c880:	4604      	mov	r4, r0
 800c882:	4608      	mov	r0, r1
 800c884:	4611      	mov	r1, r2
 800c886:	2200      	movs	r2, #0
 800c888:	602a      	str	r2, [r5, #0]
 800c88a:	461a      	mov	r2, r3
 800c88c:	f7f5 f9e6 	bl	8001c5c <_read>
 800c890:	1c43      	adds	r3, r0, #1
 800c892:	d102      	bne.n	800c89a <_read_r+0x1e>
 800c894:	682b      	ldr	r3, [r5, #0]
 800c896:	b103      	cbz	r3, 800c89a <_read_r+0x1e>
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	bd38      	pop	{r3, r4, r5, pc}
 800c89c:	20005340 	.word	0x20005340

0800c8a0 <_sbrk_r>:
 800c8a0:	b538      	push	{r3, r4, r5, lr}
 800c8a2:	4d06      	ldr	r5, [pc, #24]	@ (800c8bc <_sbrk_r+0x1c>)
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	4604      	mov	r4, r0
 800c8a8:	4608      	mov	r0, r1
 800c8aa:	602b      	str	r3, [r5, #0]
 800c8ac:	f7f5 fa00 	bl	8001cb0 <_sbrk>
 800c8b0:	1c43      	adds	r3, r0, #1
 800c8b2:	d102      	bne.n	800c8ba <_sbrk_r+0x1a>
 800c8b4:	682b      	ldr	r3, [r5, #0]
 800c8b6:	b103      	cbz	r3, 800c8ba <_sbrk_r+0x1a>
 800c8b8:	6023      	str	r3, [r4, #0]
 800c8ba:	bd38      	pop	{r3, r4, r5, pc}
 800c8bc:	20005340 	.word	0x20005340

0800c8c0 <_write_r>:
 800c8c0:	b538      	push	{r3, r4, r5, lr}
 800c8c2:	4d07      	ldr	r5, [pc, #28]	@ (800c8e0 <_write_r+0x20>)
 800c8c4:	4604      	mov	r4, r0
 800c8c6:	4608      	mov	r0, r1
 800c8c8:	4611      	mov	r1, r2
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	602a      	str	r2, [r5, #0]
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	f7f5 f9d2 	bl	8001c78 <_write>
 800c8d4:	1c43      	adds	r3, r0, #1
 800c8d6:	d102      	bne.n	800c8de <_write_r+0x1e>
 800c8d8:	682b      	ldr	r3, [r5, #0]
 800c8da:	b103      	cbz	r3, 800c8de <_write_r+0x1e>
 800c8dc:	6023      	str	r3, [r4, #0]
 800c8de:	bd38      	pop	{r3, r4, r5, pc}
 800c8e0:	20005340 	.word	0x20005340

0800c8e4 <_close_r>:
 800c8e4:	b538      	push	{r3, r4, r5, lr}
 800c8e6:	4d06      	ldr	r5, [pc, #24]	@ (800c900 <_close_r+0x1c>)
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	4604      	mov	r4, r0
 800c8ec:	4608      	mov	r0, r1
 800c8ee:	602b      	str	r3, [r5, #0]
 800c8f0:	f7f5 f9d0 	bl	8001c94 <_close>
 800c8f4:	1c43      	adds	r3, r0, #1
 800c8f6:	d102      	bne.n	800c8fe <_close_r+0x1a>
 800c8f8:	682b      	ldr	r3, [r5, #0]
 800c8fa:	b103      	cbz	r3, 800c8fe <_close_r+0x1a>
 800c8fc:	6023      	str	r3, [r4, #0]
 800c8fe:	bd38      	pop	{r3, r4, r5, pc}
 800c900:	20005340 	.word	0x20005340

0800c904 <__assert_func>:
 800c904:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c906:	4614      	mov	r4, r2
 800c908:	461a      	mov	r2, r3
 800c90a:	4b09      	ldr	r3, [pc, #36]	@ (800c930 <__assert_func+0x2c>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	4605      	mov	r5, r0
 800c910:	68d8      	ldr	r0, [r3, #12]
 800c912:	b14c      	cbz	r4, 800c928 <__assert_func+0x24>
 800c914:	4b07      	ldr	r3, [pc, #28]	@ (800c934 <__assert_func+0x30>)
 800c916:	9100      	str	r1, [sp, #0]
 800c918:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c91c:	4906      	ldr	r1, [pc, #24]	@ (800c938 <__assert_func+0x34>)
 800c91e:	462b      	mov	r3, r5
 800c920:	f000 f82a 	bl	800c978 <fiprintf>
 800c924:	f000 f83a 	bl	800c99c <abort>
 800c928:	4b04      	ldr	r3, [pc, #16]	@ (800c93c <__assert_func+0x38>)
 800c92a:	461c      	mov	r4, r3
 800c92c:	e7f3      	b.n	800c916 <__assert_func+0x12>
 800c92e:	bf00      	nop
 800c930:	20000188 	.word	0x20000188
 800c934:	0800d2f2 	.word	0x0800d2f2
 800c938:	0800d2ff 	.word	0x0800d2ff
 800c93c:	0800d32d 	.word	0x0800d32d

0800c940 <_calloc_r>:
 800c940:	b570      	push	{r4, r5, r6, lr}
 800c942:	fba1 5402 	umull	r5, r4, r1, r2
 800c946:	b934      	cbnz	r4, 800c956 <_calloc_r+0x16>
 800c948:	4629      	mov	r1, r5
 800c94a:	f7ff f8f9 	bl	800bb40 <_malloc_r>
 800c94e:	4606      	mov	r6, r0
 800c950:	b928      	cbnz	r0, 800c95e <_calloc_r+0x1e>
 800c952:	4630      	mov	r0, r6
 800c954:	bd70      	pop	{r4, r5, r6, pc}
 800c956:	220c      	movs	r2, #12
 800c958:	6002      	str	r2, [r0, #0]
 800c95a:	2600      	movs	r6, #0
 800c95c:	e7f9      	b.n	800c952 <_calloc_r+0x12>
 800c95e:	462a      	mov	r2, r5
 800c960:	4621      	mov	r1, r4
 800c962:	f7fd fcc9 	bl	800a2f8 <memset>
 800c966:	e7f4      	b.n	800c952 <_calloc_r+0x12>

0800c968 <_malloc_usable_size_r>:
 800c968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c96c:	1f18      	subs	r0, r3, #4
 800c96e:	2b00      	cmp	r3, #0
 800c970:	bfbc      	itt	lt
 800c972:	580b      	ldrlt	r3, [r1, r0]
 800c974:	18c0      	addlt	r0, r0, r3
 800c976:	4770      	bx	lr

0800c978 <fiprintf>:
 800c978:	b40e      	push	{r1, r2, r3}
 800c97a:	b503      	push	{r0, r1, lr}
 800c97c:	4601      	mov	r1, r0
 800c97e:	ab03      	add	r3, sp, #12
 800c980:	4805      	ldr	r0, [pc, #20]	@ (800c998 <fiprintf+0x20>)
 800c982:	f853 2b04 	ldr.w	r2, [r3], #4
 800c986:	6800      	ldr	r0, [r0, #0]
 800c988:	9301      	str	r3, [sp, #4]
 800c98a:	f000 f837 	bl	800c9fc <_vfiprintf_r>
 800c98e:	b002      	add	sp, #8
 800c990:	f85d eb04 	ldr.w	lr, [sp], #4
 800c994:	b003      	add	sp, #12
 800c996:	4770      	bx	lr
 800c998:	20000188 	.word	0x20000188

0800c99c <abort>:
 800c99c:	b508      	push	{r3, lr}
 800c99e:	2006      	movs	r0, #6
 800c9a0:	f000 fa62 	bl	800ce68 <raise>
 800c9a4:	2001      	movs	r0, #1
 800c9a6:	f7f5 f953 	bl	8001c50 <_exit>

0800c9aa <__sfputc_r>:
 800c9aa:	6893      	ldr	r3, [r2, #8]
 800c9ac:	3b01      	subs	r3, #1
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	b410      	push	{r4}
 800c9b2:	6093      	str	r3, [r2, #8]
 800c9b4:	da08      	bge.n	800c9c8 <__sfputc_r+0x1e>
 800c9b6:	6994      	ldr	r4, [r2, #24]
 800c9b8:	42a3      	cmp	r3, r4
 800c9ba:	db01      	blt.n	800c9c0 <__sfputc_r+0x16>
 800c9bc:	290a      	cmp	r1, #10
 800c9be:	d103      	bne.n	800c9c8 <__sfputc_r+0x1e>
 800c9c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9c4:	f000 b932 	b.w	800cc2c <__swbuf_r>
 800c9c8:	6813      	ldr	r3, [r2, #0]
 800c9ca:	1c58      	adds	r0, r3, #1
 800c9cc:	6010      	str	r0, [r2, #0]
 800c9ce:	7019      	strb	r1, [r3, #0]
 800c9d0:	4608      	mov	r0, r1
 800c9d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9d6:	4770      	bx	lr

0800c9d8 <__sfputs_r>:
 800c9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9da:	4606      	mov	r6, r0
 800c9dc:	460f      	mov	r7, r1
 800c9de:	4614      	mov	r4, r2
 800c9e0:	18d5      	adds	r5, r2, r3
 800c9e2:	42ac      	cmp	r4, r5
 800c9e4:	d101      	bne.n	800c9ea <__sfputs_r+0x12>
 800c9e6:	2000      	movs	r0, #0
 800c9e8:	e007      	b.n	800c9fa <__sfputs_r+0x22>
 800c9ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9ee:	463a      	mov	r2, r7
 800c9f0:	4630      	mov	r0, r6
 800c9f2:	f7ff ffda 	bl	800c9aa <__sfputc_r>
 800c9f6:	1c43      	adds	r3, r0, #1
 800c9f8:	d1f3      	bne.n	800c9e2 <__sfputs_r+0xa>
 800c9fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c9fc <_vfiprintf_r>:
 800c9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca00:	460d      	mov	r5, r1
 800ca02:	b09d      	sub	sp, #116	@ 0x74
 800ca04:	4614      	mov	r4, r2
 800ca06:	4698      	mov	r8, r3
 800ca08:	4606      	mov	r6, r0
 800ca0a:	b118      	cbz	r0, 800ca14 <_vfiprintf_r+0x18>
 800ca0c:	6a03      	ldr	r3, [r0, #32]
 800ca0e:	b90b      	cbnz	r3, 800ca14 <_vfiprintf_r+0x18>
 800ca10:	f7fc fdb6 	bl	8009580 <__sinit>
 800ca14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca16:	07d9      	lsls	r1, r3, #31
 800ca18:	d405      	bmi.n	800ca26 <_vfiprintf_r+0x2a>
 800ca1a:	89ab      	ldrh	r3, [r5, #12]
 800ca1c:	059a      	lsls	r2, r3, #22
 800ca1e:	d402      	bmi.n	800ca26 <_vfiprintf_r+0x2a>
 800ca20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca22:	f7fd fcae 	bl	800a382 <__retarget_lock_acquire_recursive>
 800ca26:	89ab      	ldrh	r3, [r5, #12]
 800ca28:	071b      	lsls	r3, r3, #28
 800ca2a:	d501      	bpl.n	800ca30 <_vfiprintf_r+0x34>
 800ca2c:	692b      	ldr	r3, [r5, #16]
 800ca2e:	b99b      	cbnz	r3, 800ca58 <_vfiprintf_r+0x5c>
 800ca30:	4629      	mov	r1, r5
 800ca32:	4630      	mov	r0, r6
 800ca34:	f000 f938 	bl	800cca8 <__swsetup_r>
 800ca38:	b170      	cbz	r0, 800ca58 <_vfiprintf_r+0x5c>
 800ca3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca3c:	07dc      	lsls	r4, r3, #31
 800ca3e:	d504      	bpl.n	800ca4a <_vfiprintf_r+0x4e>
 800ca40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ca44:	b01d      	add	sp, #116	@ 0x74
 800ca46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca4a:	89ab      	ldrh	r3, [r5, #12]
 800ca4c:	0598      	lsls	r0, r3, #22
 800ca4e:	d4f7      	bmi.n	800ca40 <_vfiprintf_r+0x44>
 800ca50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca52:	f7fd fc97 	bl	800a384 <__retarget_lock_release_recursive>
 800ca56:	e7f3      	b.n	800ca40 <_vfiprintf_r+0x44>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca5c:	2320      	movs	r3, #32
 800ca5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ca62:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca66:	2330      	movs	r3, #48	@ 0x30
 800ca68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cc18 <_vfiprintf_r+0x21c>
 800ca6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ca70:	f04f 0901 	mov.w	r9, #1
 800ca74:	4623      	mov	r3, r4
 800ca76:	469a      	mov	sl, r3
 800ca78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca7c:	b10a      	cbz	r2, 800ca82 <_vfiprintf_r+0x86>
 800ca7e:	2a25      	cmp	r2, #37	@ 0x25
 800ca80:	d1f9      	bne.n	800ca76 <_vfiprintf_r+0x7a>
 800ca82:	ebba 0b04 	subs.w	fp, sl, r4
 800ca86:	d00b      	beq.n	800caa0 <_vfiprintf_r+0xa4>
 800ca88:	465b      	mov	r3, fp
 800ca8a:	4622      	mov	r2, r4
 800ca8c:	4629      	mov	r1, r5
 800ca8e:	4630      	mov	r0, r6
 800ca90:	f7ff ffa2 	bl	800c9d8 <__sfputs_r>
 800ca94:	3001      	adds	r0, #1
 800ca96:	f000 80a7 	beq.w	800cbe8 <_vfiprintf_r+0x1ec>
 800ca9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca9c:	445a      	add	r2, fp
 800ca9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800caa0:	f89a 3000 	ldrb.w	r3, [sl]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	f000 809f 	beq.w	800cbe8 <_vfiprintf_r+0x1ec>
 800caaa:	2300      	movs	r3, #0
 800caac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cab0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cab4:	f10a 0a01 	add.w	sl, sl, #1
 800cab8:	9304      	str	r3, [sp, #16]
 800caba:	9307      	str	r3, [sp, #28]
 800cabc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cac0:	931a      	str	r3, [sp, #104]	@ 0x68
 800cac2:	4654      	mov	r4, sl
 800cac4:	2205      	movs	r2, #5
 800cac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caca:	4853      	ldr	r0, [pc, #332]	@ (800cc18 <_vfiprintf_r+0x21c>)
 800cacc:	f7f3 fb88 	bl	80001e0 <memchr>
 800cad0:	9a04      	ldr	r2, [sp, #16]
 800cad2:	b9d8      	cbnz	r0, 800cb0c <_vfiprintf_r+0x110>
 800cad4:	06d1      	lsls	r1, r2, #27
 800cad6:	bf44      	itt	mi
 800cad8:	2320      	movmi	r3, #32
 800cada:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cade:	0713      	lsls	r3, r2, #28
 800cae0:	bf44      	itt	mi
 800cae2:	232b      	movmi	r3, #43	@ 0x2b
 800cae4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cae8:	f89a 3000 	ldrb.w	r3, [sl]
 800caec:	2b2a      	cmp	r3, #42	@ 0x2a
 800caee:	d015      	beq.n	800cb1c <_vfiprintf_r+0x120>
 800caf0:	9a07      	ldr	r2, [sp, #28]
 800caf2:	4654      	mov	r4, sl
 800caf4:	2000      	movs	r0, #0
 800caf6:	f04f 0c0a 	mov.w	ip, #10
 800cafa:	4621      	mov	r1, r4
 800cafc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb00:	3b30      	subs	r3, #48	@ 0x30
 800cb02:	2b09      	cmp	r3, #9
 800cb04:	d94b      	bls.n	800cb9e <_vfiprintf_r+0x1a2>
 800cb06:	b1b0      	cbz	r0, 800cb36 <_vfiprintf_r+0x13a>
 800cb08:	9207      	str	r2, [sp, #28]
 800cb0a:	e014      	b.n	800cb36 <_vfiprintf_r+0x13a>
 800cb0c:	eba0 0308 	sub.w	r3, r0, r8
 800cb10:	fa09 f303 	lsl.w	r3, r9, r3
 800cb14:	4313      	orrs	r3, r2
 800cb16:	9304      	str	r3, [sp, #16]
 800cb18:	46a2      	mov	sl, r4
 800cb1a:	e7d2      	b.n	800cac2 <_vfiprintf_r+0xc6>
 800cb1c:	9b03      	ldr	r3, [sp, #12]
 800cb1e:	1d19      	adds	r1, r3, #4
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	9103      	str	r1, [sp, #12]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	bfbb      	ittet	lt
 800cb28:	425b      	neglt	r3, r3
 800cb2a:	f042 0202 	orrlt.w	r2, r2, #2
 800cb2e:	9307      	strge	r3, [sp, #28]
 800cb30:	9307      	strlt	r3, [sp, #28]
 800cb32:	bfb8      	it	lt
 800cb34:	9204      	strlt	r2, [sp, #16]
 800cb36:	7823      	ldrb	r3, [r4, #0]
 800cb38:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb3a:	d10a      	bne.n	800cb52 <_vfiprintf_r+0x156>
 800cb3c:	7863      	ldrb	r3, [r4, #1]
 800cb3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb40:	d132      	bne.n	800cba8 <_vfiprintf_r+0x1ac>
 800cb42:	9b03      	ldr	r3, [sp, #12]
 800cb44:	1d1a      	adds	r2, r3, #4
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	9203      	str	r2, [sp, #12]
 800cb4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cb4e:	3402      	adds	r4, #2
 800cb50:	9305      	str	r3, [sp, #20]
 800cb52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cc28 <_vfiprintf_r+0x22c>
 800cb56:	7821      	ldrb	r1, [r4, #0]
 800cb58:	2203      	movs	r2, #3
 800cb5a:	4650      	mov	r0, sl
 800cb5c:	f7f3 fb40 	bl	80001e0 <memchr>
 800cb60:	b138      	cbz	r0, 800cb72 <_vfiprintf_r+0x176>
 800cb62:	9b04      	ldr	r3, [sp, #16]
 800cb64:	eba0 000a 	sub.w	r0, r0, sl
 800cb68:	2240      	movs	r2, #64	@ 0x40
 800cb6a:	4082      	lsls	r2, r0
 800cb6c:	4313      	orrs	r3, r2
 800cb6e:	3401      	adds	r4, #1
 800cb70:	9304      	str	r3, [sp, #16]
 800cb72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb76:	4829      	ldr	r0, [pc, #164]	@ (800cc1c <_vfiprintf_r+0x220>)
 800cb78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cb7c:	2206      	movs	r2, #6
 800cb7e:	f7f3 fb2f 	bl	80001e0 <memchr>
 800cb82:	2800      	cmp	r0, #0
 800cb84:	d03f      	beq.n	800cc06 <_vfiprintf_r+0x20a>
 800cb86:	4b26      	ldr	r3, [pc, #152]	@ (800cc20 <_vfiprintf_r+0x224>)
 800cb88:	bb1b      	cbnz	r3, 800cbd2 <_vfiprintf_r+0x1d6>
 800cb8a:	9b03      	ldr	r3, [sp, #12]
 800cb8c:	3307      	adds	r3, #7
 800cb8e:	f023 0307 	bic.w	r3, r3, #7
 800cb92:	3308      	adds	r3, #8
 800cb94:	9303      	str	r3, [sp, #12]
 800cb96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb98:	443b      	add	r3, r7
 800cb9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb9c:	e76a      	b.n	800ca74 <_vfiprintf_r+0x78>
 800cb9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cba2:	460c      	mov	r4, r1
 800cba4:	2001      	movs	r0, #1
 800cba6:	e7a8      	b.n	800cafa <_vfiprintf_r+0xfe>
 800cba8:	2300      	movs	r3, #0
 800cbaa:	3401      	adds	r4, #1
 800cbac:	9305      	str	r3, [sp, #20]
 800cbae:	4619      	mov	r1, r3
 800cbb0:	f04f 0c0a 	mov.w	ip, #10
 800cbb4:	4620      	mov	r0, r4
 800cbb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cbba:	3a30      	subs	r2, #48	@ 0x30
 800cbbc:	2a09      	cmp	r2, #9
 800cbbe:	d903      	bls.n	800cbc8 <_vfiprintf_r+0x1cc>
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d0c6      	beq.n	800cb52 <_vfiprintf_r+0x156>
 800cbc4:	9105      	str	r1, [sp, #20]
 800cbc6:	e7c4      	b.n	800cb52 <_vfiprintf_r+0x156>
 800cbc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800cbcc:	4604      	mov	r4, r0
 800cbce:	2301      	movs	r3, #1
 800cbd0:	e7f0      	b.n	800cbb4 <_vfiprintf_r+0x1b8>
 800cbd2:	ab03      	add	r3, sp, #12
 800cbd4:	9300      	str	r3, [sp, #0]
 800cbd6:	462a      	mov	r2, r5
 800cbd8:	4b12      	ldr	r3, [pc, #72]	@ (800cc24 <_vfiprintf_r+0x228>)
 800cbda:	a904      	add	r1, sp, #16
 800cbdc:	4630      	mov	r0, r6
 800cbde:	f7fb fe5d 	bl	800889c <_printf_float>
 800cbe2:	4607      	mov	r7, r0
 800cbe4:	1c78      	adds	r0, r7, #1
 800cbe6:	d1d6      	bne.n	800cb96 <_vfiprintf_r+0x19a>
 800cbe8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbea:	07d9      	lsls	r1, r3, #31
 800cbec:	d405      	bmi.n	800cbfa <_vfiprintf_r+0x1fe>
 800cbee:	89ab      	ldrh	r3, [r5, #12]
 800cbf0:	059a      	lsls	r2, r3, #22
 800cbf2:	d402      	bmi.n	800cbfa <_vfiprintf_r+0x1fe>
 800cbf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbf6:	f7fd fbc5 	bl	800a384 <__retarget_lock_release_recursive>
 800cbfa:	89ab      	ldrh	r3, [r5, #12]
 800cbfc:	065b      	lsls	r3, r3, #25
 800cbfe:	f53f af1f 	bmi.w	800ca40 <_vfiprintf_r+0x44>
 800cc02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cc04:	e71e      	b.n	800ca44 <_vfiprintf_r+0x48>
 800cc06:	ab03      	add	r3, sp, #12
 800cc08:	9300      	str	r3, [sp, #0]
 800cc0a:	462a      	mov	r2, r5
 800cc0c:	4b05      	ldr	r3, [pc, #20]	@ (800cc24 <_vfiprintf_r+0x228>)
 800cc0e:	a904      	add	r1, sp, #16
 800cc10:	4630      	mov	r0, r6
 800cc12:	f7fc f8db 	bl	8008dcc <_printf_i>
 800cc16:	e7e4      	b.n	800cbe2 <_vfiprintf_r+0x1e6>
 800cc18:	0800d288 	.word	0x0800d288
 800cc1c:	0800d292 	.word	0x0800d292
 800cc20:	0800889d 	.word	0x0800889d
 800cc24:	0800c9d9 	.word	0x0800c9d9
 800cc28:	0800d28e 	.word	0x0800d28e

0800cc2c <__swbuf_r>:
 800cc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2e:	460e      	mov	r6, r1
 800cc30:	4614      	mov	r4, r2
 800cc32:	4605      	mov	r5, r0
 800cc34:	b118      	cbz	r0, 800cc3e <__swbuf_r+0x12>
 800cc36:	6a03      	ldr	r3, [r0, #32]
 800cc38:	b90b      	cbnz	r3, 800cc3e <__swbuf_r+0x12>
 800cc3a:	f7fc fca1 	bl	8009580 <__sinit>
 800cc3e:	69a3      	ldr	r3, [r4, #24]
 800cc40:	60a3      	str	r3, [r4, #8]
 800cc42:	89a3      	ldrh	r3, [r4, #12]
 800cc44:	071a      	lsls	r2, r3, #28
 800cc46:	d501      	bpl.n	800cc4c <__swbuf_r+0x20>
 800cc48:	6923      	ldr	r3, [r4, #16]
 800cc4a:	b943      	cbnz	r3, 800cc5e <__swbuf_r+0x32>
 800cc4c:	4621      	mov	r1, r4
 800cc4e:	4628      	mov	r0, r5
 800cc50:	f000 f82a 	bl	800cca8 <__swsetup_r>
 800cc54:	b118      	cbz	r0, 800cc5e <__swbuf_r+0x32>
 800cc56:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cc5a:	4638      	mov	r0, r7
 800cc5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc5e:	6823      	ldr	r3, [r4, #0]
 800cc60:	6922      	ldr	r2, [r4, #16]
 800cc62:	1a98      	subs	r0, r3, r2
 800cc64:	6963      	ldr	r3, [r4, #20]
 800cc66:	b2f6      	uxtb	r6, r6
 800cc68:	4283      	cmp	r3, r0
 800cc6a:	4637      	mov	r7, r6
 800cc6c:	dc05      	bgt.n	800cc7a <__swbuf_r+0x4e>
 800cc6e:	4621      	mov	r1, r4
 800cc70:	4628      	mov	r0, r5
 800cc72:	f7ff f87b 	bl	800bd6c <_fflush_r>
 800cc76:	2800      	cmp	r0, #0
 800cc78:	d1ed      	bne.n	800cc56 <__swbuf_r+0x2a>
 800cc7a:	68a3      	ldr	r3, [r4, #8]
 800cc7c:	3b01      	subs	r3, #1
 800cc7e:	60a3      	str	r3, [r4, #8]
 800cc80:	6823      	ldr	r3, [r4, #0]
 800cc82:	1c5a      	adds	r2, r3, #1
 800cc84:	6022      	str	r2, [r4, #0]
 800cc86:	701e      	strb	r6, [r3, #0]
 800cc88:	6962      	ldr	r2, [r4, #20]
 800cc8a:	1c43      	adds	r3, r0, #1
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d004      	beq.n	800cc9a <__swbuf_r+0x6e>
 800cc90:	89a3      	ldrh	r3, [r4, #12]
 800cc92:	07db      	lsls	r3, r3, #31
 800cc94:	d5e1      	bpl.n	800cc5a <__swbuf_r+0x2e>
 800cc96:	2e0a      	cmp	r6, #10
 800cc98:	d1df      	bne.n	800cc5a <__swbuf_r+0x2e>
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	4628      	mov	r0, r5
 800cc9e:	f7ff f865 	bl	800bd6c <_fflush_r>
 800cca2:	2800      	cmp	r0, #0
 800cca4:	d0d9      	beq.n	800cc5a <__swbuf_r+0x2e>
 800cca6:	e7d6      	b.n	800cc56 <__swbuf_r+0x2a>

0800cca8 <__swsetup_r>:
 800cca8:	b538      	push	{r3, r4, r5, lr}
 800ccaa:	4b29      	ldr	r3, [pc, #164]	@ (800cd50 <__swsetup_r+0xa8>)
 800ccac:	4605      	mov	r5, r0
 800ccae:	6818      	ldr	r0, [r3, #0]
 800ccb0:	460c      	mov	r4, r1
 800ccb2:	b118      	cbz	r0, 800ccbc <__swsetup_r+0x14>
 800ccb4:	6a03      	ldr	r3, [r0, #32]
 800ccb6:	b90b      	cbnz	r3, 800ccbc <__swsetup_r+0x14>
 800ccb8:	f7fc fc62 	bl	8009580 <__sinit>
 800ccbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccc0:	0719      	lsls	r1, r3, #28
 800ccc2:	d422      	bmi.n	800cd0a <__swsetup_r+0x62>
 800ccc4:	06da      	lsls	r2, r3, #27
 800ccc6:	d407      	bmi.n	800ccd8 <__swsetup_r+0x30>
 800ccc8:	2209      	movs	r2, #9
 800ccca:	602a      	str	r2, [r5, #0]
 800cccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccd0:	81a3      	strh	r3, [r4, #12]
 800ccd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ccd6:	e033      	b.n	800cd40 <__swsetup_r+0x98>
 800ccd8:	0758      	lsls	r0, r3, #29
 800ccda:	d512      	bpl.n	800cd02 <__swsetup_r+0x5a>
 800ccdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ccde:	b141      	cbz	r1, 800ccf2 <__swsetup_r+0x4a>
 800cce0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cce4:	4299      	cmp	r1, r3
 800cce6:	d002      	beq.n	800ccee <__swsetup_r+0x46>
 800cce8:	4628      	mov	r0, r5
 800ccea:	f7fe fa25 	bl	800b138 <_free_r>
 800ccee:	2300      	movs	r3, #0
 800ccf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ccf2:	89a3      	ldrh	r3, [r4, #12]
 800ccf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ccf8:	81a3      	strh	r3, [r4, #12]
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	6063      	str	r3, [r4, #4]
 800ccfe:	6923      	ldr	r3, [r4, #16]
 800cd00:	6023      	str	r3, [r4, #0]
 800cd02:	89a3      	ldrh	r3, [r4, #12]
 800cd04:	f043 0308 	orr.w	r3, r3, #8
 800cd08:	81a3      	strh	r3, [r4, #12]
 800cd0a:	6923      	ldr	r3, [r4, #16]
 800cd0c:	b94b      	cbnz	r3, 800cd22 <__swsetup_r+0x7a>
 800cd0e:	89a3      	ldrh	r3, [r4, #12]
 800cd10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cd14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd18:	d003      	beq.n	800cd22 <__swsetup_r+0x7a>
 800cd1a:	4621      	mov	r1, r4
 800cd1c:	4628      	mov	r0, r5
 800cd1e:	f000 f83f 	bl	800cda0 <__smakebuf_r>
 800cd22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd26:	f013 0201 	ands.w	r2, r3, #1
 800cd2a:	d00a      	beq.n	800cd42 <__swsetup_r+0x9a>
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	60a2      	str	r2, [r4, #8]
 800cd30:	6962      	ldr	r2, [r4, #20]
 800cd32:	4252      	negs	r2, r2
 800cd34:	61a2      	str	r2, [r4, #24]
 800cd36:	6922      	ldr	r2, [r4, #16]
 800cd38:	b942      	cbnz	r2, 800cd4c <__swsetup_r+0xa4>
 800cd3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cd3e:	d1c5      	bne.n	800cccc <__swsetup_r+0x24>
 800cd40:	bd38      	pop	{r3, r4, r5, pc}
 800cd42:	0799      	lsls	r1, r3, #30
 800cd44:	bf58      	it	pl
 800cd46:	6962      	ldrpl	r2, [r4, #20]
 800cd48:	60a2      	str	r2, [r4, #8]
 800cd4a:	e7f4      	b.n	800cd36 <__swsetup_r+0x8e>
 800cd4c:	2000      	movs	r0, #0
 800cd4e:	e7f7      	b.n	800cd40 <__swsetup_r+0x98>
 800cd50:	20000188 	.word	0x20000188

0800cd54 <__swhatbuf_r>:
 800cd54:	b570      	push	{r4, r5, r6, lr}
 800cd56:	460c      	mov	r4, r1
 800cd58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd5c:	2900      	cmp	r1, #0
 800cd5e:	b096      	sub	sp, #88	@ 0x58
 800cd60:	4615      	mov	r5, r2
 800cd62:	461e      	mov	r6, r3
 800cd64:	da0d      	bge.n	800cd82 <__swhatbuf_r+0x2e>
 800cd66:	89a3      	ldrh	r3, [r4, #12]
 800cd68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cd6c:	f04f 0100 	mov.w	r1, #0
 800cd70:	bf14      	ite	ne
 800cd72:	2340      	movne	r3, #64	@ 0x40
 800cd74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cd78:	2000      	movs	r0, #0
 800cd7a:	6031      	str	r1, [r6, #0]
 800cd7c:	602b      	str	r3, [r5, #0]
 800cd7e:	b016      	add	sp, #88	@ 0x58
 800cd80:	bd70      	pop	{r4, r5, r6, pc}
 800cd82:	466a      	mov	r2, sp
 800cd84:	f000 f89c 	bl	800cec0 <_fstat_r>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	dbec      	blt.n	800cd66 <__swhatbuf_r+0x12>
 800cd8c:	9901      	ldr	r1, [sp, #4]
 800cd8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cd92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd96:	4259      	negs	r1, r3
 800cd98:	4159      	adcs	r1, r3
 800cd9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd9e:	e7eb      	b.n	800cd78 <__swhatbuf_r+0x24>

0800cda0 <__smakebuf_r>:
 800cda0:	898b      	ldrh	r3, [r1, #12]
 800cda2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cda4:	079d      	lsls	r5, r3, #30
 800cda6:	4606      	mov	r6, r0
 800cda8:	460c      	mov	r4, r1
 800cdaa:	d507      	bpl.n	800cdbc <__smakebuf_r+0x1c>
 800cdac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cdb0:	6023      	str	r3, [r4, #0]
 800cdb2:	6123      	str	r3, [r4, #16]
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	6163      	str	r3, [r4, #20]
 800cdb8:	b003      	add	sp, #12
 800cdba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdbc:	ab01      	add	r3, sp, #4
 800cdbe:	466a      	mov	r2, sp
 800cdc0:	f7ff ffc8 	bl	800cd54 <__swhatbuf_r>
 800cdc4:	9f00      	ldr	r7, [sp, #0]
 800cdc6:	4605      	mov	r5, r0
 800cdc8:	4639      	mov	r1, r7
 800cdca:	4630      	mov	r0, r6
 800cdcc:	f7fe feb8 	bl	800bb40 <_malloc_r>
 800cdd0:	b948      	cbnz	r0, 800cde6 <__smakebuf_r+0x46>
 800cdd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdd6:	059a      	lsls	r2, r3, #22
 800cdd8:	d4ee      	bmi.n	800cdb8 <__smakebuf_r+0x18>
 800cdda:	f023 0303 	bic.w	r3, r3, #3
 800cdde:	f043 0302 	orr.w	r3, r3, #2
 800cde2:	81a3      	strh	r3, [r4, #12]
 800cde4:	e7e2      	b.n	800cdac <__smakebuf_r+0xc>
 800cde6:	89a3      	ldrh	r3, [r4, #12]
 800cde8:	6020      	str	r0, [r4, #0]
 800cdea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdee:	81a3      	strh	r3, [r4, #12]
 800cdf0:	9b01      	ldr	r3, [sp, #4]
 800cdf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cdf6:	b15b      	cbz	r3, 800ce10 <__smakebuf_r+0x70>
 800cdf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	f000 f83b 	bl	800ce78 <_isatty_r>
 800ce02:	b128      	cbz	r0, 800ce10 <__smakebuf_r+0x70>
 800ce04:	89a3      	ldrh	r3, [r4, #12]
 800ce06:	f023 0303 	bic.w	r3, r3, #3
 800ce0a:	f043 0301 	orr.w	r3, r3, #1
 800ce0e:	81a3      	strh	r3, [r4, #12]
 800ce10:	89a3      	ldrh	r3, [r4, #12]
 800ce12:	431d      	orrs	r5, r3
 800ce14:	81a5      	strh	r5, [r4, #12]
 800ce16:	e7cf      	b.n	800cdb8 <__smakebuf_r+0x18>

0800ce18 <_raise_r>:
 800ce18:	291f      	cmp	r1, #31
 800ce1a:	b538      	push	{r3, r4, r5, lr}
 800ce1c:	4605      	mov	r5, r0
 800ce1e:	460c      	mov	r4, r1
 800ce20:	d904      	bls.n	800ce2c <_raise_r+0x14>
 800ce22:	2316      	movs	r3, #22
 800ce24:	6003      	str	r3, [r0, #0]
 800ce26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce2a:	bd38      	pop	{r3, r4, r5, pc}
 800ce2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ce2e:	b112      	cbz	r2, 800ce36 <_raise_r+0x1e>
 800ce30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce34:	b94b      	cbnz	r3, 800ce4a <_raise_r+0x32>
 800ce36:	4628      	mov	r0, r5
 800ce38:	f000 f840 	bl	800cebc <_getpid_r>
 800ce3c:	4622      	mov	r2, r4
 800ce3e:	4601      	mov	r1, r0
 800ce40:	4628      	mov	r0, r5
 800ce42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce46:	f000 b827 	b.w	800ce98 <_kill_r>
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	d00a      	beq.n	800ce64 <_raise_r+0x4c>
 800ce4e:	1c59      	adds	r1, r3, #1
 800ce50:	d103      	bne.n	800ce5a <_raise_r+0x42>
 800ce52:	2316      	movs	r3, #22
 800ce54:	6003      	str	r3, [r0, #0]
 800ce56:	2001      	movs	r0, #1
 800ce58:	e7e7      	b.n	800ce2a <_raise_r+0x12>
 800ce5a:	2100      	movs	r1, #0
 800ce5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ce60:	4620      	mov	r0, r4
 800ce62:	4798      	blx	r3
 800ce64:	2000      	movs	r0, #0
 800ce66:	e7e0      	b.n	800ce2a <_raise_r+0x12>

0800ce68 <raise>:
 800ce68:	4b02      	ldr	r3, [pc, #8]	@ (800ce74 <raise+0xc>)
 800ce6a:	4601      	mov	r1, r0
 800ce6c:	6818      	ldr	r0, [r3, #0]
 800ce6e:	f7ff bfd3 	b.w	800ce18 <_raise_r>
 800ce72:	bf00      	nop
 800ce74:	20000188 	.word	0x20000188

0800ce78 <_isatty_r>:
 800ce78:	b538      	push	{r3, r4, r5, lr}
 800ce7a:	4d06      	ldr	r5, [pc, #24]	@ (800ce94 <_isatty_r+0x1c>)
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	4604      	mov	r4, r0
 800ce80:	4608      	mov	r0, r1
 800ce82:	602b      	str	r3, [r5, #0]
 800ce84:	f7f4 ff10 	bl	8001ca8 <_isatty>
 800ce88:	1c43      	adds	r3, r0, #1
 800ce8a:	d102      	bne.n	800ce92 <_isatty_r+0x1a>
 800ce8c:	682b      	ldr	r3, [r5, #0]
 800ce8e:	b103      	cbz	r3, 800ce92 <_isatty_r+0x1a>
 800ce90:	6023      	str	r3, [r4, #0]
 800ce92:	bd38      	pop	{r3, r4, r5, pc}
 800ce94:	20005340 	.word	0x20005340

0800ce98 <_kill_r>:
 800ce98:	b538      	push	{r3, r4, r5, lr}
 800ce9a:	4d07      	ldr	r5, [pc, #28]	@ (800ceb8 <_kill_r+0x20>)
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	4604      	mov	r4, r0
 800cea0:	4608      	mov	r0, r1
 800cea2:	4611      	mov	r1, r2
 800cea4:	602b      	str	r3, [r5, #0]
 800cea6:	f7f4 fecb 	bl	8001c40 <_kill>
 800ceaa:	1c43      	adds	r3, r0, #1
 800ceac:	d102      	bne.n	800ceb4 <_kill_r+0x1c>
 800ceae:	682b      	ldr	r3, [r5, #0]
 800ceb0:	b103      	cbz	r3, 800ceb4 <_kill_r+0x1c>
 800ceb2:	6023      	str	r3, [r4, #0]
 800ceb4:	bd38      	pop	{r3, r4, r5, pc}
 800ceb6:	bf00      	nop
 800ceb8:	20005340 	.word	0x20005340

0800cebc <_getpid_r>:
 800cebc:	f7f4 bebe 	b.w	8001c3c <_getpid>

0800cec0 <_fstat_r>:
 800cec0:	b538      	push	{r3, r4, r5, lr}
 800cec2:	4d07      	ldr	r5, [pc, #28]	@ (800cee0 <_fstat_r+0x20>)
 800cec4:	2300      	movs	r3, #0
 800cec6:	4604      	mov	r4, r0
 800cec8:	4608      	mov	r0, r1
 800ceca:	4611      	mov	r1, r2
 800cecc:	602b      	str	r3, [r5, #0]
 800cece:	f7f4 fee5 	bl	8001c9c <_fstat>
 800ced2:	1c43      	adds	r3, r0, #1
 800ced4:	d102      	bne.n	800cedc <_fstat_r+0x1c>
 800ced6:	682b      	ldr	r3, [r5, #0]
 800ced8:	b103      	cbz	r3, 800cedc <_fstat_r+0x1c>
 800ceda:	6023      	str	r3, [r4, #0]
 800cedc:	bd38      	pop	{r3, r4, r5, pc}
 800cede:	bf00      	nop
 800cee0:	20005340 	.word	0x20005340

0800cee4 <_init>:
 800cee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cee6:	bf00      	nop
 800cee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceea:	bc08      	pop	{r3}
 800ceec:	469e      	mov	lr, r3
 800ceee:	4770      	bx	lr

0800cef0 <_fini>:
 800cef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cef2:	bf00      	nop
 800cef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cef6:	bc08      	pop	{r3}
 800cef8:	469e      	mov	lr, r3
 800cefa:	4770      	bx	lr
