1. Design - i/o pins and Different modes , have a reset mechnism
2. TestBench - Cycle through all states and Verify the design
   - Cocotb
   - System Verilog

