// Seed: 1273124545
module module_0 (
    input supply0 id_0
    , id_12,
    output tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri0 id_10
);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output logic id_3,
    output wand id_4,
    output wor id_5,
    input uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri1 id_13,
    input supply0 id_14,
    output supply0 id_15
);
  always @("") begin
    id_3 <= 1 < id_2;
  end
  module_0(
      id_6, id_10, id_10, id_5, id_1, id_1, id_11, id_4, id_14, id_14, id_15
  );
endmodule
