

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 26 21:13:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   23|   23|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    308|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     822|    498|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    113|    -|
|Register         |        -|    -|      61|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     883|    919|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |sdiv_10ns_17ns_8_14_seq_1_U3  |sdiv_10ns_17ns_8_14_seq_1  |        0|   0|  214|  130|    0|
    |sdiv_17ns_32ns_6_21_seq_1_U2  |sdiv_17ns_32ns_6_21_seq_1  |        0|   0|  394|  238|    0|
    |udiv_15ns_17ns_8_19_seq_1_U1  |udiv_15ns_17ns_8_19_seq_1  |        0|   0|  214|  130|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0|  822|  498|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln17_fu_126_p2   |         +|   0|  0|   15|           8|           8|
    |grp_fu_80_p1         |         +|   0|  0|   24|          17|          10|
    |grp_fu_96_p1         |         +|   0|  0|   39|          32|           9|
    |v_fu_161_p2          |         +|   0|  0|    8|           8|           8|
    |grp_fu_112_p1        |         -|   0|  0|   24|          10|          17|
    |sub_ln20_fu_154_p2   |         -|   0|  0|    8|           8|           8|
    |lshr_ln18_fu_144_p2  |      lshr|   0|  0|  182|          32|          64|
    |or_ln20_fu_131_p2    |        or|   0|  0|    8|           8|           8|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  308|         123|         132|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  113|         24|    1|         24|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  113|         24|    1|         24|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  23|   0|   23|          0|
    |or_ln20_reg_196     |   8|   0|    8|          0|
    |sdiv_ln19_reg_201   |   6|   0|    6|          0|
    |sdiv_ln21_reg_211   |   8|   0|    8|          0|
    |trunc_ln17_reg_181  |   8|   0|    8|          0|
    |trunc_ln18_reg_206  |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  61|   0|   61|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_5        |   in|   16|     ap_none|           p_5|        scalar|
|p_9        |   in|   32|     ap_none|           p_9|        scalar|
|p_11       |   in|   16|     ap_none|          p_11|        scalar|
|p_15       |   in|   16|     ap_none|          p_15|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9" [dfg_199.c:7]   --->   Operation 24 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_5" [dfg_199.c:7]   --->   Operation 25 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %p_5_read" [dfg_199.c:17]   --->   Operation 26 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %p_5_read" [dfg_199.c:17]   --->   Operation 27 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.07ns)   --->   "%add_ln18 = add i17 %zext_ln17_1, i17 721" [dfg_199.c:18]   --->   Operation 28 'add' 'add_ln18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [19/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 29 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i16 %p_5_read" [dfg_199.c:17]   --->   Operation 30 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln20 = add i32 %p_9_read, i32 480" [dfg_199.c:20]   --->   Operation 31 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [21/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 32 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 33 [18/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 33 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [20/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 34 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 35 [17/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 35 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [19/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 36 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 37 [16/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 37 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [18/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 38 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 39 [15/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 39 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [17/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 40 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 41 [14/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 41 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [16/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 42 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 43 [13/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 43 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [15/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 44 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 45 [12/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 45 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [14/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 46 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.75>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%p_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_11" [dfg_199.c:7]   --->   Operation 47 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [11/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 48 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [13/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 49 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %p_11_read" [dfg_199.c:21]   --->   Operation 50 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (2.07ns)   --->   "%sub_ln21 = sub i17 830, i17 %sext_ln21" [dfg_199.c:21]   --->   Operation 51 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [14/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 52 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 53 [10/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 53 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [12/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 54 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [13/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 55 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 56 [9/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 56 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [11/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 57 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [12/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 58 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 59 [8/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 59 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [10/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 60 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [11/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 61 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 62 [7/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 62 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [9/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 63 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [10/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 64 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 65 [6/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 65 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [8/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 66 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 67 [9/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 67 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 68 [5/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 68 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [7/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 69 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [8/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 70 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 71 [4/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 71 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 72 [6/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 72 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [7/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 73 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 74 [3/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 74 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 75 [5/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 75 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 76 [6/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 76 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 77 [2/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 77 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [4/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 78 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [5/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 79 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.67>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 80 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 81 [1/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 81 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i64 %p_read" [dfg_199.c:17]   --->   Operation 82 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i8 %udiv_ln18" [dfg_199.c:17]   --->   Operation 83 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (1.91ns)   --->   "%add_ln17 = add i8 %trunc_ln17_1, i8 %trunc_ln17" [dfg_199.c:17]   --->   Operation 84 'add' 'add_ln17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 85 [1/1] (0.99ns)   --->   "%or_ln20 = or i8 %add_ln17, i8 %trunc_ln17_2" [dfg_199.c:20]   --->   Operation 85 'or' 'or_ln20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 86 [3/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 86 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [4/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 87 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 88 [2/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 88 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 89 [3/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 89 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 90 [1/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 90 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [2/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 91 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.44>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i6 %sdiv_ln19" [dfg_199.c:20]   --->   Operation 92 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %trunc_ln20" [dfg_199.c:18]   --->   Operation 93 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (4.44ns)   --->   "%lshr_ln18 = lshr i64 4294949774, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 94 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 4.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %lshr_ln18" [dfg_199.c:18]   --->   Operation 95 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 96 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.66>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 98 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_5"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln20 = sub i8 %or_ln20, i8 %trunc_ln18" [dfg_199.c:20]   --->   Operation 109 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i8 %sdiv_ln21" [dfg_199.c:20]   --->   Operation 110 'trunc' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%v = add i8 %sub_ln20, i8 %trunc_ln20_1" [dfg_199.c:17]   --->   Operation 111 'add' 'v' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %v" [dfg_199.c:22]   --->   Operation 112 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i32 %sext_ln22" [dfg_199.c:23]   --->   Operation 113 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_9_read          (read         ) [ 000000000000000000000000]
p_5_read          (read         ) [ 000000000000000000000000]
zext_ln17         (zext         ) [ 001111111111111111111100]
zext_ln17_1       (zext         ) [ 000000000000000000000000]
add_ln18          (add          ) [ 001111111111111111110000]
trunc_ln17        (trunc        ) [ 001111111111111111110000]
add_ln20          (add          ) [ 001111111111111111111100]
p_11_read         (read         ) [ 000000000000000000000000]
sext_ln21         (sext         ) [ 000000000000000000000000]
sub_ln21          (sub          ) [ 000000000011111111111110]
p_read            (read         ) [ 000000000000000000000000]
udiv_ln18         (udiv         ) [ 000000000000000000000000]
trunc_ln17_1      (trunc        ) [ 000000000000000000000000]
trunc_ln17_2      (trunc        ) [ 000000000000000000000000]
add_ln17          (add          ) [ 000000000000000000000000]
or_ln20           (or           ) [ 000000000000000000001111]
sdiv_ln19         (sdiv         ) [ 000000000000000000000010]
trunc_ln20        (trunc        ) [ 000000000000000000000000]
zext_ln18         (zext         ) [ 000000000000000000000000]
lshr_ln18         (lshr         ) [ 000000000000000000000000]
trunc_ln18        (trunc        ) [ 000000000000000000000001]
sdiv_ln21         (sdiv         ) [ 000000000000000000000001]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
sub_ln20          (sub          ) [ 000000000000000000000000]
trunc_ln20_1      (trunc        ) [ 000000000000000000000000]
v                 (add          ) [ 000000000000000000000000]
sext_ln22         (sext         ) [ 000000000000000000000000]
ret_ln23          (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_15">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_9_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_5_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_11_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/9 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/19 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln17_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln17_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln18_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="0"/>
<pin id="77" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="17" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln18/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln17_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="18"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln20_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln19/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln21_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/9 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sub_ln21_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="17" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln21/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln17_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/19 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln17_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/19 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln17_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="18"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/19 "/>
</bind>
</comp>

<comp id="131" class="1004" name="or_ln20_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/19 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln20_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/22 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln18_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/22 "/>
</bind>
</comp>

<comp id="144" class="1004" name="lshr_ln18_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="33" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/22 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln18_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/22 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln20_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="4"/>
<pin id="156" dir="0" index="1" bw="8" slack="1"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/23 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln20_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20_1/23 "/>
</bind>
</comp>

<comp id="161" class="1004" name="v_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/23 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln22_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/23 "/>
</bind>
</comp>

<comp id="171" class="1005" name="zext_ln17_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="176" class="1005" name="add_ln18_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="1"/>
<pin id="178" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="181" class="1005" name="trunc_ln17_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="18"/>
<pin id="183" dir="1" index="1" bw="8" slack="18"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln20_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="191" class="1005" name="sub_ln21_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="17" slack="1"/>
<pin id="193" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21 "/>
</bind>
</comp>

<comp id="196" class="1005" name="or_ln20_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="4"/>
<pin id="198" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="or_ln20 "/>
</bind>
</comp>

<comp id="201" class="1005" name="sdiv_ln19_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln19 "/>
</bind>
</comp>

<comp id="206" class="1005" name="trunc_ln18_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="211" class="1005" name="sdiv_ln21_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="74" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="48" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="42" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="66" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="54" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="80" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="122" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="66" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="179"><net_src comp="74" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="184"><net_src comp="86" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="189"><net_src comp="90" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="194"><net_src comp="106" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="199"><net_src comp="131" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="204"><net_src comp="96" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="209"><net_src comp="150" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="214"><net_src comp="112" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {19 }
	Port: fn1 : p_5 | {1 }
	Port: fn1 : p_9 | {1 }
	Port: fn1 : p_11 | {9 }
  - Chain level:
	State 1
		add_ln18 : 1
		udiv_ln18 : 2
		sdiv_ln19 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		sub_ln21 : 1
		sdiv_ln21 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		trunc_ln17_2 : 1
		add_ln17 : 1
		or_ln20 : 2
	State 20
	State 21
	State 22
		zext_ln18 : 1
		lshr_ln18 : 2
		trunc_ln18 : 3
	State 23
		v : 1
		sext_ln22 : 2
		ret_ln23 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   sdiv   |       grp_fu_96      |   394   |   238   |
|          |      grp_fu_112      |   214   |   130   |
|----------|----------------------|---------|---------|
|   udiv   |       grp_fu_80      |   214   |   130   |
|----------|----------------------|---------|---------|
|   lshr   |   lshr_ln18_fu_144   |    0    |   104   |
|----------|----------------------|---------|---------|
|          |    add_ln18_fu_74    |    0    |    23   |
|    add   |    add_ln20_fu_90    |    0    |    39   |
|          |    add_ln17_fu_126   |    0    |    15   |
|          |       v_fu_161       |    0    |    8    |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln21_fu_106   |    0    |    23   |
|          |    sub_ln20_fu_154   |    0    |    8    |
|----------|----------------------|---------|---------|
|    or    |    or_ln20_fu_131    |    0    |    8    |
|----------|----------------------|---------|---------|
|          |  p_9_read_read_fu_42 |    0    |    0    |
|   read   |  p_5_read_read_fu_48 |    0    |    0    |
|          | p_11_read_read_fu_54 |    0    |    0    |
|          |   p_read_read_fu_60  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln17_fu_66   |    0    |    0    |
|   zext   |   zext_ln17_1_fu_70  |    0    |    0    |
|          |   zext_ln18_fu_140   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln17_fu_86   |    0    |    0    |
|          |  trunc_ln17_1_fu_118 |    0    |    0    |
|   trunc  |  trunc_ln17_2_fu_122 |    0    |    0    |
|          |   trunc_ln20_fu_137  |    0    |    0    |
|          |   trunc_ln18_fu_150  |    0    |    0    |
|          |  trunc_ln20_1_fu_158 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln21_fu_102   |    0    |    0    |
|          |   sext_ln22_fu_167   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   822   |   726   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln18_reg_176 |   17   |
| add_ln20_reg_186 |   32   |
|  or_ln20_reg_196 |    8   |
| sdiv_ln19_reg_201|    6   |
| sdiv_ln21_reg_211|    8   |
| sub_ln21_reg_191 |   17   |
|trunc_ln17_reg_181|    8   |
|trunc_ln18_reg_206|    8   |
| zext_ln17_reg_171|   32   |
+------------------+--------+
|       Total      |   136  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_80 |  p1  |   2  |  17  |   34   ||    9    |
|  grp_fu_96 |  p0  |   2  |  17  |   34   ||    9    |
|  grp_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_112 |  p1  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   166  ||  6.352  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   822  |   726  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   958  |   762  |
+-----------+--------+--------+--------+
