Fitter report for try_ddr
Wed Apr 14 10:21:47 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Incremental Compilation Routing Preservation
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. Dual Purpose and Dedicated Pins
 19. I/O Bank Usage
 20. All Package Pins
 21. PLL Summary
 22. PLL Usage
 23. altmemphy Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 14 10:21:47 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; try_ddr                                    ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE15F23C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 8,595 / 15,408 ( 56 % )                    ;
;     Total combinational functions  ; 6,050 / 15,408 ( 39 % )                    ;
;     Dedicated logic registers      ; 5,691 / 15,408 ( 37 % )                    ;
; Total registers                    ; 5799                                       ;
; Total pins                         ; 267 / 344 ( 78 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 110,624 / 516,096 ( 21 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                            ;
; Total PLLs                         ; 3 / 4 ( 75 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F23C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.71        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  23.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; mem_addr[0]       ; Missing drive strength and slew rate ;
; mem_addr[1]       ; Missing drive strength and slew rate ;
; mem_addr[2]       ; Missing drive strength and slew rate ;
; mem_addr[3]       ; Missing drive strength and slew rate ;
; mem_addr[4]       ; Missing drive strength and slew rate ;
; mem_addr[5]       ; Missing drive strength and slew rate ;
; mem_addr[6]       ; Missing drive strength and slew rate ;
; mem_addr[7]       ; Missing drive strength and slew rate ;
; mem_addr[8]       ; Missing drive strength and slew rate ;
; mem_addr[9]       ; Missing drive strength and slew rate ;
; mem_addr[10]      ; Missing drive strength and slew rate ;
; mem_addr[11]      ; Missing drive strength and slew rate ;
; mem_addr[12]      ; Missing drive strength and slew rate ;
; mem_addr[13]      ; Missing drive strength and slew rate ;
; mem_addr[14]      ; Missing drive strength and slew rate ;
; mem_ba[0]         ; Missing drive strength and slew rate ;
; mem_ba[1]         ; Missing drive strength and slew rate ;
; mem_ba[2]         ; Missing drive strength and slew rate ;
; mem_cas_n         ; Missing drive strength and slew rate ;
; mem_cke[0]        ; Missing drive strength and slew rate ;
; mem_cs_n[0]       ; Missing drive strength and slew rate ;
; mem_dm[0]         ; Missing drive strength and slew rate ;
; mem_dm[1]         ; Missing drive strength and slew rate ;
; mem_odt[0]        ; Missing drive strength and slew rate ;
; mem_ras_n         ; Missing drive strength and slew rate ;
; mem_we_n          ; Missing drive strength and slew rate ;
; local_address[0]  ; Missing drive strength and slew rate ;
; local_address[1]  ; Missing drive strength and slew rate ;
; local_address[2]  ; Missing drive strength and slew rate ;
; local_address[3]  ; Missing drive strength and slew rate ;
; local_address[4]  ; Missing drive strength and slew rate ;
; local_address[5]  ; Missing drive strength and slew rate ;
; local_address[6]  ; Missing drive strength and slew rate ;
; local_address[7]  ; Missing drive strength and slew rate ;
; local_address[8]  ; Missing drive strength and slew rate ;
; local_address[9]  ; Missing drive strength and slew rate ;
; local_address[10] ; Missing drive strength and slew rate ;
; local_address[11] ; Missing drive strength and slew rate ;
; local_address[12] ; Missing drive strength and slew rate ;
; local_address[13] ; Missing drive strength and slew rate ;
; local_address[14] ; Missing drive strength and slew rate ;
; local_address[15] ; Missing drive strength and slew rate ;
; local_address[16] ; Missing drive strength and slew rate ;
; local_address[17] ; Missing drive strength and slew rate ;
; local_address[18] ; Missing drive strength and slew rate ;
; local_address[19] ; Missing drive strength and slew rate ;
; local_address[20] ; Missing drive strength and slew rate ;
; local_address[21] ; Missing drive strength and slew rate ;
; local_address[22] ; Missing drive strength and slew rate ;
; local_address[23] ; Missing drive strength and slew rate ;
; local_address[24] ; Missing drive strength and slew rate ;
; local_burstbegin  ; Missing drive strength and slew rate ;
; local_init_done   ; Missing drive strength and slew rate ;
; local_rdata[0]    ; Missing drive strength and slew rate ;
; local_rdata[1]    ; Missing drive strength and slew rate ;
; local_rdata[2]    ; Missing drive strength and slew rate ;
; local_rdata[3]    ; Missing drive strength and slew rate ;
; local_rdata[4]    ; Missing drive strength and slew rate ;
; local_rdata[5]    ; Missing drive strength and slew rate ;
; local_rdata[6]    ; Missing drive strength and slew rate ;
; local_rdata[7]    ; Missing drive strength and slew rate ;
; local_rdata[8]    ; Missing drive strength and slew rate ;
; local_rdata[9]    ; Missing drive strength and slew rate ;
; local_rdata[10]   ; Missing drive strength and slew rate ;
; local_rdata[11]   ; Missing drive strength and slew rate ;
; local_rdata[12]   ; Missing drive strength and slew rate ;
; local_rdata[13]   ; Missing drive strength and slew rate ;
; local_rdata[14]   ; Missing drive strength and slew rate ;
; local_rdata[15]   ; Missing drive strength and slew rate ;
; local_rdata[16]   ; Missing drive strength and slew rate ;
; local_rdata[17]   ; Missing drive strength and slew rate ;
; local_rdata[18]   ; Missing drive strength and slew rate ;
; local_rdata[19]   ; Missing drive strength and slew rate ;
; local_rdata[20]   ; Missing drive strength and slew rate ;
; local_rdata[21]   ; Missing drive strength and slew rate ;
; local_rdata[22]   ; Missing drive strength and slew rate ;
; local_rdata[23]   ; Missing drive strength and slew rate ;
; local_rdata[24]   ; Missing drive strength and slew rate ;
; local_rdata[25]   ; Missing drive strength and slew rate ;
; local_rdata[26]   ; Missing drive strength and slew rate ;
; local_rdata[27]   ; Missing drive strength and slew rate ;
; local_rdata[28]   ; Missing drive strength and slew rate ;
; local_rdata[29]   ; Missing drive strength and slew rate ;
; local_rdata[30]   ; Missing drive strength and slew rate ;
; local_rdata[31]   ; Missing drive strength and slew rate ;
; local_rdata_valid ; Missing drive strength and slew rate ;
; local_read_req    ; Missing drive strength and slew rate ;
; local_wdata[0]    ; Missing drive strength and slew rate ;
; local_wdata[1]    ; Missing drive strength and slew rate ;
; local_wdata[2]    ; Missing drive strength and slew rate ;
; local_wdata[3]    ; Missing drive strength and slew rate ;
; local_wdata[4]    ; Missing drive strength and slew rate ;
; local_wdata[5]    ; Missing drive strength and slew rate ;
; local_wdata[6]    ; Missing drive strength and slew rate ;
; local_wdata[7]    ; Missing drive strength and slew rate ;
; local_wdata[8]    ; Missing drive strength and slew rate ;
; local_wdata[9]    ; Missing drive strength and slew rate ;
; local_wdata[10]   ; Missing drive strength and slew rate ;
; local_wdata[11]   ; Missing drive strength and slew rate ;
; local_wdata[12]   ; Missing drive strength and slew rate ;
; local_wdata[13]   ; Missing drive strength and slew rate ;
; local_wdata[14]   ; Missing drive strength and slew rate ;
; local_wdata[15]   ; Missing drive strength and slew rate ;
; local_wdata[16]   ; Missing drive strength and slew rate ;
; local_wdata[17]   ; Missing drive strength and slew rate ;
; local_wdata[18]   ; Missing drive strength and slew rate ;
; local_wdata[19]   ; Missing drive strength and slew rate ;
; local_wdata[20]   ; Missing drive strength and slew rate ;
; local_wdata[21]   ; Missing drive strength and slew rate ;
; local_wdata[22]   ; Missing drive strength and slew rate ;
; local_wdata[23]   ; Missing drive strength and slew rate ;
; local_wdata[24]   ; Missing drive strength and slew rate ;
; local_wdata[25]   ; Missing drive strength and slew rate ;
; local_wdata[26]   ; Missing drive strength and slew rate ;
; local_wdata[27]   ; Missing drive strength and slew rate ;
; local_wdata[28]   ; Missing drive strength and slew rate ;
; local_wdata[29]   ; Missing drive strength and slew rate ;
; local_wdata[30]   ; Missing drive strength and slew rate ;
; local_wdata[31]   ; Missing drive strength and slew rate ;
; local_wdata_req   ; Missing drive strength and slew rate ;
; local_write_req   ; Missing drive strength and slew rate ;
; local_size[0]     ; Missing drive strength and slew rate ;
; local_size[1]     ; Missing drive strength and slew rate ;
; local_size[2]     ; Missing drive strength and slew rate ;
; data_out[0]       ; Missing drive strength and slew rate ;
; data_out[1]       ; Missing drive strength and slew rate ;
; data_out[2]       ; Missing drive strength and slew rate ;
; data_out[3]       ; Missing drive strength and slew rate ;
; data_out[4]       ; Missing drive strength and slew rate ;
; data_out[5]       ; Missing drive strength and slew rate ;
; data_out[6]       ; Missing drive strength and slew rate ;
; data_out[7]       ; Missing drive strength and slew rate ;
; data_out[8]       ; Missing drive strength and slew rate ;
; data_out[9]       ; Missing drive strength and slew rate ;
; data_out[10]      ; Missing drive strength and slew rate ;
; data_out[11]      ; Missing drive strength and slew rate ;
; data_out[12]      ; Missing drive strength and slew rate ;
; data_out[13]      ; Missing drive strength and slew rate ;
; data_out[14]      ; Missing drive strength and slew rate ;
; data_out[15]      ; Missing drive strength and slew rate ;
; data_out[16]      ; Missing drive strength and slew rate ;
; data_out[17]      ; Missing drive strength and slew rate ;
; data_out[18]      ; Missing drive strength and slew rate ;
; data_out[19]      ; Missing drive strength and slew rate ;
; data_out[20]      ; Missing drive strength and slew rate ;
; data_out[21]      ; Missing drive strength and slew rate ;
; data_out[22]      ; Missing drive strength and slew rate ;
; data_out[23]      ; Missing drive strength and slew rate ;
; data_out[24]      ; Missing drive strength and slew rate ;
; data_out[25]      ; Missing drive strength and slew rate ;
; data_out[26]      ; Missing drive strength and slew rate ;
; data_out[27]      ; Missing drive strength and slew rate ;
; data_out[28]      ; Missing drive strength and slew rate ;
; data_out[29]      ; Missing drive strength and slew rate ;
; data_out[30]      ; Missing drive strength and slew rate ;
; data_out[31]      ; Missing drive strength and slew rate ;
; write_fifo        ; Missing drive strength and slew rate ;
; rd_fifo_req       ; Missing drive strength and slew rate ;
; ad_ch[0]          ; Missing drive strength and slew rate ;
; ad_ch[1]          ; Missing drive strength and slew rate ;
; ad_ch[2]          ; Missing drive strength and slew rate ;
; ad_ch[3]          ; Missing drive strength and slew rate ;
; ad_ch[4]          ; Missing drive strength and slew rate ;
; ad_ch[5]          ; Missing drive strength and slew rate ;
; ad_ch[6]          ; Missing drive strength and slew rate ;
; ad_ch[7]          ; Missing drive strength and slew rate ;
; ad_ch[8]          ; Missing drive strength and slew rate ;
; ad_ch[9]          ; Missing drive strength and slew rate ;
; ad_ch[10]         ; Missing drive strength and slew rate ;
; ad_ch[11]         ; Missing drive strength and slew rate ;
; ad_ch[12]         ; Missing drive strength and slew rate ;
; ad_ch[13]         ; Missing drive strength and slew rate ;
; ad_ch[14]         ; Missing drive strength and slew rate ;
; ad_ch[15]         ; Missing drive strength and slew rate ;
; ad_ch[16]         ; Missing drive strength and slew rate ;
; ad_ch[17]         ; Missing drive strength and slew rate ;
; ad_ch[18]         ; Missing drive strength and slew rate ;
; ad_ch[19]         ; Missing drive strength and slew rate ;
; ad_ch[20]         ; Missing drive strength and slew rate ;
; ad_ch[21]         ; Missing drive strength and slew rate ;
; ad_ch[22]         ; Missing drive strength and slew rate ;
; ad_ch[23]         ; Missing drive strength and slew rate ;
; ad_ch[24]         ; Missing drive strength and slew rate ;
; ad_ch[25]         ; Missing drive strength and slew rate ;
; ad_ch[26]         ; Missing drive strength and slew rate ;
; ad_ch[27]         ; Missing drive strength and slew rate ;
; ad_ch[28]         ; Missing drive strength and slew rate ;
; ad_ch[29]         ; Missing drive strength and slew rate ;
; ad_ch[30]         ; Missing drive strength and slew rate ;
; ad_ch[31]         ; Missing drive strength and slew rate ;
; phy_clk           ; Missing drive strength and slew rate ;
; data_flag         ; Missing drive strength and slew rate ;
; read_en           ; Missing drive strength and slew rate ;
; ad_os[0]          ; Missing drive strength and slew rate ;
; ad_os[1]          ; Missing drive strength and slew rate ;
; ad_os[2]          ; Missing drive strength and slew rate ;
; ad_cs             ; Missing drive strength and slew rate ;
; ad_rd             ; Missing drive strength and slew rate ;
; ad_reset          ; Missing drive strength and slew rate ;
; ad_convstab       ; Missing drive strength and slew rate ;
; rd_addr_up        ; Missing drive strength and slew rate ;
; wr_addr_up        ; Missing drive strength and slew rate ;
; rd_addr[0]        ; Missing drive strength and slew rate ;
; rd_addr[1]        ; Missing drive strength and slew rate ;
; rd_addr[2]        ; Missing drive strength and slew rate ;
; rd_addr[3]        ; Missing drive strength and slew rate ;
; rd_addr[4]        ; Missing drive strength and slew rate ;
; rd_addr[5]        ; Missing drive strength and slew rate ;
; rd_addr[6]        ; Missing drive strength and slew rate ;
; rd_addr[7]        ; Missing drive strength and slew rate ;
; rd_addr[8]        ; Missing drive strength and slew rate ;
; rd_addr[9]        ; Missing drive strength and slew rate ;
; rd_addr[10]       ; Missing drive strength and slew rate ;
; rd_addr[11]       ; Missing drive strength and slew rate ;
; rd_addr[12]       ; Missing drive strength and slew rate ;
; rd_addr[13]       ; Missing drive strength and slew rate ;
; rd_addr[14]       ; Missing drive strength and slew rate ;
; rd_addr[15]       ; Missing drive strength and slew rate ;
; rd_addr[16]       ; Missing drive strength and slew rate ;
; rd_addr[17]       ; Missing drive strength and slew rate ;
; rd_addr[18]       ; Missing drive strength and slew rate ;
; rd_addr[19]       ; Missing drive strength and slew rate ;
; rd_addr[20]       ; Missing drive strength and slew rate ;
; rd_addr[21]       ; Missing drive strength and slew rate ;
; rd_addr[22]       ; Missing drive strength and slew rate ;
; rd_addr[23]       ; Missing drive strength and slew rate ;
; rd_addr[24]       ; Missing drive strength and slew rate ;
; mem_clk[0]        ; Missing drive strength and slew rate ;
; mem_clk_n[0]      ; Missing drive strength and slew rate ;
; mem_dq[0]         ; Missing drive strength and slew rate ;
; mem_dq[1]         ; Missing drive strength and slew rate ;
; mem_dq[2]         ; Missing drive strength and slew rate ;
; mem_dq[3]         ; Missing drive strength and slew rate ;
; mem_dq[4]         ; Missing drive strength and slew rate ;
; mem_dq[5]         ; Missing drive strength and slew rate ;
; mem_dq[6]         ; Missing drive strength and slew rate ;
; mem_dq[7]         ; Missing drive strength and slew rate ;
; mem_dq[8]         ; Missing drive strength and slew rate ;
; mem_dq[9]         ; Missing drive strength and slew rate ;
; mem_dq[10]        ; Missing drive strength and slew rate ;
; mem_dq[11]        ; Missing drive strength and slew rate ;
; mem_dq[12]        ; Missing drive strength and slew rate ;
; mem_dq[13]        ; Missing drive strength and slew rate ;
; mem_dq[14]        ; Missing drive strength and slew rate ;
; mem_dq[15]        ; Missing drive strength and slew rate ;
; mem_dqs[0]        ; Missing drive strength and slew rate ;
; mem_dqs[1]        ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                               ;
+---------------------+----------------------------------+--------------+--------------+---------------+----------------------------+
; Name                ; Ignored Entity                   ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source             ;
+---------------------+----------------------------------+--------------+--------------+---------------+----------------------------+
; DDIO_INPUT_REGISTER ; altddio_bidir                    ;              ; input_cell_H ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_bidir                    ;              ; input_cell_L ; LOW           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in                       ;              ; input_cell_H ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in                       ;              ; input_cell_L ; LOW           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; ddio_bidir_n5h                   ;              ; input_cell_l ; LOW           ; Compiler or HDL Assignment ;
; Global Signal       ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[0] ; off           ; Compiler or HDL Assignment ;
; Global Signal       ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[1] ; off           ; Compiler or HDL Assignment ;
+---------------------+----------------------------------+--------------+--------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12737 ) ; 0.00 % ( 0 / 12737 )       ; 0.00 % ( 0 / 12737 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12737 ) ; 0.00 % ( 0 / 12737 )       ; 0.00 % ( 0 / 12737 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.28 % ( 27 / 9580 ) ; 0.28 % ( 27 / 9580 )       ; 0.00 % ( 0 / 9580 )      ;
;     -- Achieved     ; 0.28 % ( 27 / 9580 ) ; 0.28 % ( 27 / 9580 )       ; 0.00 % ( 0 / 9580 )      ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8702 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 212 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 3797 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 26 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.00 % ( 0 / 35564 )   ; 0.00 % ( 0 / 35564 )  ; N/A                 ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 51 )      ; 0.00 % ( 0 / 51 )     ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 51 )      ; 0.00 % ( 0 / 51 )     ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 764 )     ; 0.00 % ( 0 / 764 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 0.00 % ( 0 / 567 )     ; 0.00 % ( 0 / 567 )    ; N/A                 ;       ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 567 )     ; 0.00 % ( 0 / 567 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 0.00 % ( 0 / 124 )     ; 0.00 % ( 0 / 124 )    ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 124 )     ; 0.00 % ( 0 / 124 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 11018 )   ; 0.00 % ( 0 / 11018 )  ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 814 )     ; 0.00 % ( 0 / 814 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 814 )     ; 0.00 % ( 0 / 814 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 283 )     ; 0.00 % ( 0 / 283 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 283 )     ; 0.00 % ( 0 / 283 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 46 )      ; 0.00 % ( 0 / 46 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/intelFPGA_lite/workary/ddr_office/prj/output_files/try_ddr.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 8,595 / 15,408 ( 56 % )    ;
;     -- Combinational with no register       ; 2904                       ;
;     -- Register only                        ; 2545                       ;
;     -- Combinational with a register        ; 3146                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3319                       ;
;     -- 3 input functions                    ; 1510                       ;
;     -- <=2 input functions                  ; 1221                       ;
;     -- Register only                        ; 2545                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 5364                       ;
;     -- arithmetic mode                      ; 686                        ;
;                                             ;                            ;
; Total registers*                            ; 5,799 / 17,056 ( 34 % )    ;
;     -- Dedicated logic registers            ; 5,691 / 15,408 ( 37 % )    ;
;     -- I/O registers                        ; 108 / 1,648 ( 7 % )        ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 665 / 963 ( 69 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 267 / 344 ( 78 % )         ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 16                         ;
; M9Ks                                        ; 18 / 56 ( 32 % )           ;
; Total block memory bits                     ; 110,624 / 516,096 ( 21 % ) ;
; Total block memory implementation bits      ; 165,888 / 516,096 ( 32 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )            ;
; PLLs                                        ; 3 / 4 ( 75 % )             ;
; Global clocks                               ; 16 / 20 ( 80 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 13% / 13% / 14%            ;
; Peak interconnect usage (total/H/V)         ; 21% / 21% / 24%            ;
; Maximum fan-out                             ; 4384                       ;
; Highest non-global fan-out                  ; 605                        ;
; Total fan-out                               ; 41236                      ;
; Average fan-out                             ; 2.84                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                              ;                       ;                       ;                                ;                                ;
; Total logic elements                         ; 5613 / 15408 ( 36 % ) ; 148 / 15408 ( < 1 % ) ; 2828 / 15408 ( 18 % )          ; 6 / 15408 ( < 1 % )            ;
;     -- Combinational with no register        ; 2654                  ; 58                    ; 186                            ; 6                              ;
;     -- Register only                         ; 653                   ; 26                    ; 1866                           ; 0                              ;
;     -- Combinational with a register         ; 2306                  ; 64                    ; 776                            ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                     ; 2715                  ; 52                    ; 552                            ; 0                              ;
;     -- 3 input functions                     ; 1187                  ; 35                    ; 285                            ; 3                              ;
;     -- <=2 input functions                   ; 1058                  ; 35                    ; 125                            ; 3                              ;
;     -- Register only                         ; 653                   ; 26                    ; 1866                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;                                ;
;     -- normal mode                           ; 4360                  ; 114                   ; 884                            ; 6                              ;
;     -- arithmetic mode                       ; 600                   ; 8                     ; 78                             ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Total registers                              ; 3067                  ; 90                    ; 2642                           ; 0                              ;
;     -- Dedicated logic registers             ; 2959 / 15408 ( 19 % ) ; 90 / 15408 ( < 1 % )  ; 2642 / 15408 ( 17 % )          ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 216                   ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used    ; 433 / 963 ( 45 % )    ; 12 / 963 ( 1 % )      ; 230 / 963 ( 24 % )             ; 1 / 963 ( < 1 % )              ;
;                                              ;                       ;                       ;                                ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                     ; 267                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 11296                 ; 0                     ; 99328                          ; 0                              ;
; Total RAM block bits                         ; 64512                 ; 0                     ; 101376                         ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 3 / 4 ( 75 % )                 ;
; M9K                                          ; 7 / 56 ( 12 % )       ; 0 / 56 ( 0 % )        ; 11 / 56 ( 19 % )               ; 0 / 56 ( 0 % )                 ;
; Clock control block                          ; 9 / 24 ( 37 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 7 / 24 ( 29 % )                ;
; Double Data Rate I/O output circuitry        ; 44 / 336 ( 13 % )     ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )                ; 0 / 336 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 18 / 336 ( 5 % )      ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )                ; 0 / 336 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;                                ;
; Connections                                  ;                       ;                       ;                                ;                                ;
;     -- Input Connections                     ; 3039                  ; 133                   ; 3198                           ; 9                              ;
;     -- Registered Input Connections          ; 2869                  ; 99                    ; 2697                           ; 0                              ;
;     -- Output Connections                    ; 1524                  ; 151                   ; 1                              ; 4703                           ;
;     -- Registered Output Connections         ; 264                   ; 150                   ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;                                ;
;     -- Total Connections                     ; 29813                 ; 848                   ; 12417                          ; 4740                           ;
;     -- Registered Connections                ; 14541                 ; 598                   ; 6985                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; External Connections                         ;                       ;                       ;                                ;                                ;
;     -- Top                                   ; 40                    ; 123                   ; 1373                           ; 3027                           ;
;     -- sld_hub:auto_hub                      ; 123                   ; 20                    ; 141                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 1373                  ; 141                   ; 0                              ; 1685                           ;
;     -- hard_block:auto_generated_inst        ; 3027                  ; 0                     ; 1685                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;                                ;
;     -- Input Ports                           ; 23                    ; 21                    ; 447                            ; 9                              ;
;     -- Output Ports                          ; 228                   ; 39                    ; 400                            ; 10                             ;
;     -- Bidir Ports                           ; 20                    ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                ; 0                     ; 4                     ; 38                             ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 28                    ; 389                            ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 1                     ; 56                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 40                             ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 15                    ; 389                            ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ad_busy     ; R6    ; 2        ; 0            ; 3            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[0]  ; U2    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[10] ; P1    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[11] ; T7    ; 2        ; 0            ; 2            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[12] ; P6    ; 2        ; 0            ; 4            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[13] ; N5    ; 2        ; 0            ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[14] ; R7    ; 2        ; 0            ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[15] ; M5    ; 2        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[1]  ; U1    ; 2        ; 0            ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[2]  ; T3    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[3]  ; R5    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[4]  ; P5    ; 2        ; 0            ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[5]  ; P4    ; 2        ; 0            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[6]  ; R2    ; 2        ; 0            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[7]  ; R1    ; 2        ; 0            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[8]  ; P3    ; 2        ; 0            ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ad_data[9]  ; P2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk_in      ; T21   ; 5        ; 41           ; 15           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; first_data  ; T5    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; reset       ; B19   ; 7        ; 32           ; 29           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ad_ch[0]          ; H7    ; 1        ; 0            ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[10]         ; H2    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[11]         ; J7    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[12]         ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[13]         ; L8    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[14]         ; K7    ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[15]         ; H6    ; 1        ; 0            ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[16]         ; G17   ; 6        ; 41           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[17]         ; D17   ; 7        ; 37           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[18]         ; P7    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[19]         ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[1]          ; K8    ; 1        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[20]         ; F14   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[21]         ; A10   ; 8        ; 16           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[22]         ; F8    ; 8        ; 5            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[23]         ; C21   ; 6        ; 41           ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[24]         ; P14   ; 5        ; 41           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[25]         ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[26]         ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[27]         ; B2    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[28]         ; F15   ; 7        ; 39           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[29]         ; D21   ; 6        ; 41           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[2]          ; J6    ; 1        ; 0            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[30]         ; H9    ; 8        ; 7            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[31]         ; D6    ; 8        ; 3            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[3]          ; F1    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[4]          ; M3    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[5]          ; C2    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[6]          ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[7]          ; T4    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[8]          ; J4    ; 1        ; 0            ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_ch[9]          ; F7    ; 8        ; 1            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ad_convstab       ; V4    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_cs             ; W1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_os[0]          ; AA1   ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_os[1]          ; Y2    ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_os[2]          ; V3    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_rd             ; Y1    ; 2        ; 0            ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_reset          ; W2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data_flag         ; E13   ; 7        ; 23           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[0]       ; N8    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[10]      ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[11]      ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[12]      ; R18   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[13]      ; N17   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[14]      ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[15]      ; E4    ; 1        ; 0            ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[16]      ; P17   ; 5        ; 41           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[17]      ; V2    ; 2        ; 0            ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[18]      ; D10   ; 8        ; 16           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[19]      ; U21   ; 5        ; 41           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[1]       ; P16   ; 5        ; 41           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[20]      ; M8    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[21]      ; E12   ; 7        ; 21           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[22]      ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[23]      ; R8    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[24]      ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[25]      ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[26]      ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[27]      ; L16   ; 6        ; 41           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[28]      ; M21   ; 5        ; 41           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[29]      ; A20   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[2]       ; V1    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[30]      ; U22   ; 5        ; 41           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[31]      ; N19   ; 5        ; 41           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[3]       ; P21   ; 5        ; 41           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[4]       ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[5]       ; B5    ; 8        ; 7            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[6]       ; W22   ; 5        ; 41           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[7]       ; C15   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[8]       ; H19   ; 6        ; 41           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[9]       ; K18   ; 6        ; 41           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[0]  ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[10] ; V21   ; 5        ; 41           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[11] ; P22   ; 5        ; 41           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[12] ; N15   ; 5        ; 41           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[13] ; R19   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[14] ; P20   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[15] ; U19   ; 5        ; 41           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[16] ; W20   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[17] ; U20   ; 5        ; 41           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[18] ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[19] ; N14   ; 5        ; 41           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[1]  ; P15   ; 5        ; 41           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[20] ; K15   ; 6        ; 41           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[21] ; W21   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[22] ; V22   ; 5        ; 41           ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[23] ; Y21   ; 5        ; 41           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[24] ; C19   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[2]  ; M22   ; 5        ; 41           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[3]  ; D22   ; 6        ; 41           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[4]  ; H22   ; 6        ; 41           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[5]  ; J16   ; 6        ; 41           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[6]  ; H14   ; 7        ; 35           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[7]  ; K16   ; 6        ; 41           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[8]  ; K19   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_address[9]  ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_burstbegin  ; N21   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_init_done   ; J22   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[0]    ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[10]   ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[11]   ; F9    ; 8        ; 7            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[12]   ; B10   ; 8        ; 16           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[13]   ; G11   ; 8        ; 14           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[14]   ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[15]   ; L6    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[16]   ; C3    ; 8        ; 3            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[17]   ; E9    ; 8        ; 11           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[18]   ; B6    ; 8        ; 11           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[19]   ; N1    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[1]    ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[20]   ; H10   ; 8        ; 9            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[21]   ; A9    ; 8        ; 16           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[22]   ; C7    ; 8        ; 9            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[23]   ; G10   ; 8        ; 9            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[24]   ; B9    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[25]   ; A4    ; 8        ; 5            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[26]   ; N18   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[27]   ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[28]   ; G8    ; 8        ; 5            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[29]   ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[2]    ; C10   ; 8        ; 14           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[30]   ; A5    ; 8        ; 7            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[31]   ; A8    ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[3]    ; N2    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[4]    ; A6    ; 8        ; 11           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[5]    ; G3    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[6]    ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[7]    ; C8    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[8]    ; B8    ; 8        ; 14           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata[9]    ; M6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_rdata_valid ; H17   ; 6        ; 41           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_read_req    ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_size[0]     ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_size[1]     ; M19   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_size[2]     ; F16   ; 7        ; 39           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[0]    ; L7    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[10]   ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[11]   ; E10   ; 8        ; 16           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[12]   ; L15   ; 6        ; 41           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[13]   ; M15   ; 5        ; 41           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[14]   ; G13   ; 7        ; 30           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[15]   ; G4    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[16]   ; N16   ; 5        ; 41           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[17]   ; M7    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[18]   ; H11   ; 8        ; 19           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[19]   ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[1]    ; R17   ; 5        ; 41           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[20]   ; M4    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[21]   ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[22]   ; H13   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[23]   ; P8    ; 2        ; 0            ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[24]   ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[25]   ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[26]   ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[27]   ; R21   ; 5        ; 41           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[28]   ; M20   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[29]   ; C17   ; 7        ; 35           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[2]    ; N6    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[30]   ; R20   ; 5        ; 41           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[31]   ; R22   ; 5        ; 41           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[3]    ; N20   ; 5        ; 41           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[4]    ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[5]    ; G9    ; 8        ; 9            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[6]    ; W19   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[7]    ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[8]    ; E21   ; 6        ; 41           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata[9]    ; H21   ; 6        ; 41           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_wdata_req   ; G14   ; 7        ; 37           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; local_write_req   ; M16   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_addr[0]       ; V6    ; 3        ; 1            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[10]      ; U14   ; 4        ; 39           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[11]      ; T9    ; 3        ; 1            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[12]      ; R15   ; 4        ; 39           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[13]      ; T10   ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[14]      ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[1]       ; U13   ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[2]       ; V7    ; 3        ; 7            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[3]       ; T14   ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[4]       ; U7    ; 3        ; 3            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[5]       ; U15   ; 4        ; 39           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[6]       ; U8    ; 3        ; 3            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[7]       ; R16   ; 4        ; 37           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[8]       ; U10   ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[9]       ; R14   ; 4        ; 39           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[0]         ; Y17   ; 4        ; 35           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[1]         ; W15   ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[2]         ; V15   ; 4        ; 32           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cas_n         ; AB10  ; 3        ; 21           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cke[0]        ; AB3   ; 3        ; 7            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cs_n[0]       ; Y6    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[0]         ; AA7   ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[1]         ; V5    ; 3        ; 3            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_odt[0]        ; AB5   ; 3        ; 9            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ras_n         ; AA4   ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_we_n          ; AA3   ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_clk           ; B20   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[0]        ; C20   ; 6        ; 41           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[10]       ; F21   ; 6        ; 41           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[11]       ; J15   ; 6        ; 41           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[12]       ; C22   ; 6        ; 41           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[13]       ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[14]       ; J21   ; 6        ; 41           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[15]       ; E22   ; 6        ; 41           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[16]       ; J18   ; 6        ; 41           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[17]       ; B21   ; 6        ; 41           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[18]       ; H18   ; 6        ; 41           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[19]       ; H5    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[1]        ; E3    ; 1        ; 0            ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[20]       ; F10   ; 8        ; 7            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[21]       ; E5    ; 8        ; 1            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[22]       ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[23]       ; N7    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[24]       ; E16   ; 7        ; 39           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[2]        ; F19   ; 6        ; 41           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[3]        ; H15   ; 7        ; 35           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[4]        ; D19   ; 7        ; 37           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[5]        ; J17   ; 6        ; 41           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[6]        ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[7]        ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[8]        ; A18   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr[9]        ; F22   ; 6        ; 41           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_addr_up        ; H20   ; 6        ; 41           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_fifo_req       ; N22   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_en           ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_addr_up        ; K17   ; 6        ; 41           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_fifo        ; H16   ; 6        ; 41           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+
; mem_clk[0]   ; AA17  ; 4        ; 28           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; mem_clk_n[0] ; AB17  ; 4        ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; mem_dq[0]    ; AB8   ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[10]   ; V8    ; 3        ; 11           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[11]   ; W6    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[12]   ; W7    ; 3        ; 9            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[13]   ; W8    ; 3        ; 11           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[14]   ; Y3    ; 3        ; 5            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[15]   ; AA5   ; 3        ; 9            ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[1]    ; Y8    ; 3        ; 11           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[2]    ; AA9   ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[3]    ; W10   ; 3        ; 19           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[4]    ; V11   ; 3        ; 19           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[5]    ; Y10   ; 3        ; 19           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[6]    ; AB7   ; 3        ; 11           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[7]    ; AA8   ; 3        ; 16           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[8]    ; Y7    ; 3        ; 9            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dq[9]    ; U9    ; 3        ; 9            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dqs[0]   ; AB9   ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
; mem_dqs[1]   ; V10   ; 3        ; 14           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; Group 10            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                       ; Use as regular IO        ; data_out[15]            ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE                      ; Use as regular IO        ; rd_fifo_req             ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO        ; local_burstbegin        ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO        ; local_wdata[19]         ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO        ; local_address[18]       ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO        ; rd_addr[13]             ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R9n, nWE                          ; Use as regular IO        ; rd_addr[15]             ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R9p, nOE                          ; Use as regular IO        ; local_wdata[8]          ; Dual Purpose Pin          ;
; F19      ; DIFFIO_R6p                               ; Use as regular IO        ; rd_addr[2]              ; Dual Purpose Pin          ;
; B21      ; DIFFIO_R3p, PADD21                       ; Use as regular IO        ; rd_addr[17]             ; Dual Purpose Pin          ;
; C20      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; rd_addr[0]              ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                       ; Use as regular IO        ; read_en                 ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                       ; Use as regular IO        ; data_out[14]            ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                       ; Use as regular IO        ; rd_addr[22]             ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                       ; Use as regular IO        ; local_wdata[7]          ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; local_wdata[24]         ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                       ; Use as regular IO        ; data_out[25]            ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO        ; data_out[22]            ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO        ; data_out[26]            ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                       ; Use as regular IO        ; local_wdata[4]          ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO        ; data_out[11]            ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO        ; data_out[4]             ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO        ; local_wdata[25]         ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; local_wdata[21]         ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO        ; local_wdata[10]         ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO        ; data_out[10]            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO        ; local_rdata[12]         ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO        ; local_rdata[21]         ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; local_rdata[24]         ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; local_rdata[31]         ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; local_rdata[8]          ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; local_rdata[14]         ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; local_rdata[0]          ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; local_rdata[4]          ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO        ; local_rdata[18]         ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; local_rdata[7]          ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; local_rdata[22]         ; Dual Purpose Pin          ;
; A5       ; DATA5                                    ; Use as regular IO        ; local_rdata[30]         ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; rd_addr[20]             ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; ad_ch[22]               ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 28 / 32 ( 88 % ) ; 2.5V          ; --           ;
; 2        ; 45 / 47 ( 96 % ) ; 2.5V          ; --           ;
; 3        ; 33 / 46 ( 72 % ) ; 1.8V          ; 0.9V         ;
; 4        ; 13 / 41 ( 32 % ) ; 1.8V          ; 0.9V         ;
; 5        ; 40 / 45 ( 89 % ) ; 2.5V          ; --           ;
; 6        ; 36 / 43 ( 84 % ) ; 2.5V          ; --           ;
; 7        ; 44 / 47 ( 94 % ) ; 2.5V          ; --           ;
; 8        ; 33 / 43 ( 77 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                           ;
+----------+------------+----------+-----------------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; local_rdata[25]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 345        ; 8        ; local_rdata[30]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 336        ; 8        ; local_rdata[4]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; local_rdata[14]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 332        ; 8        ; local_rdata[31]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 328        ; 8        ; local_rdata[21]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 326        ; 8        ; ad_ch[21]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; local_wdata[25]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 312        ; 7        ; data_out[11]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 307        ; 7        ; data_out[25]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 298        ; 7        ; rd_addr[7]                                                ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 296        ; 7        ; data_out[14]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 291        ; 7        ; rd_addr[8]                                                ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 290        ; 7        ; rd_addr[6]                                                ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 284        ; 7        ; data_out[29]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; ad_os[0]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 3        ; mem_we_n                                                  ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; mem_ras_n                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; mem_dq[15]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; mem_dm[0]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; mem_dq[7]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; mem_dq[2]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; mem_clk[0]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; mem_cke[0]                                                ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; mem_odt[0]                                                ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; mem_dq[6]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; mem_dq[0]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; mem_dqs[0]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; mem_cas_n                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; mem_clk_n[0]                                              ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; ad_ch[27]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; data_out[5]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 337        ; 8        ; local_rdata[18]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 335        ; 8        ; local_rdata[0]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 333        ; 8        ; local_rdata[8]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 329        ; 8        ; local_rdata[24]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 327        ; 8        ; local_rdata[12]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; local_wdata[21]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 313        ; 7        ; data_out[4]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; data_out[22]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 299        ; 7        ; local_size[0]                                             ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 297        ; 7        ; rd_addr[22]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; read_en                                                   ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 289        ; 7        ; reset                                                     ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; phy_clk                                                   ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ; 269        ; 6        ; rd_addr[17]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; ad_ch[5]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 358        ; 8        ; local_rdata[16]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; local_rdata[22]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 339        ; 8        ; local_rdata[7]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; local_rdata[2]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; data_out[26]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; data_out[7]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; local_wdata[29]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; local_address[24]                                         ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 270        ; 6        ; rd_addr[0]                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; C21      ; 267        ; 6        ; ad_ch[23]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 266        ; 6        ; rd_addr[12]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; ad_ch[26]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; ad_ch[31]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; data_out[18]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; local_wdata[4]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; ad_ch[25]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; ad_ch[17]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; rd_addr[4]                                                ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; ad_ch[29]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 260        ; 6        ; local_address[3]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 14         ; 1        ; local_address[0]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; rd_addr[1]                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 4          ; 1        ; data_out[15]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 363        ; 8        ; rd_addr[21]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; local_rdata[17]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; local_wdata[11]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 317        ; 7        ; local_wdata[10]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; data_out[21]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 311        ; 7        ; data_flag                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; local_wdata[7]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 294        ; 7        ; local_read_req                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 275        ; 7        ; rd_addr[24]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; local_wdata[8]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 255        ; 6        ; rd_addr[15]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 16         ; 1        ; ad_ch[3]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 15         ; 1        ; local_rdata[1]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; ad_ch[9]                                                  ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 352        ; 8        ; ad_ch[22]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 347        ; 8        ; local_rdata[11]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 348        ; 8        ; rd_addr[20]                                               ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 318        ; 7        ; data_out[10]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; local_address[9]                                          ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 306        ; 7        ; local_wdata[24]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 279        ; 7        ; ad_ch[20]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 276        ; 7        ; ad_ch[28]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 274        ; 7        ; local_size[2]                                             ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; rd_addr[2]                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; rd_addr[10]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 250        ; 6        ; rd_addr[9]                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; local_rdata[5]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 17         ; 1        ; local_wdata[15]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; local_rdata[28]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ; 342        ; 8        ; local_wdata[5]                                            ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 341        ; 8        ; local_rdata[23]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 331        ; 8        ; local_rdata[13]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; local_wdata[26]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 295        ; 7        ; local_wdata[14]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 280        ; 7        ; local_wdata_req                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 278        ; 7        ; ad_ch[19]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; ad_ch[16]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; ad_ch[6]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 1        ; ad_ch[10]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; rd_addr[19]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 11         ; 1        ; ad_ch[15]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 10         ; 1        ; ad_ch[0]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; ad_ch[30]                                                 ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 343        ; 8        ; local_rdata[20]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 323        ; 8        ; local_wdata[18]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; data_out[24]                                              ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 303        ; 7        ; local_wdata[22]                                           ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 288        ; 7        ; local_address[6]                                          ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 287        ; 7        ; rd_addr[3]                                                ; output ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 259        ; 6        ; write_fifo                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ; 265        ; 6        ; local_rdata_valid                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 257        ; 6        ; rd_addr[18]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 254        ; 6        ; data_out[8]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ; 253        ; 6        ; rd_addr_up                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 246        ; 6        ; local_wdata[9]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 245        ; 6        ; local_address[4]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 29         ; 1        ; ad_ch[12]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 28         ; 1        ; local_rdata[29]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 27         ; 1        ; local_rdata[27]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 24         ; 1        ; ad_ch[8]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; ad_ch[2]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 22         ; 1        ; ad_ch[11]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; rd_addr[11]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 243        ; 6        ; local_address[5]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 258        ; 6        ; rd_addr[5]                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 249        ; 6        ; rd_addr[16]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; rd_addr[14]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 241        ; 6        ; local_init_done                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; ad_ch[14]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 21         ; 1        ; ad_ch[1]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; local_address[20]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; local_address[7]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 247        ; 6        ; wr_addr_up                                                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 248        ; 6        ; data_out[9]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 237        ; 6        ; local_address[8]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; rd_addr[13]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; local_rdata[15]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 50         ; 2        ; local_wdata[0]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 20         ; 1        ; ad_ch[13]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; local_wdata[12]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; data_out[27]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; local_address[18]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; local_wdata[19]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; local_rdata[6]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 44         ; 2        ; local_rdata[10]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 47         ; 2        ; ad_ch[4]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 46         ; 2        ; local_wdata[20]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 51         ; 2        ; ad_data[15]                                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 43         ; 2        ; local_rdata[9]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ; 65         ; 2        ; local_wdata[17]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M8       ; 66         ; 2        ; data_out[20]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; local_wdata[13]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 222        ; 5        ; local_write_req                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; local_size[1]                                             ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; local_wdata[28]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 219        ; 5        ; data_out[28]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 218        ; 5        ; local_address[2]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; local_rdata[19]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 48         ; 2        ; local_rdata[3]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; ad_data[13]                                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ; 64         ; 2        ; local_wdata[2]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N7       ; 73         ; 2        ; rd_addr[23]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 67         ; 2        ; data_out[0]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; local_address[19]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 196        ; 5        ; local_address[12]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 205        ; 5        ; local_wdata[16]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; data_out[13]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; local_rdata[26]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; data_out[31]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; local_wdata[3]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; local_burstbegin                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; rd_fifo_req                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; ad_data[10]                                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 2        ; ad_data[9]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 58         ; 2        ; ad_data[8]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; ad_data[5]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 63         ; 2        ; ad_data[4]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ; 79         ; 2        ; ad_data[12]                                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ; 74         ; 2        ; ad_ch[18]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P8       ; 86         ; 2        ; local_wdata[23]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; ad_ch[24]                                                 ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 192        ; 5        ; local_address[1]                                          ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 193        ; 5        ; data_out[1]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ; 197        ; 5        ; data_out[16]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; local_address[14]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; data_out[3]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; local_address[11]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; ad_data[7]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 54         ; 2        ; ad_data[6]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; ad_data[3]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 83         ; 2        ; ad_busy                                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 84         ; 2        ; ad_data[14]                                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 87         ; 2        ; data_out[23]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; mem_addr[9]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 176        ; 4        ; mem_addr[12]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R16      ; 172        ; 4        ; mem_addr[7]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R17      ; 194        ; 5        ; local_wdata[1]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 203        ; 5        ; data_out[12]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 204        ; 5        ; local_address[13]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 200        ; 5        ; local_wdata[30]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 207        ; 5        ; local_wdata[27]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; local_wdata[31]                                           ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; ad_data[2]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 81         ; 2        ; ad_ch[7]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ; 82         ; 2        ; first_data                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; ad_data[11]                                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; mem_addr[11]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 121        ; 3        ; mem_addr[13]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; mem_addr[3]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; mem_addr[14]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; clk_in                                                    ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; ad_data[1]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 59         ; 2        ; ad_data[0]                                                ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; mem_addr[4]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 95         ; 3        ; mem_addr[6]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 112        ; 3        ; mem_dq[9]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 122        ; 3        ; mem_addr[8]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; mem_addr[1]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 174        ; 4        ; mem_addr[10]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 173        ; 4        ; mem_addr[5]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; local_address[15]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 187        ; 5        ; local_address[17]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 202        ; 5        ; data_out[19]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 201        ; 5        ; data_out[30]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 62         ; 2        ; data_out[2]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V2       ; 61         ; 2        ; data_out[17]                                              ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 78         ; 2        ; ad_os[2]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 77         ; 2        ; ad_convstab                                               ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 93         ; 3        ; mem_dm[1]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 92         ; 3        ; mem_addr[0]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 105        ; 3        ; mem_addr[2]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 113        ; 3        ; mem_dq[10]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 119        ; 3        ; VREFB3N0                                                  ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; mem_dqs[1]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 129        ; 3        ; mem_dq[4]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; mem_ba[2]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; local_address[10]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 198        ; 5        ; local_address[22]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 69         ; 2        ; ad_cs                                                     ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 68         ; 2        ; ad_reset                                                  ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; mem_dq[11]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 110        ; 3        ; mem_dq[12]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 114        ; 3        ; mem_dq[13]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; mem_dq[3]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; VREFB4N1                                                  ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; mem_ba[1]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; local_wdata[6]                                            ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; W20      ; 183        ; 5        ; local_address[16]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 191        ; 5        ; local_address[21]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 190        ; 5        ; data_out[6]                                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 71         ; 2        ; ad_rd                                                     ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 70         ; 2        ; ad_os[1]                                                  ; output ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 99         ; 3        ; mem_dq[14]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 96         ; 3        ; VREFB3N1                                                  ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; mem_cs_n[0]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 111        ; 3        ; mem_dq[8]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; mem_dq[1]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; mem_dq[5]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; mem_ba[0]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; local_address[23]                                         ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 ; clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 ; clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|pll1                                                                                                                                                                                                               ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1                                                                                                                                                          ; clk11|pll_50|altpll_component|auto_generated|pll1                                      ; clk11|pll166|altpll_component|auto_generated|pll1                                                                                                                                                                                                                                                          ;
; PLL mode                      ; Normal                                                                                                                                                                                                                                                                                                   ; Normal                                                                                 ; Normal                                                                                                                                                                                                                                                                                                     ;
; Compensate clock              ; clock1                                                                                                                                                                                                                                                                                                   ; clock0                                                                                 ; clock0                                                                                                                                                                                                                                                                                                     ;
; Compensated input/output pins ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; Switchover type               ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                                                                                                                                                                                 ; 50.0 MHz                                                                               ; 166.72 MHz                                                                                                                                                                                                                                                                                                 ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; Nominal PFD frequency         ; 16.7 MHz                                                                                                                                                                                                                                                                                                 ; 50.0 MHz                                                                               ; 166.7 MHz                                                                                                                                                                                                                                                                                                  ;
; Nominal VCO frequency         ; 1166.7 MHz                                                                                                                                                                                                                                                                                               ; 600.0 MHz                                                                              ; 500.2 MHz                                                                                                                                                                                                                                                                                                  ;
; VCO post scale K counter      ; --                                                                                                                                                                                                                                                                                                       ; 2                                                                                      ; 2                                                                                                                                                                                                                                                                                                          ;
; VCO frequency control         ; Manual Phase                                                                                                                                                                                                                                                                                             ; Auto                                                                                   ; Auto                                                                                                                                                                                                                                                                                                       ;
; VCO phase shift step          ; 107 ps                                                                                                                                                                                                                                                                                                   ; 208 ps                                                                                 ; 249 ps                                                                                                                                                                                                                                                                                                     ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; Freq min lock                 ; 29.4 MHz                                                                                                                                                                                                                                                                                                 ; 25.0 MHz                                                                               ; 100.01 MHz                                                                                                                                                                                                                                                                                                 ;
; Freq max lock                 ; 55.73 MHz                                                                                                                                                                                                                                                                                                ; 54.18 MHz                                                                              ; 216.73 MHz                                                                                                                                                                                                                                                                                                 ;
; M VCO Tap                     ; 6                                                                                                                                                                                                                                                                                                        ; 0                                                                                      ; 0                                                                                                                                                                                                                                                                                                          ;
; M Initial                     ; 2                                                                                                                                                                                                                                                                                                        ; 1                                                                                      ; 1                                                                                                                                                                                                                                                                                                          ;
; M value                       ; 70                                                                                                                                                                                                                                                                                                       ; 12                                                                                     ; 3                                                                                                                                                                                                                                                                                                          ;
; N value                       ; 3                                                                                                                                                                                                                                                                                                        ; 1                                                                                      ; 1                                                                                                                                                                                                                                                                                                          ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                                                ; setting 1                                                                              ; setting 1                                                                                                                                                                                                                                                                                                  ;
; Loop filter resistance        ; setting 24                                                                                                                                                                                                                                                                                               ; setting 27                                                                             ; setting 28                                                                                                                                                                                                                                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                                                ; setting 0                                                                              ; setting 0                                                                                                                                                                                                                                                                                                  ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                                                                                                                                                                                                                       ; 680 kHz to 980 kHz                                                                     ; 1.98 MHz to 2.97 MHz                                                                                                                                                                                                                                                                                       ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                                                                                   ; Medium                                                                                 ; Medium                                                                                                                                                                                                                                                                                                     ;
; Real time reconfigurable      ; On                                                                                                                                                                                                                                                                                                       ; Off                                                                                    ; Off                                                                                                                                                                                                                                                                                                        ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                                                      ; Off                                                                                    ; Off                                                                                                                                                                                                                                                                                                        ;
; PLL location                  ; PLL_2                                                                                                                                                                                                                                                                                                    ; PLL_4                                                                                  ; PLL_1                                                                                                                                                                                                                                                                                                      ;
; Inclk0 signal                 ; clk_in                                                                                                                                                                                                                                                                                                   ; clk_in                                                                                 ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1] ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                                                                                            ; Dedicated Pin                                                                          ; Global Clock                                                                                                                                                                                                                                                                                               ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                                                       ; --                                                                                     ; --                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1] ; clock1       ; 10   ; 3   ; 166.67 MHz       ; 0 (0 ps)       ; 6.43 (107 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[2] ; clock2       ; 10   ; 3   ; 166.67 MHz       ; -90 (-1500 ps) ; 6.43 (107 ps)    ; 50/50      ; C1      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3] ; clock3       ; 10   ; 3   ; 166.67 MHz       ; 0 (0 ps)       ; 6.43 (107 ps)    ; 50/50      ; C2      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[4] ; clock4       ; 10   ; 3   ; 166.67 MHz       ; 0 (0 ps)       ; 6.43 (107 ps)    ; 50/50      ; C3      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ;
; clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                         ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 90 (5000 ps)   ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 4       ; 0       ; clk11|pll_50|altpll_component|auto_generated|pll1|clk[0]                                                                                               ;
; clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                   ; clock0       ; 1    ; 1   ; 166.72 MHz       ; 90 (1500 ps)   ; 15.00 (249 ps)   ; 50/50      ; C0      ; 3             ; 2/1 Odd    ; --            ; 1       ; 6       ; clk11|pll166|altpll_component|auto_generated|pll1|clk[0]                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+-----------------------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                               ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; Input DQS Frequency ; Max DQS Frequency ; I/O Standard    ; Current Strength ; Output Termination                ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+-----------------------------------+------------------------------------+---------------------+
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 41         ; 15         ; 30         ;               ;          ;          ; 166.7 MHz           ;                   ;                 ;                  ;                                   ;                                    ;                     ;
;      mem_dqs[0]                                                                                                                                                                                                                                                                                                    ; DQS   ; Bidir     ; AB9          ; 16         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[0]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; AB8          ; 16         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[1]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; Y8           ; 11         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[2]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; AA9          ; 16         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[3]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; W10          ; 19         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[4]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; V11          ; 19         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[5]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; Y10          ; 19         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[6]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; AB7          ; 11         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[7]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; AA8          ; 16         ; 0          ; 28         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dm[0]                                                                                                                                                                                                                                                                                                ; DQ    ; Output    ; AA7          ; 11         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;      mem_dqs[1]                                                                                                                                                                                                                                                                                                    ; DQS   ; Bidir     ; V10          ; 14         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[8]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; Y7           ; 9          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[9]                                                                                                                                                                                                                                                                                                ; DQ    ; Bidir     ; U9           ; 9          ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[10]                                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; V8           ; 11         ; 0          ; 28         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[11]                                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; W6           ; 7          ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[12]                                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; W7           ; 9          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[13]                                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; W8           ; 11         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[14]                                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; Y3           ; 5          ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dq[15]                                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; AA5          ; 9          ; 0          ; 28         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
;           mem_dm[1]                                                                                                                                                                                                                                                                                                ; DQ    ; Output    ; V5           ; 3          ; 0          ; 28         ; x9            ; Bottom   ; 3        ; 166.7 MHz           ; 167.0 MHz         ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ;                                    ; 0                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+-----------------------------------+------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 8595 (1)    ; 5691 (0)                  ; 108 (108)     ; 110624      ; 18   ; 0            ; 0       ; 0         ; 267  ; 0            ; 2904 (1)     ; 2545 (0)          ; 3146 (1)         ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ad_top:ad_top11|                                                                                                                    ; 137 (1)     ; 93 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 14 (0)            ; 79 (0)           ; |top|ad_top:ad_top11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |ad7606:ad_ctrl|                                                                                                                  ; 98 (98)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 1 (1)             ; 56 (56)          ; |top|ad_top:ad_top11|ad7606:ad_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |fifo_50_1667:comb_6|                                                                                                             ; 39 (0)      ; 35 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 13 (0)            ; 23 (0)           ; |top|ad_top:ad_top11|fifo_50_1667:comb_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 39 (0)      ; 35 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 13 (0)            ; 23 (0)           ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |dcfifo_l4j1:auto_generated|                                                                                                ; 39 (12)     ; 35 (10)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 13 (4)            ; 23 (4)           ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |a_graycounter_ijc:wrptr_g1p|                                                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_ijc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |a_graycounter_n57:rdptr_g1p|                                                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_n57:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |alt_synch_pipe_ckd:rs_dgwp|                                                                                             ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 0 (0)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |dffpipe_bd9:dffpipe12|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |alt_synch_pipe_dkd:ws_dgrp|                                                                                             ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 5 (0)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_dkd:ws_dgrp                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |dffpipe_cd9:dffpipe15|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe15                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_fj31:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cmpr_966:rdempty_eq_comp|                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|cmpr_966:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cmpr_966:wrfull_eq_comp|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|cmpr_966:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |cntr_54e:cntr_b|                                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |clk_manger:clk11|                                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |pll166_7:pll166|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11|pll166_7:pll166                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11|pll166_7:pll166|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |pll166_7_altpll:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |pll50:pll_50|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11|pll50:pll_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11|pll50:pll_50|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |pll50_altpll:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |ddr_addr_top:ddr_addr_top11|                                                                                                        ; 5478 (0)    ; 2866 (0)                  ; 0 (0)         ; 11168       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2612 (0)     ; 639 (0)           ; 2227 (0)         ; |top|ddr_addr_top:ddr_addr_top11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |addr_fetch:addr_fetch11|                                                                                                         ; 59 (59)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 36 (36)          ; |top|ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |ddr_test2:ddr_test211|                                                                                                           ; 5419 (14)   ; 2830 (5)                  ; 0 (0)         ; 11168       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2589 (9)     ; 639 (0)           ; 2191 (5)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |ddr2:ddr_m0|                                                                                                                  ; 5250 (0)    ; 2758 (0)                  ; 0 (0)         ; 11168       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2492 (0)     ; 638 (0)           ; 2120 (0)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |ddr2_controller_phy:ddr2_controller_phy_inst|                                                                              ; 5250 (0)    ; 2758 (0)                  ; 0 (0)         ; 11168       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2492 (0)     ; 638 (0)           ; 2120 (0)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|                                                 ; 3454 (0)    ; 1776 (0)                  ; 0 (0)         ; 10624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1675 (0)     ; 401 (0)           ; 1378 (0)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |alt_mem_ddrx_controller_st_top:controller_inst|                                                                      ; 3439 (0)    ; 1772 (0)                  ; 0 (0)         ; 10624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1664 (0)     ; 401 (0)           ; 1374 (0)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst                                                                                                                                                                                                                                                                    ; work         ;
;                      |alt_mem_ddrx_controller:controller_inst|                                                                          ; 3439 (1)    ; 1772 (1)                  ; 0 (0)         ; 10624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1664 (0)     ; 401 (0)           ; 1374 (1)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; work         ;
;                         |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                 ; 71 (7)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (7)       ; 4 (0)             ; 38 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; work         ;
;                            |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                               ; 35 (35)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 3 (3)             ; 19 (19)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; work         ;
;                            |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                               ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 16 (16)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; work         ;
;                            |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst                                                                                                                ; work         ;
;                               |alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst                                       ; work         ;
;                            |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; work         ;
;                               |alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst                                       ; work         ;
;                         |alt_mem_ddrx_arbiter:arbiter_inst|                                                                             ; 208 (208)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 128 (128)        ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; work         ;
;                         |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                         ; 82 (82)     ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 2 (2)             ; 65 (65)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; work         ;
;                         |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                             ; 189 (189)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (103)    ; 16 (16)           ; 70 (70)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; work         ;
;                         |alt_mem_ddrx_input_if:input_if_inst|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst                                                                                                                                                                                        ; work         ;
;                         |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                       ; 179 (179)   ; 112 (112)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 60 (60)           ; 52 (52)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; work         ;
;                         |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                       ; 521 (91)    ; 256 (34)                  ; 0 (0)         ; 8384        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 265 (57)     ; 8 (1)             ; 248 (33)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; work         ;
;                            |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; work         ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; work         ;
;                                  |altsyncram_7pl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated                                                   ; work         ;
;                            |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                           ; 40 (2)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (2)       ; 1 (0)             ; 22 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; work         ;
;                               |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 38 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 22 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; work         ;
;                                  |scfifo_j941:auto_generated|                                                                           ; 38 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 22 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated                                              ; work         ;
;                                     |a_dpfifo_sk31:dpfifo|                                                                              ; 38 (27)     ; 23 (12)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 22 (11)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo                         ; work         ;
;                                        |altsyncram_fud1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram ; work         ;
;                                        |cntr_bo7:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_bo7:usedw_counter  ; work         ;
;                                        |cntr_unb:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb     ; work         ;
;                                        |cntr_vnb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_vnb:wr_ptr         ; work         ;
;                            |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                          ; 37 (1)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (1)       ; 2 (0)             ; 21 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; work         ;
;                               |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 2 (0)             ; 21 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; work         ;
;                                  |scfifo_p941:auto_generated|                                                                           ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 2 (0)             ; 21 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated                                                                             ; work         ;
;                                     |a_dpfifo_2l31:dpfifo|                                                                              ; 36 (25)     ; 23 (12)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 21 (10)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo                                                        ; work         ;
;                                        |altsyncram_rud1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram                                ; work         ;
;                                        |cntr_bo7:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_bo7:usedw_counter                                 ; work         ;
;                                        |cntr_unb:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_unb:rd_ptr_msb                                    ; work         ;
;                                        |cntr_vnb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_vnb:wr_ptr                                        ; work         ;
;                            |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                          ; 200 (200)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 4 (4)             ; 92 (92)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; work         ;
;                            |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                ; 153 (153)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 0 (0)             ; 80 (80)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; work         ;
;                         |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                 ; 617 (617)   ; 465 (465)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (146)    ; 230 (230)         ; 241 (241)        ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; work         ;
;                         |alt_mem_ddrx_sideband:sideband_inst|                                                                           ; 75 (75)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 36 (36)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; work         ;
;                         |alt_mem_ddrx_tbp:tbp_inst|                                                                                     ; 930 (930)   ; 405 (405)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (505)    ; 64 (64)           ; 361 (361)        ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; work         ;
;                         |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                       ; 707 (3)     ; 292 (3)                   ; 0 (0)         ; 2240        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 415 (0)      ; 17 (0)            ; 275 (3)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; work         ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                                  |altsyncram_lil1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated            ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; work         ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                                  |altsyncram_vll1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; work         ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                                  |altsyncram_lil1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated            ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; work         ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                                  |altsyncram_vll1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; work         ;
;                            |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                     ; 35 (35)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 7 (7)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; work         ;
;                            |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                     ; 521 (455)   ; 213 (173)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 308 (282)    ; 14 (10)           ; 199 (163)        ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; work         ;
;                               |alt_mem_ddrx_list:burstcount_list|                                                                       ; 66 (66)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 4 (4)             ; 36 (36)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; work         ;
;                            |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                            ; 79 (79)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 3 (3)             ; 34 (34)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; work         ;
;                            |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                  ; 69 (69)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 32 (32)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; work         ;
;                   |alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|                                                                   ; 16 (16)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 5 (5)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst                                                                                                                                                                                                                                                                 ; work         ;
;                |ddr2_phy:ddr2_phy_inst|                                                                                                 ; 1819 (0)    ; 982 (0)                   ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 817 (0)      ; 237 (0)           ; 765 (0)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|                                                                      ; 1819 (0)    ; 982 (0)                   ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 817 (0)      ; 237 (0)           ; 765 (0)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|                                                              ; 95 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 28 (0)            ; 55 (0)           ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc                                                                                                                                                                                                                                                                ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|                                                                   ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|                                                                  ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                                                                                                                                                                   ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                    ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                        ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|                                                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                                                                                                                                                                   ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                    ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                        ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                                                                                                                                                                   ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                    ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                        ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|                                                                   ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                                                                                                                                                                        ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                         ; work         ;
;                               |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                             ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                                                                                                                                                                        ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                         ; work         ;
;                               |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                             ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct                                                                                                                                                                                                                        ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                         ; work         ;
;                               |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                             ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:cas_n_struct|                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct                                                                                                                                                                                                                           ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                            ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                                ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|                                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                                                                                                                                                                      ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                       ; work         ;
;                               |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                           ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                                                                                                                                                                    ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct                                                                                                                                                                                                              ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                               ; work         ;
;                               |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                   ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:ras_n_struct|                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct                                                                                                                                                                                                                           ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                            ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                                ; work         ;
;                         |ddr2_phy_alt_mem_phy_ac:we_n_struct|                                                                           ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct                                                                                                                                                                                                                            ; work         ;
;                            |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                             ; work         ;
;                               |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                                 ; work         ;
;                      |ddr2_phy_alt_mem_phy_clk_reset:clk|                                                                               ; 61 (34)     ; 49 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (3)       ; 22 (16)           ; 27 (15)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                                                 ; work         ;
;                         |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_bidir_ref:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated                                                                                                                                                                                                        ; work         ;
;                         |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_bidir_n5h:auto_generated|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated                                                                                                                                                                                                        ; work         ;
;                         |ddr2_phy_alt_mem_phy_pll:pll|                                                                                  ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 8 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll                                                                                                                                                                                                                                                    ; work         ;
;                            |altpll:altpll_component|                                                                                    ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 8 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component                                                                                                                                                                                                                            ; work         ;
;                               |altpll_2il3:auto_generated|                                                                              ; 18 (10)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 1 (1)             ; 8 (4)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated                                                                                                                                                                                                 ; work         ;
;                                  |altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2                                                                                                                                                    ; work         ;
;                                  |altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4                                                                                                                                                    ; work         ;
;                                  |altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5                                                                                                                                                    ; work         ;
;                                  |cntr_22e:phasestep_counter|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_22e:phasestep_counter                                                                                                                                                                      ; work         ;
;                                  |cntr_8ge:pll_internal_phasestep|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_8ge:pll_internal_phasestep                                                                                                                                                                 ; work         ;
;                         |ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                                                                                                                                                                  ; work         ;
;                         |ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                                ; work         ;
;                         |ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                                                                                                                                                                          ; work         ;
;                         |ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                                                                 ; work         ;
;                      |ddr2_phy_alt_mem_phy_dp_io:dpio|                                                                                  ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (64)          ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                                                    ; work         ;
;                         |altddio_in:dqs_group[0].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[0].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altddio_in:dqs_group[1].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                                                  ; work         ;
;                            |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                      |ddr2_phy_alt_mem_phy_mimic:mmc|                                                                                   ; 29 (29)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 3 (3)             ; 21 (21)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                                        ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 11 (11)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                                                          ; work         ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                                                          ; work         ;
;                            |altsyncram_boi1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated                                                                                                                                                                                                           ; work         ;
;                      |ddr2_phy_alt_mem_phy_read_dp:rdp|                                                                                 ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp                                                                                                                                                                                                                                                                                   ; work         ;
;                         |altsyncram:full_rate_ram_gen.altsyncram_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component                                                                                                                                                                                                                                 ; work         ;
;                            |altsyncram_reh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated                                                                                                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                                     ; 1451 (0)    ; 672 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 779 (0)      ; 64 (0)            ; 608 (0)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                                                       ; work         ;
;                         |ddr2_phy_alt_mem_phy_seq:seq_inst|                                                                             ; 1451 (44)   ; 672 (36)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 779 (8)      ; 64 (7)            ; 608 (26)         ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                                                                     ; work         ;
;                            |ddr2_phy_alt_mem_phy_admin:admin|                                                                           ; 288 (288)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 199 (199)    ; 2 (2)             ; 87 (87)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin                                                                                                                                                                                                    ; work         ;
;                            |ddr2_phy_alt_mem_phy_ctrl:ctrl|                                                                             ; 213 (213)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 13 (13)           ; 126 (126)        ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                                                                                      ; work         ;
;                            |ddr2_phy_alt_mem_phy_dgrb:dgrb|                                                                             ; 813 (813)   ; 366 (366)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 441 (441)    ; 36 (36)           ; 336 (336)        ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                                                                                      ; work         ;
;                            |ddr2_phy_alt_mem_phy_dgwb:dgwb|                                                                             ; 112 (112)   ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 6 (6)             ; 49 (49)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                                                                                      ; work         ;
;                      |ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|                                                           ; 46 (46)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 37 (37)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp                                                                                                                                                                                                                                                             ; work         ;
;          |mem_burst_v2:mem_burst_m0|                                                                                                    ; 155 (155)   ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 1 (1)             ; 66 (66)          ; |top|ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 26 (0)            ; 64 (0)           ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                    ; 147 (106)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (44)      ; 26 (26)           ; 64 (39)          ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 2828 (389)  ; 2642 (388)                ; 0 (0)         ; 99328       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (1)      ; 1866 (385)        ; 776 (0)          ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 2442 (0)    ; 2254 (0)                  ; 0 (0)         ; 99328       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 1481 (0)          ; 776 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 2442 (884)  ; 2254 (854)                ; 0 (0)         ; 99328       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (34)     ; 1481 (794)        ; 776 (55)         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 60 (58)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 39 (39)           ; 19 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 99328       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_1224:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 99328       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1224:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 92 (92)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 17 (17)           ; 47 (47)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 1081 (1)    ; 986 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 625 (0)           ; 362 (1)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1003 (0)    ; 970 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 612 (0)           ; 359 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 582 (582)   ; 582 (582)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 575 (575)         ; 7 (7)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 427 (0)     ; 388 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 37 (0)            ; 358 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                                                                                                                                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 76 (67)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 9 (0)             ; 5 (5)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 276 (10)    ; 255 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 5 (0)             ; 255 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                              ; work         ;
;                   |cntr_bii:auto_generated|                                                                                             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bii:auto_generated                                                                                                                                                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                                                                                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                             ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 199 (199)   ; 194 (194)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 194 (194)        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                          ;
+-------------------+----------+---------------+---------------+-----------------------+------------+----------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE     ;
+-------------------+----------+---------------+---------------+-----------------------+------------+----------+
; mem_addr[0]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[1]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[2]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[3]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[4]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[5]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[6]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[7]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[8]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[9]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[10]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[11]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[12]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[13]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; mem_addr[14]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; mem_ba[0]         ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ba[1]         ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ba[2]         ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cas_n         ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cke[0]        ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cs_n[0]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_dm[0]         ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_dm[1]         ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_odt[0]        ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ras_n         ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_we_n          ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; local_address[0]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[1]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[2]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[3]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[4]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[5]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[6]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[7]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[8]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[9]  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[10] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[11] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[12] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[13] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[14] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[15] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[16] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[17] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[18] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[19] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[20] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[21] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[22] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[23] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_address[24] ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_burstbegin  ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_init_done   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[0]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[1]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[2]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[3]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[4]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[5]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[6]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[7]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[8]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[9]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[10]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[11]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[12]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[13]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[14]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[15]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[16]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[17]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[18]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[19]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[20]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[21]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[22]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[23]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[24]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[25]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[26]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[27]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[28]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[29]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[30]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata[31]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_rdata_valid ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_read_req    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[0]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[1]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[2]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[3]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[4]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[5]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[6]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[7]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[8]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[9]    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[10]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[11]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[12]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[13]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[14]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[15]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[16]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[17]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[18]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[19]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[20]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[21]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[22]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[23]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[24]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[25]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[26]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[27]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[28]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[29]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[30]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata[31]   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_wdata_req   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_write_req   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_size[0]     ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_size[1]     ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; local_size[2]     ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[0]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[1]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[2]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[3]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[4]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[5]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[6]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[7]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[8]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[9]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[10]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[11]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[12]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[13]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[14]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[15]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[16]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[17]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[18]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[19]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[20]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[21]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[22]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[23]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[24]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[25]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[26]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[27]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[28]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[29]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[30]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_out[31]      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; write_fifo        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_fifo_req       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[0]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[1]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[2]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[3]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[4]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[5]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[6]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[7]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[8]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[9]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[10]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[11]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[12]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[13]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[14]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[15]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[16]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[17]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[18]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[19]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[20]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[21]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[22]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[23]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[24]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[25]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[26]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[27]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[28]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[29]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[30]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_ch[31]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; phy_clk           ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; data_flag         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; read_en           ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; first_data        ; Input    ; --            ; --            ; --                    ; --         ; --       ;
; ad_os[0]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_os[1]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_os[2]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_cs             ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_rd             ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_reset          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ad_convstab       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr_up        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; wr_addr_up        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[0]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[1]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[2]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[3]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[4]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[5]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[6]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[7]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[8]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[9]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[10]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[11]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[12]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[13]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[14]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[15]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[16]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[17]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[18]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[19]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[20]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[21]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[22]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[23]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; rd_addr[24]       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; mem_clk[0]        ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_clk_n[0]      ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_dq[0]         ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[1]         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[2]         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[3]         ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[4]         ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[5]         ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[6]         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[7]         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[8]         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[9]         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[10]        ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[11]        ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[12]        ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[13]        ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[14]        ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[15]        ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dqs[0]        ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dqs[1]        ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; reset             ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[1]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[2]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[3]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[4]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[5]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[6]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[7]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[8]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[9]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[10]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[11]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[12]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[13]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; ad_data[14]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; ad_data[15]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; clk_in            ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; ad_busy           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
+-------------------+----------+---------------+---------------+-----------------------+------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; first_data                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; mem_clk[0]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]~feeder    ; 0                 ; 0       ;
; mem_clk_n[0]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; mem_dq[0]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[15]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dqs[0]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; mem_dqs[1]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; reset                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[2]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[3]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[4]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[5]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[6]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[7]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[8]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[9]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[10]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[11]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[12]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[13]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[14]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[15]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[16]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[17]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|read_en                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[18]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.000                                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_WRITE                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_WRITE_BURST_BEGIN                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_WRITE_FIRST                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_READ                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_READ_WAIT                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[2]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[3]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[4]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[5]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[6]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[7]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[8]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[9]                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[10]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[11]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[12]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[13]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[14]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[15]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[16]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[17]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|wr_addr_t[18]                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|internal_phasestep ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|updata_addr                                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|phasedone_state    ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll_lock_sync      ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                             ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|_~0                ; 0                 ; 6       ;
;      - ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1               ; 0                 ; 6       ;
; ad_data[0]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~0                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
; ad_data[1]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~3                                                                                                                                                                                                                                                                                 ; 1                 ; 6       ;
; ad_data[2]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~4                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
; ad_data[3]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~5                                                                                                                                                                                                                                                                                 ; 1                 ; 6       ;
; ad_data[4]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~6                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
; ad_data[5]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~7                                                                                                                                                                                                                                                                                 ; 1                 ; 6       ;
; ad_data[6]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~8                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
; ad_data[7]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~9                                                                                                                                                                                                                                                                                 ; 1                 ; 6       ;
; ad_data[8]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~10                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
; ad_data[9]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~11                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
; ad_data[10]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~12                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
; ad_data[11]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~13                                                                                                                                                                                                                                                                                ; 1                 ; 6       ;
; ad_data[12]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~14                                                                                                                                                                                                                                                                                ; 1                 ; 6       ;
; ad_data[13]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~15                                                                                                                                                                                                                                                                                ; 1                 ; 6       ;
; ad_data[14]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~16                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
; ad_data[15]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|ad_ch~17                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
; clk_in                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ad_busy                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|i[5]~11                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|state~25                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|state~32                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - ad_top:ad_top11|ad7606:ad_ctrl|Selector0~0                                                                                                                                                                                                                                                                             ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location              ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; ad_top:ad_top11|ad7606:ad_ctrl|LessThan0~4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y14_N2     ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[14]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y14_N4     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|ad7606:ad_ctrl|ad_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y14_N3         ; 40      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|ad7606:ad_ctrl|clr_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y10_N17        ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|ad7606:ad_ctrl|i[5]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y10_N0     ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|ad7606:ad_ctrl|i[5]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y10_N24    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|ad7606:ad_ctrl|state~35                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y10_N30    ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0]                                                                                                                                                                                                                                                                                                                                                 ; FF_X23_Y10_N11        ; 15      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                                                                                                                                                                                                                                                                                                 ; FF_X26_Y10_N13        ; 19      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y13_N2     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y14_N28    ; 9       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y15_N0        ; 1069    ; Clock                                  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y15_N0        ; 23      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; clk_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_T21               ; 5       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; clk_manger:clk11|clk_50_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X40_Y15_N26    ; 57      ; Clock                                  ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; clk_manger:clk11|clk_50_90                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y27_N2     ; 21      ; Clock                                  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; clk_manger:clk11|phy_clk_90                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y13_N2     ; 10      ; Clock                                  ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; clk_manger:clk11|phy_clk_90                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y13_N2     ; 7       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X33_Y19_N18    ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|updata_addr                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X32_Y16_N19        ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|Selector2~1                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y13_N24    ; 3       ; Latch enable                           ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[1]                      ; FF_X11_Y12_N13        ; 130     ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; FF_X35_Y10_N27        ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; FF_X35_Y10_N19        ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; FF_X35_Y10_N7         ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; FF_X35_Y10_N25        ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; LCCOMB_X30_Y6_N0      ; 30      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_chip_addr_reach_max~3                                                                                                                                                           ; LCCOMB_X30_Y12_N12    ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]~0                                                                                                                                                                       ; LCCOMB_X31_Y14_N30    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~1                                                                                                                                                                              ; LCCOMB_X30_Y12_N16    ; 43      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; FF_X31_Y14_N21        ; 34      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~2                                                                                                                                                                        ; LCCOMB_X32_Y12_N24    ; 33      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0                                                                                                                                 ; LCCOMB_X40_Y7_N26     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~11                                                                                                                                    ; LCCOMB_X38_Y7_N0      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                                                   ; LCCOMB_X38_Y7_N24     ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_read~1                                                                                                                                                                ; LCCOMB_X32_Y10_N28    ; 15      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_diff_chip~0                                                                                                                              ; LCCOMB_X33_Y7_N0      ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~4                                                                                                                              ; LCCOMB_X35_Y7_N30     ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_diff_chip~0                                                                                                                             ; LCCOMB_X33_Y9_N30     ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[5]~14                                                                                                                             ; LCCOMB_X33_Y7_N22     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~19                                                                                                                             ; LCCOMB_X35_Y7_N0      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[5]~7                                                                                                                             ; LCCOMB_X33_Y9_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~22                                                                                                                            ; LCCOMB_X32_Y6_N30     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LCCOMB_X24_Y11_N8     ; 18      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|_~11               ; LCCOMB_X23_Y11_N6     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|_~14               ; LCCOMB_X24_Y11_N26    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|pulse_ram_output~2 ; LCCOMB_X24_Y11_N10    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LCCOMB_X14_Y10_N4     ; 15      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|_~11                                              ; LCCOMB_X14_Y10_N2     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|_~9                                               ; LCCOMB_X12_Y12_N14    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|pulse_ram_output~3                                ; LCCOMB_X14_Y12_N22    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][3]~2                                                                                                ; LCCOMB_X20_Y13_N18    ; 20      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3]~70                                                                                              ; LCCOMB_X20_Y9_N6      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~76                                                                                              ; LCCOMB_X20_Y9_N0      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][1]~82                                                                                              ; LCCOMB_X21_Y9_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][3]~88                                                                                              ; LCCOMB_X21_Y9_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][3]~96                                                                                              ; LCCOMB_X21_Y10_N8     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][0]~100                                                                                             ; LCCOMB_X21_Y10_N28    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~9                                                                                                ; LCCOMB_X19_Y12_N28    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][0]~15                                                                                               ; LCCOMB_X19_Y12_N18    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~21                                                                                               ; LCCOMB_X20_Y12_N28    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][1]~28                                                                                               ; LCCOMB_X17_Y10_N6     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][3]~35                                                                                               ; LCCOMB_X17_Y10_N24    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][3]~42                                                                                               ; LCCOMB_X17_Y9_N10     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][3]~49                                                                                               ; LCCOMB_X17_Y9_N18     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][0]~56                                                                                               ; LCCOMB_X19_Y9_N22     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][0]~63                                                                                               ; LCCOMB_X19_Y9_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~6                                                                                                    ; LCCOMB_X20_Y12_N14    ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]~11                                                                                                     ; LCCOMB_X23_Y12_N4     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][0]~76                                                                                                    ; LCCOMB_X17_Y12_N14    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~80                                                                                                    ; LCCOMB_X20_Y11_N12    ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~82                                                                                                    ; LCCOMB_X17_Y11_N12    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][0]~87                                                                                                    ; LCCOMB_X15_Y11_N12    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][0]~91                                                                                                    ; LCCOMB_X16_Y11_N6     ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][0]~93                                                                                                    ; LCCOMB_X15_Y11_N18    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][3]~99                                                                                                    ; LCCOMB_X16_Y11_N22    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][0]~102                                                                                                   ; LCCOMB_X16_Y12_N12    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][3]~21                                                                                                     ; LCCOMB_X22_Y12_N26    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][0]~26                                                                                                     ; LCCOMB_X22_Y12_N18    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][1]~33                                                                                                     ; LCCOMB_X16_Y12_N22    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][3]~39                                                                                                     ; LCCOMB_X17_Y14_N16    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][0]~46                                                                                                     ; LCCOMB_X16_Y14_N18    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~52                                                                                                     ; LCCOMB_X17_Y14_N12    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][0]~56                                                                                                     ; LCCOMB_X19_Y14_N22    ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][0]~58                                                                                                     ; LCCOMB_X20_Y14_N12    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][0]~63                                                                                                     ; LCCOMB_X20_Y14_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]~70                                                                                                     ; LCCOMB_X17_Y12_N0     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~11                                                                                                         ; LCCOMB_X20_Y11_N10    ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list~97                                                                                                           ; LCCOMB_X16_Y11_N20    ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~14                                                                                                                                                             ; LCCOMB_X27_Y12_N24    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                                                          ; LCCOMB_X14_Y12_N30    ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                                               ; LCCOMB_X15_Y5_N6      ; 14      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~14                                                                                                                         ; LCCOMB_X15_Y5_N12     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; LCCOMB_X22_Y8_N22     ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~39                                                                                                                                  ; LCCOMB_X22_Y9_N16     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~17                                                                                                                             ; LCCOMB_X21_Y8_N2      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LCCOMB_X22_Y8_N16     ; 21      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~10                                                                                                                                                                               ; LCCOMB_X37_Y16_N16    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~10                                                                                                                                                                               ; LCCOMB_X37_Y15_N22    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~10                                                                                                                                                                               ; LCCOMB_X40_Y13_N14    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~10                                                                                                                                                                               ; LCCOMB_X39_Y14_N28    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~22                                                                                                                                                                          ; LCCOMB_X36_Y14_N18    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][5]~65                                                                                                                                                                          ; LCCOMB_X36_Y8_N10     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~51                                                                                                                                                                          ; LCCOMB_X35_Y13_N14    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][5]~37                                                                                                                                                                          ; LCCOMB_X40_Y14_N20    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; LCCOMB_X28_Y12_N8     ; 68      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LCCOMB_X28_Y12_N22    ; 72      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; LCCOMB_X28_Y12_N24    ; 73      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LCCOMB_X28_Y12_N26    ; 73      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~56                                                                                                                                                                          ; LCCOMB_X39_Y16_N22    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~59                                                                                                                                                                          ; LCCOMB_X38_Y15_N30    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][5]~58                                                                                                                                                                          ; LCCOMB_X39_Y11_N14    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][5]~57                                                                                                                                                                          ; LCCOMB_X38_Y14_N12    ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~10                                                                                                    ; LCCOMB_X29_Y10_N26    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]~24                                                                        ; LCCOMB_X28_Y7_N0      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][3]~31                                                                        ; LCCOMB_X28_Y7_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][0]~61                                                                        ; LCCOMB_X29_Y7_N0      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][3]~62                                                                        ; LCCOMB_X26_Y3_N20     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][2]~63                                                                        ; LCCOMB_X26_Y3_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][3]~64                                                                        ; LCCOMB_X28_Y3_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~65                                                                        ; LCCOMB_X28_Y3_N6      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~60                                                                        ; LCCOMB_X27_Y3_N10     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v~4                                                                             ; LCCOMB_X27_Y8_N30     ; 29      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~2                                                                                                             ; LCCOMB_X26_Y7_N24     ; 12      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                                                             ; LCCOMB_X27_Y8_N10     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~2                                                                                                             ; LCCOMB_X24_Y5_N14     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                                                             ; LCCOMB_X27_Y8_N28     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~2                                                                                                             ; LCCOMB_X28_Y6_N4      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                                                             ; LCCOMB_X27_Y8_N4      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                                                             ; LCCOMB_X26_Y8_N6      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                                                             ; LCCOMB_X27_Y8_N26     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~2                                                                                                              ; LCCOMB_X24_Y4_N14     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                                                              ; LCCOMB_X27_Y8_N6      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~2                                                                                                              ; LCCOMB_X24_Y8_N2      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                                                              ; LCCOMB_X27_Y8_N0      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; LCCOMB_X26_Y4_N30     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~1                                                                                                              ; LCCOMB_X27_Y8_N16     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; LCCOMB_X26_Y6_N18     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; LCCOMB_X27_Y8_N2      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~10                                                                                             ; LCCOMB_X30_Y13_N6     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]~65                                                                                          ; LCCOMB_X24_Y4_N28     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~52                                                                                          ; LCCOMB_X24_Y8_N0      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~91                                                                                          ; LCCOMB_X26_Y4_N16     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~78                                                                                          ; LCCOMB_X26_Y6_N24     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~117                                                                                         ; LCCOMB_X26_Y7_N0      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~142                                                                                         ; LCCOMB_X28_Y6_N18     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]~0                                                                                        ; LCCOMB_X24_Y5_N20     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]~1                                                                                        ; LCCOMB_X26_Y8_N0      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~3                                                                                               ; LCCOMB_X29_Y10_N16    ; 37      ; Clock enable, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~16                                                                                                                 ; LCCOMB_X31_Y10_N30    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][2]~40                                                                                                                 ; LCCOMB_X31_Y8_N26     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][2]~41                                                                                                                 ; LCCOMB_X31_Y11_N22    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~42                                                                                                                 ; LCCOMB_X30_Y11_N6     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]~43                                                                                                                 ; LCCOMB_X29_Y11_N8     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]~45                                                                                                                 ; LCCOMB_X29_Y11_N20    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~39                                                                                                                 ; LCCOMB_X30_Y11_N4     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_put~0                                                                                                                    ; LCCOMB_X28_Y12_N30    ; 22      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[0]~22                                                                                                             ; LCCOMB_X30_Y10_N6     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]~12                                                                                                                       ; LCCOMB_X30_Y8_N22     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~18                                                                                                                       ; LCCOMB_X30_Y8_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][2]~50                                                                                                                       ; LCCOMB_X27_Y9_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][1]~51                                                                                                                       ; LCCOMB_X26_Y9_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~52                                                                                                                       ; LCCOMB_X26_Y9_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][2]~53                                                                                                                       ; LCCOMB_X30_Y9_N6      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][2]~54                                                                                                                       ; LCCOMB_X30_Y9_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~49                                                                                                                       ; LCCOMB_X29_Y9_N8      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~17                                                                                                                           ; LCCOMB_X29_Y9_N26     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                         ; FF_X30_Y14_N29        ; 27      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~6                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y14_N28    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y28_N14    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                                                      ; FF_X21_Y1_N19         ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|comb~0                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y1_N6      ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|_~0                                                                                                                                                                                        ; LCCOMB_X40_Y28_N2     ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1]                                                                                                                                                                                     ; PLL_2                 ; 4372    ; Clock                                  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[2]                                                                                                                                                                                     ; PLL_2                 ; 80      ; Clock                                  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3]                                                                                                                                                                                     ; PLL_2                 ; 119     ; Clock                                  ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[4]                                                                                                                                                                                     ; PLL_2                 ; 27      ; Clock                                  ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|phasedone_state                                                                                                                                                                            ; FF_X36_Y28_N25        ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1~LOCKED                                                                                                                                                                                ; PLL_2                 ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll_internal_phasestep_reg                                                                                                                                                                 ; FF_X39_Y28_N25        ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]                                                                                                                                                                                                                 ; FF_X22_Y1_N19         ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                                               ; FF_X16_Y8_N5          ; 24      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                                                                         ; FF_X20_Y1_N13         ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                ; FF_X20_Y1_N17         ; 52      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                                                           ; FF_X23_Y1_N13         ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                                                                                                                                                                                     ; LCCOMB_X33_Y28_N26    ; 6       ; Async. clear                           ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                                                             ; LCCOMB_X38_Y28_N10    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                 ; FF_X38_Y28_N25        ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                         ; FF_X22_Y1_N25         ; 2461    ; Async. clear                           ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                         ; FF_X22_Y1_N25         ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                                                   ; FF_X22_Y1_N13         ; 24      ; Clock                                  ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                         ; DDIOOECELL_X11_Y0_N33 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                         ; DDIOOECELL_X9_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                         ; DDIOOECELL_X11_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                         ; DDIOOECELL_X9_Y0_N33  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                          ; DDIOOECELL_X19_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                          ; DDIOOECELL_X19_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                          ; DDIOOECELL_X19_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y0_N33 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                                                                                           ; DDIOOECELL_X16_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                                                                                           ; DDIOOECELL_X14_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[4]~1                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y8_N28     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|always3~0                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y8_N16     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                                                  ; FF_X14_Y9_N25         ; 15      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                                                                           ; FF_X5_Y8_N7           ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                                                                 ; FF_X8_Y4_N15          ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Add3~70                                                                                                                                                                                       ; LCCOMB_X4_Y2_N22      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                                                                                   ; LCCOMB_X6_Y2_N14      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                                                                                ; FF_X6_Y4_N3           ; 12      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                                                                                  ; LCCOMB_X3_Y3_N6       ; 24      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|refresh_count[9]~19                                                                                                                                                                           ; LCCOMB_X8_Y7_N30      ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter[16]~6                                                                                                                                                                           ; LCCOMB_X4_Y2_N8       ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                                                                                                        ; LCCOMB_X3_Y9_N24      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                                                                                      ; LCCOMB_X7_Y7_N2       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                                                                                      ; LCCOMB_X7_Y7_N0       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                                                                                    ; LCCOMB_X3_Y10_N28     ; 9       ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                                                                             ; FF_X6_Y8_N13          ; 26      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                                                                                                        ; LCCOMB_X7_Y7_N22      ; 23      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~38                                                                                                                                                                                        ; LCCOMB_X6_Y7_N8       ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[8]~17                                                                                                                                                                           ; LCCOMB_X5_Y6_N30      ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                                                                                                           ; FF_X5_Y8_N25          ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear~1                                                                                                                                                                         ; LCCOMB_X5_Y8_N0       ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[4]~11                                                                                                                                                                       ; LCCOMB_X3_Y10_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Add11~27                                                                                                                                                                                        ; LCCOMB_X4_Y20_N26     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector70~2                                                                                                                                                                                    ; LCCOMB_X7_Y13_N6      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                                                                                                             ; FF_X4_Y8_N15          ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                                                                  ; FF_X5_Y9_N13          ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~7                                                                                                                                                                        ; LCCOMB_X3_Y8_N20      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]~4                                                                                                                                                                        ; LCCOMB_X3_Y7_N6       ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                                                                                                        ; LCCOMB_X2_Y7_N22      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[5]~4                                                                                                                                                                 ; LCCOMB_X6_Y9_N0       ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                                                                                ; LCCOMB_X11_Y9_N12     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[5]~4                                                                                                                                                                       ; LCCOMB_X6_Y14_N14     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[7]~4                                                                                                                                                                       ; LCCOMB_X6_Y13_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[1]~4                                                                                                                                                            ; LCCOMB_X3_Y13_N8      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                                                                                     ; FF_X6_Y13_N17         ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                                                                          ; FF_X7_Y13_N19         ; 30      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                                                                                   ; LCCOMB_X8_Y14_N18     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[5]~0                                                                                                                                                           ; LCCOMB_X11_Y8_N22     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~9                                                                                                                                                               ; LCCOMB_X4_Y20_N10     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                                                                       ; FF_X9_Y12_N11         ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                                                                        ; FF_X9_Y10_N25         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                                                                                     ; FF_X9_Y12_N15         ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                                                                                                                ; LCCOMB_X3_Y6_N30      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~3                                                                                                                                                      ; LCCOMB_X5_Y11_N8      ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~10                                                                                                                                                                ; LCCOMB_X4_Y11_N14     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~9                                                                                                                                                                 ; LCCOMB_X4_Y11_N8      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~20                                                                                                                                                      ; LCCOMB_X5_Y11_N6      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~22                                                                                                                                                      ; LCCOMB_X5_Y11_N26     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~18                                                                                                                                                        ; LCCOMB_X6_Y11_N30     ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~20                                                                                                                                                        ; LCCOMB_X6_Y11_N0      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[0]~0                                                                                                                                                             ; LCCOMB_X3_Y11_N18     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[3]~1                                                                                                                                                         ; LCCOMB_X7_Y11_N6      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                                                                              ; FF_X7_Y12_N15         ; 22      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[39]~6                                                                                                                                                             ; LCCOMB_X8_Y11_N30     ; 55      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                                                                                     ; FF_X10_Y9_N21         ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                                                                          ; FF_X9_Y10_N23         ; 125     ; Clock enable, Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~46                                                                                                                                                                               ; LCCOMB_X9_Y9_N0       ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]~0                                                                                                                                                                             ; LCCOMB_X12_Y11_N24    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                                                                                                             ; LCCOMB_X8_Y12_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                                                                                                    ; LCCOMB_X12_Y4_N30     ; 8       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]~5                                                                                                                                                                  ; LCCOMB_X9_Y6_N26      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[2]~9                                                                                                                                                                       ; LCCOMB_X10_Y4_N16     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                                                                                ; FF_X10_Y6_N5          ; 12      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                                                                                     ; FF_X8_Y6_N23          ; 31      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                                                                            ; FF_X4_Y8_N21          ; 25      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                                                                                                    ; LCCOMB_X8_Y4_N6       ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                                                                                                                                                                                                            ; FF_X3_Y6_N5           ; 3       ; Async. clear                           ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                                                      ; FF_X15_Y3_N27         ; 3       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|always10~0                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y13_N24    ; 10      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[22]~27                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y17_N0     ; 23      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[0]~5                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y13_N28    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.000                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y15_N13        ; 41      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|wr_remain_len[2]~4                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y14_N28    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_B19               ; 48      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X14_Y24_N25        ; 26      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y24_N28    ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y24_N10    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y24_N26    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y26_N2     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y26_N20    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y24_N6     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X16_Y24_N17        ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X16_Y24_N23        ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y24_N0     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y24_N4     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y24_N0     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y25_N18    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y25_N24    ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y25_N22    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X14_Y25_N17        ; 15      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X14_Y25_N23        ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X14_Y25_N25        ; 34      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X14_Y24_N15        ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y25_N6     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y25_N13        ; 27      ; Async. clear, Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y25_N6     ; 19      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y25_N4     ; 19      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y25_N23        ; 14      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y22_N28    ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y25_N4     ; 32      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y25_N26    ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                                                                          ; FF_X19_Y24_N1         ; 894     ; Async. clear                           ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y26_N8     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y22_N16    ; 20      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y25_N0     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y23_N16    ; 1       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y24_N4     ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bii:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                            ; LCCOMB_X20_Y24_N10    ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]~0                                                                                                                                                                                                           ; LCCOMB_X16_Y23_N0     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                                                                                                                                                              ; LCCOMB_X19_Y23_N0     ; 1       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y24_N2     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~12                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y25_N6     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y25_N24    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y25_N14    ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~34                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y26_N26    ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y26_N6     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y25_N12    ; 605     ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                               ; JTAG_X1_Y15_N0     ; 1069    ; 6                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk_manger:clk11|clk_50_0                                                                                                                                                                                                                                                                                  ; LCCOMB_X40_Y15_N26 ; 57      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; clk_manger:clk11|clk_50_90                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y27_N2  ; 21      ; 15                                   ; Global Clock         ; GCLK10           ; --                        ;
; clk_manger:clk11|phy_clk_90                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y13_N2  ; 10      ; 2                                    ; Global Clock         ; GCLK15           ; --                        ;
; clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                   ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                         ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|Selector2~1                                                                                                                                                                                                                                              ; LCCOMB_X24_Y13_N24 ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1] ; PLL_2              ; 4372    ; 328                                  ; Global Clock         ; GCLK8            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[2] ; PLL_2              ; 80      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3] ; PLL_2              ; 119     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[4] ; PLL_2              ; 27      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                 ; LCCOMB_X33_Y28_N26 ; 6       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                     ; FF_X22_Y1_N25      ; 2461    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                               ; FF_X22_Y1_N13      ; 24      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                        ; FF_X3_Y6_N5        ; 3       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                      ; FF_X19_Y24_N1      ; 894     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                  ; 605     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                                                                                                                                                                  ; 195     ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 153     ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[1]                      ; 130     ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                                                                          ; 125     ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]                                                                                                                                                  ; 82      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]                                                                                                                                                  ; 81      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]                                                                                                                                                  ; 81      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][0]                                                                                                                                                  ; 80      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][0]~8                                                                                                     ; 77      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; 73      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; 73      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; 72      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; 68      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|allocated_put_valid~0                                                                                                                                                         ; 67      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_reset_cdvw                                                                                                                                                                     ; 60      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[1]                                                                                                                                                                 ; 57      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_track                                                                                                                                                                     ; 56      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_reset                                                                                                                                                                                 ; 56      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[39]~6                                                                                                                                                             ; 55      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                ; 52      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[5]                                                                                                                                                                ; 50      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[2]~2                                                                                                                                                                    ; 50      ;
; reset~input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 48      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_put~0                                                                                                  ; 45      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]                                                                                                                                                                        ; 43      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~1                                                                                                                                                                              ; 43      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.000                                                                                                                                                                                                                                                                                                                                                                                                          ; 41      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                                                                                                                        ; 40      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                                                        ; 40      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                                                                                        ; 40      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ctl_init_success                                                                                                                                                                                                               ; 40      ;
; ad_top:ad_top11|ad7606:ad_ctrl|ad_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 40      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|burstcount_list_read~0                                                                                                 ; 38      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~3                                                                                               ; 38      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_get~2                                                                                                  ; 36      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                               ; 34      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_program_cal_mrs                                                                                                                                                                       ; 34      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; 34      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                                                                                                                                                 ; 33      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]                                                                                                        ; 33      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][2]                                                                                                        ; 33      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]                                                                                                        ; 33      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][0]                                                                                                        ; 33      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~2                                                                                                                                                                        ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~34                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_chip_addr_reach_max~3                                                                                                                                                           ; 32      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0                                                                               ; 32      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv_found                                                                                                                                                                  ; 31      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                                                                                                     ; 31      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                                                                                     ; 31      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~3                                                                                                                            ; 31      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]                                                                                                   ; 31      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                                                                          ; 30      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                               ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector33~0                                                                                                                                                                                    ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v~4                                                                             ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                        ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                        ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                        ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                        ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~2                                                                                                          ; 29      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:sig_cdvw_calc_1t                                                                                                                                                                    ; 28      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync                                                                                                                                                    ; 28      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_0                                                                                                                                                                                  ; 28      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[2]~2                                                                                             ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                                                                                                              ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 27      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.calculating                                                                                                                                                               ; 27      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|LessThan0~3                                                                                                            ; 27      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                            ; 27      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_put~0                                                                                                                          ; 27      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                         ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                          ; 26      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq                                                                                                                                                                             ; 26      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                                                                             ; 26      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[0]~5                                                                                             ; 26      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[1]~4                                                                                             ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                                                                       ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                        ; 25      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 25      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count[0]                                                                                                                                                                    ; 25      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                                                                            ; 25      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]                                                                                                                                                            ; 25      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|rd_burst_req                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 25      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                                               ; 24      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                                                                                  ; 24      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter_zero                                                                                                                                                                            ; 24      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                                                                                    ; 24      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                                                                                                                ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 23      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                                                                                                        ; 23      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[22]~27                                                                                                                                                                                                                                                                                                                                                                                               ; 23      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                                                                              ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr_reach_max                                                                                                                                                              ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp                                                                                                                                                      ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_run_init_seq                                                                                                                                                                          ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_put~0                                                                                                                    ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[3]                                                                                                                                                                       ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_wdata_path[0]                                                                                                                                       ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[0]                                                                                                                                                                       ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[1]                                                                                                                                                                       ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[2]                                                                                                                                                                       ; 22      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_read                                                                                                                                                                          ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_prog_user_mrs                                                                                                                                                                         ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~21                                                                        ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                                                          ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]                                                                                                                          ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[15]                                                                                                        ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter_load~0                                                                                                                                                            ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[3]~1                                                                                             ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[1]~7                                                                                                                                                                              ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[2]~5                                                                                                                                                                              ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[3]~3                                                                                                                                                                              ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[0]~1                                                                                                                                                                              ; 21      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                                                                                                                                                     ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                                                                                                                                                                           ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_1                                                                                                                                                                                  ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~17                                                                                                                                                                                ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|arb_to_chip[1]~2                                                                                                                                                                    ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~10                                                                                                                         ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~8                                                                                                                          ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]                                                                                                                          ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][3]~2                                                                                                ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][3]~0                                                                                                ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[4]~3                                                                                             ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|cmd_gen_load                                                                                                                                                                        ; 20      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_read[0]~1                                                                                                                                                ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                                                                                                                                          ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                                                                                                                                          ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                                                                                                           ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[7]                                                                                                                                                                 ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                                                                        ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~11                                                                                                                         ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~9                                                                                                                          ; 19      ;
; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|updata_addr                                                                                                                                                                                                                                                                                                                                                                                                                                ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[5]~0                                                                                             ; 19      ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[0]~1                                                                                                                                                                  ; 18      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                                                                                     ; 18      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|generate_wdata                                                                                                                                                                                  ; 18      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                                                                 ; 18      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; 18      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; 18      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                                                                                                                                                       ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw                                                                                                                                                        ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                                                                                                           ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_wait_admin                                                                                                                                                                     ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|process_10~0                                                                                                                                                                                    ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0                                                                                                                                                                             ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][1]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]                                                                                                  ; 17      ;
; ad_top:ad_top11|ad7606:ad_ctrl|LessThan0~4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_eq_0[0]                                                                                                                                                        ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][3]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][2]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][1]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][0]                                                                                                  ; 17      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|q_b[0]                    ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv                                                                                                                                                      ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                                                                  ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal15~1                                                                                                                                                                                       ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_10                                                                                                                                                                                 ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]                                                                                                                                                                   ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_activate[0]                                                                                                                                                               ; 16      ;
; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[14]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                                                          ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                                                  ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|full_dff           ; 16      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                                                                                     ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[8]~17                                                                                                                                                                           ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|WideOr0~0                                                                                                                                                                                       ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|incrmntd_row_addr[3]~0                                                                                                                                                              ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|WideAnd0~0                                                                                                                                                                          ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_read~1                                                                                                                                                                ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_ones                                                                                                                                                                     ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_11                                                                                                                                                                                 ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                                                                                     ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge_all[1]                                                                                                                                                          ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge[0]                                                                                                                                                              ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]                                                                                               ; 15      ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0]                                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_write_req                                                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_READ                                                                                                                                                                                                                                                                                                                                                                                                     ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                                                                                                                                      ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|dgrb_state_proc~0                                                                                                                                                                               ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                                                   ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_zeros                                                                                                                                                                    ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_idle                                                                                                                                                                                  ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[1]~0                                                                                                                                                                      ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                                               ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~2                                                                                                                                                                           ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]                                                                                                                                                                  ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]                                                                                               ; 14      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|data_pass                                                                                                                                                                                                                                                  ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                               ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~39                                                                                                                                  ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax                                                                                                                                                         ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[3]                                                                                                                                                                ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[7]                                                                            ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                 ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~14                                                                                                                         ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~13                                                                                                                         ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~2                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~2                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~2                                                                                                              ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~2                                                                                                              ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                                                                         ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]                                                                                               ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|empty_dff          ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]                                                                                                                                                                             ; 13      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]                                                                                                                                                                             ; 13      ;
; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[8]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[7]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[6]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[5]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[4]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[3]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[2]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[1]                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                       ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                              ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[3]~1                                                                                                                                                         ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]                                                                                                                                                                               ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                                                                                                                               ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~5                                                                                                                                                               ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[6]                                                                                                                                                                   ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_idle                                                                                                                                                             ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[7]                                                                                                                                                                     ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                                                                                                        ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Selector2~6                                                                                                                                                                                   ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                                                                                ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~6                                                                                                    ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                                                                                ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp                                                                                                                                                 ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_access                                                                                                                                                                                ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_wait_admin                                                                                                                                                                     ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~11                                                                                                         ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                                 ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|wd_lat[0]                                                                                                                                                                                       ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~2                                                                                                             ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1                                                                                                                                            ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[15]                                                                                                  ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[2]                                                                                                                                                                    ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[1]                                                                                                                                                                    ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[0]                                                                                                                                                                    ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                                               ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                                               ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|WideOr3~10                                                                                                                                                                    ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|WideAnd1                                                                                                                                                                                    ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                                                              ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_WRITE_BURST_BEGIN                                                                                                                                                                                                                                                                                                                                                                                        ; 12      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                                                             ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                                                                                                                                                             ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~4                                                                                                                              ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                                                                       ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~8                                                                                                                                                                                  ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw                                                                                                                                                       ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_idle                                                                                                                                                                               ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_read_mtp                                                                                                                                                                                ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|admin_req_extended                                                                                                                                                                            ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_01_pairs                                                                                                                                                                 ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_0011_step                                                                                                                                                                ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat                                                                                                                                                   ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_topup_refresh_done                                                                                                                                                                    ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_release_admin                                                                                                                                                                  ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_ac_access_req                                                                                                                                                                              ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]                                                                                               ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                           ; 11      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write                                                                                                                                                                         ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~1                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|wr_remain_len[2]~4                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|refresh_count[9]~19                                                                                                                                                                           ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[2]                                                                                                                                                                               ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]                                                                                                                                                                               ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                                                                                     ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_end                                                                                                                                                                                ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~17                                                                                                                             ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_idle                                                                                                                                                                           ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                                                                                   ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_non_operational                                                                                                                                                                         ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_refresh_done                                                                                                                                                                          ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_2                                                                                                                                                                                  ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_access_precharge                                                                                                                                                                      ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[1]                                                                                                                                                                         ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                                                           ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]                                                                                                                                           ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|always88~1                                                                                                                                                                          ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|always10~0                                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|dgrb_ac_access_req                                                                                                                                                                              ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[0]~1                                                                                                                                                                    ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~142                                                                                         ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]~1                                                                                        ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~117                                                                                         ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]~0                                                                                        ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~91                                                                                          ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~78                                                                                          ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]~65                                                                                          ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~52                                                                                          ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|Selector45~1                                                                                                                                                                                                                                                                                                                                                                                                       ; 10      ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~3                                                                                                                                                                                                                                                ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]                                                                                                                     ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[3]                                                                                                                                                                    ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]                                                                                                                                                                    ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                                                             ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                                                             ; 10      ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                                                             ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                                                                                      ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                                                                                ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                                                                                      ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~0                                                                                                                                                                                                                                                                                                                            ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                                                              ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|Selector46~3                                                                                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~3                                                                                                                                                      ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[0]                                                                                                                                                                ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_diff_chip~0                                                                                                                              ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_seek_cdvw                                                                                                                                                                      ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_release_admin                                                                                                                                                                  ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|last_state.s_read_mtp                                                                                                                                                                           ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_poa                                                                                                                                                                                     ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_wd_lat                                                                                                                                                                     ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_adv_wd_lat                                                                                                                                                                ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_rrp_sweep                                                                                                                                                                               ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv                                                                                                                                                 ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                                                                                                             ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_7                                                                                                                                                                                  ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_access_act                                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_idle                                                                                                                                                                           ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[1][2]~64                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[1][0]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[1][1]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[2][1]~48                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[2]                                                                                                                                                                         ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[2][0]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[2][1]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[3][2]~32                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[3]                                                                                                                                                                         ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[3][0]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[3][1]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[0]                                                                                                                                                               ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[0][4]~16                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[0]                                                                                                                                                                         ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[0][0]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[0][1]                                                                                                                                                            ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                                                           ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|int_act_grant[3]~0                                                                                                                                                                  ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                                                  ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]                                                                                                                                                                                   ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr~4                                                                                                                                                                                                                  ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_access_gnt                                                                                                                                                                                 ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal5~0                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                             ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[1]                                                                                                                                                                          ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal6~0                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                                                             ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[2]                                                                                                                                                                          ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[2]~3                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal7~0                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]                                                                                                                                                                             ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[3]                                                                                                                                                                          ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal4~0                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                             ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                                                          ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[3]                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~0                                                                                                                ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[2]                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[3]                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[0]                                                                                                                                                                                    ; 9       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_WRITE                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                                                      ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[4]                                                                                                                     ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]                                                                                                                     ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]                                                                                                                     ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]                                                                                                                                                                             ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|q_b[1]                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|q_b[2]                    ; 9       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|q_b[3]                    ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bii:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                                                              ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                                                              ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]~5                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[0]~22                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|WideOr1~7                                                                                                              ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_s_clr                                                                                                                                                                                                                                                                ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[5]~4                                                                                                                                                                 ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_idle                                                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[4]~11                                                                                                                                                                       ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[11]~0                                                                                                                                                                 ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_next_phase                                                                                                                                                       ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync                                                                                                                                               ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[5]~7                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase                                                                                                                                                     ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][1]                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][3]                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_diff_chip~0                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~46                                                                                                                                                                               ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_rdata_valid_align                                                                                                                                                              ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat_setup                                                                                                                                                               ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                                                                                                    ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_phy_initialise                                                                                                                                                                          ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[4]                                                                                                                                                                          ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram                                                                                                                                                                                 ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|WideOr48                                                                                                                                                                                      ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~31                                                                                                                                                                                ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_cs_addr[0]                                                                                                                                                                    ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[12]                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[0]                                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[0]~5                                                                                                              ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[1]                                                                                                                     ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[1]                                                                                                                                                                        ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[2]                                                                                                                                                                        ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[3]                                                                                                                                                                        ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[0]                                                                                                                                                                        ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[0]                                                                                                                                                     ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|wd_lat[1]                                                                                                                                                                                       ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|wd_lat[2]                                                                                                                                                                                       ; 8       ;
; ad_top:ad_top11|ad7606:ad_ctrl|state.Wait_busy                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; ad_top:ad_top11|ad7606:ad_ctrl|state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~2                                                                                                                ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~1                                                                                                                ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_accepted_r                                                                                               ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~0                                                                                                                                                                              ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Add9~16                                                                                                                                                                                         ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]                                                                            ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[8]~1                                                                                                                                                                                 ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[24]~0                                                                                                                                                                                ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                            ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]                                                                            ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                                                     ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]                                                                                                                                                                    ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[1]                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[2]                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[0]                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[10]                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[11]                                                                                                                                                                  ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[8]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[9]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[6]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[7]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[4]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[5]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[2]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[3]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[0]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[1]                                                                                                                                                                   ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]                                                                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                             ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                                                                           ; 8       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|mimic_state.000                                                                                                                                                                                                                                                                ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_phase                                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Add11~27                                                                                                                                                                                        ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal7~1                                                                                                                                                                                        ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter[16]~6                                                                                                                                                                           ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][0]                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][2]                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_read_mtp                                                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_ack                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|WideOr56~0                                                                                                                                                                                    ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|refreshes_maxed                                                                                                                                                                               ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|access_complete                                                                                                                                                                                 ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_init_dram                                                                                                                                                                               ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_reset                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]                                                                                                                           ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid[0]                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]                                                                            ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~2                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd~36                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]                                                                                                                                                                 ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[1]                                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]                                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|WideOr36                                                                                                                                                                                      ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_4                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_refresh                                                                                                                                                                               ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_topup_refresh                                                                                                                                                                         ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][0]                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]                                                                                                                           ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                                                           ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[1]~3                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[1]~8                                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~3                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[2]~2                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[2]~6                                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~2                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[3]~1                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[3]~4                                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~1                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[0]~0                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|always23~0                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[1]                                                                            ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]                                                                                                                    ; 7       ;
; ad_top:ad_top11|ad7606:ad_ctrl|state~35                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]                                                                                                                           ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[7]~7                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[6]~6                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[5]~5                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[4]~4                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[3]~3                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[2]~2                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[1]~1                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|ecc_wdata_fifo_dataid_vector[0]~0                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]                                                                                                                           ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]                                                                                                                                                                                    ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|wd_lat[3]                                                                                                                                                                                       ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[0]                                                                                                                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[1]                                                                                                         ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~20                                                                        ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                                                     ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|wr_burst_req                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|read_en                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~1                                                                                                                                                                        ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~0                                                                                                                                                                        ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                                               ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~0                                                                                                                                                                                                                                                ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]                                                                            ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[4]                                                                                                                                                                    ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[0]                                                                                                                                                          ; 7       ;
; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[18]                                                                                                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[20]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[19]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[18]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[17]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[16]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[15]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[14]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[13]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[12]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[11]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[10]                                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[9]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[8]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[7]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[6]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[5]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[4]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                                                                                                                                                                                                                ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                                                                                                                                                             ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                                                              ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                                                                                                          ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_remaining_samples~2                                                                                                                                                                         ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~22                                                                                                                            ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                                                              ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                                                              ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|always2~6                                                                                                                                                                                                                                                  ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[4]~1                                                                                                                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[0]~1                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~20                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~18                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~22                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]~20                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[0]~0                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~10                                                                                                                                                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]~9                                                                                                                                                                 ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.last_bit_value                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector70~2                                                                                                                                                                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~9                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~3                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~2                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[5]~14                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~19                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal11~1                                                                                                                                                                                       ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal11~0                                                                                                                                                                                       ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~1                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.found_a_good_edge                                                                                                                                                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[5]~4                                                                                                                                                                       ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_busy                                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[0]                                                                                                                                                                            ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[1]                                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~11                                                                                                                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|flag_done_timeout                                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|flag_ack_timeout                                                                                                                                                                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~7                                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|last_state.s_operational                                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state~38                                                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_customer_mr_setup                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|Selector6~6                                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_cal                                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|more_than_3_rd_to_wr                                                                                                                                                          ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_tracking                                                                                                                                                                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|Equal1~1                                                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector187~0                                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle                                                                                                                                                          ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd~18                                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|WideOr56                                                                                                                                                                                      ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_dummy_wait                                                                                                                                                                            ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd~14                                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_13                                                                                                                                                                                 ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_12                                                                                                                                                                                 ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_6                                                                                                                                                                                  ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_5                                                                                                                                                                                  ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[1]                                                                                                                                                                         ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]                                                                                                                                                                 ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|arb_size[3]                                                                                                                                                                         ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[0]                                                                                                                                                                              ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]                                                                                                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd[0].ras_n                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                                                                                                    ; 6       ;
; ad_top:ad_top11|ad7606:ad_ctrl|i[5]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; ad_top:ad_top11|ad7606:ad_ctrl|i[5]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[14]                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|pulse_ram_output~2 ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]                                                                                                                                                                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0~1                                                                                                                                                                           ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0~0                                                                                                                                                                           ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~1                                                                                                                                                                           ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~0                                                                                                                                                                           ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|wd_lat[4]                                                                                                                                                                                       ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~10                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~1                                                                                                              ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; 6       ;
; clk_manger:clk11|phy_clk_90                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|pulse_ram_output~3                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_1_dff                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[1]                                                                                                                                                                                                                                                            ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctl_init_success                                                                                                                                                                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                                                           ; 6       ;
; ad_top:ad_top11|ad7606:ad_ctrl|state.AD_CONV                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|length[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_blocked~0                                                                                        ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[3]                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[2]                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[0]                                                                                                                                                                   ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[4]                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[5]                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[6]                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[1]                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[2]                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[3]                                                                                                                                                                     ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]                                                                                                                                ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|tracking_update_due                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~10                                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~10                                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~10                                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~10                                                                                                                                                                               ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]                                                                                                                                                                    ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]                                                                                                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]                                                                                                                                                                             ; 6       ;
; ad_top:ad_top11|ad7606:ad_ctrl|clr_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6       ;
; ad_top:ad_top11|ad7606:ad_ctrl|i[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; ad_top:ad_top11|ad7606:ad_ctrl|i[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                             ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[23]                                                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[22]                                                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[21]                                                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; clk_in~input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~0                                                                                                                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]~0                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~59                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][5]~58                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][5]~57                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~56                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                                                             ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[0]~0                                                                                                                                                                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|seq_mmc_start_metastable[1]                                                                                                                                                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|Equal0~0                                                                                                                                                                                                                                                                       ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[0]                                                                                                                                                                                                                                                           ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|mimic_state.001                                                                                                                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[0]~0                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~55                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[8]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[8]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][3]~50                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[9]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[7]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[7]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[9]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_calc                                                                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~2                                                                                                                                                                                     ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[5]~1                                                                                                                                                                       ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath                                                                                                                                              ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[1]~4                                                                                                                                                            ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_chkd_all_dq_pins                                                                                                                                                                 ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|rsc_proc~0                                                                                                                                                                                      ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][2]~45                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_next_phase                                                                                                                                                       ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[0]                                                                                                                                                                 ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]                                                                                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][3]~40                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[11]                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector25~1                                                                                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[1]                                                                                                                                                                            ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter[0]                                                                                                                                                                              ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[0]                                                                                                                                                                      ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[5]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[11]                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][1]                                                                                                                                                                             ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]                                                                                                                                                                             ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]                                                                                                                                                                             ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]                                                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]                                                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                                                             ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_test_phases                                                                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_poa_cal                                                                                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][0]~35                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[4]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_err                                                                                                                                                                           ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd_state~1                                                                                                                                                                            ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_relax                                                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_adv_wr_lat                                                                                                                                                                              ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_tracking_setup                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~23                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~19                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prog_cal_mr                                                                                                                                                              ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideOr35~1                                                                                                                                                                                      ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_prep_customer_mr_setup                                                                                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_was                                                                                                                                                                                     ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_write_mtp                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_write_btp                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_prog_cal_mr                                                                                                                                                                             ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]~0                                                                                                                                                                       ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]                                                                                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[0]                                                                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[13]                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_done                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Selector260~7                                                                                                                                                                                 ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Selector260~2                                                                                                                                                                                 ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[2]~9                                                                                                                                                                       ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_0011_step                                                                                                                                                           ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_wlat                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_ones                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat                                                                                                                                              ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[0]                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter[16]~0                                                                                                                                                                           ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Selector276~3                                                                                                                                                                                 ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state~33                                                                                                                                                                                      ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_8                                                                                                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_9                                                                                                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[3]                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[13]                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][5]~65                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]~61                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~51                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~47                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[2]                                                                                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][5]~37                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~33                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[3]                                                                                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~22                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]~16                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[0]                                                                                                                                                                         ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[0]~1                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter~0                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[2]~5                                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][0]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[1]~3                                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[0]~1                                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[3]                                                                                                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][0]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_precharge[0]                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_req[2]~3                                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_req[3]~0                                                                                                                                                                                ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[0]                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|LessThan6~0                                                                                                                                                                     ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][1]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][0]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][1]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wr_req[3]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wr_req[2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[0]                                                                                                                                                                              ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant                                                                                                                                                                        ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|rd_req[2]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|rd_req[1]                                                                                                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][2]                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]                                                                                                  ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[2]                                                                                                   ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[2][0]                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[3][0]                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[0][0]                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[1][0]                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[10]                                                                                                                                                                          ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|process_4~1                                                                                                                                                                                                                    ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[1]                                                                                                                                                                           ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_wdp_ovride~0                                                                                                                                                                                                               ; 5       ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctl_init_fail                                                                                                                                                                                   ; 5       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 16           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 4                           ; 32                          ; 128                 ; 1    ; None ; M9K_X25_Y14_N0                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 33           ; 256          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 8448  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None ; M9K_X13_Y13_N0                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 12           ; 16           ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 192   ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1    ; None ; M9K_X25_Y11_N0                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 45           ; 16           ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 720   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X13_Y12_N0                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1    ; None ; M9K_X25_Y7_N0                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X25_Y7_N0                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1    ; None ; M9K_X25_Y7_N0                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X25_Y7_N0                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1    ; None ; M9K_X13_Y8_N0                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X13_Y9_N0                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1224:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 194          ; 512          ; 194          ; yes                    ; no                      ; yes                    ; no                      ; 99328 ; 512                         ; 194                         ; 512                         ; 194                         ; 99328               ; 11   ; None ; M9K_X25_Y20_N0, M9K_X25_Y23_N0, M9K_X13_Y20_N0, M9K_X25_Y18_N0, M9K_X25_Y19_N0, M9K_X13_Y19_N0, M9K_X13_Y18_N0, M9K_X13_Y21_N0, M9K_X25_Y24_N0, M9K_X25_Y21_N0, M9K_X25_Y22_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 10,063 / 47,787 ( 21 % ) ;
; C16 interconnects     ; 88 / 1,804 ( 5 % )       ;
; C4 interconnects      ; 4,392 / 31,272 ( 14 % )  ;
; Direct links          ; 2,380 / 47,787 ( 5 % )   ;
; Global clocks         ; 16 / 20 ( 80 % )         ;
; Local interconnects   ; 5,442 / 15,408 ( 35 % )  ;
; R24 interconnects     ; 160 / 1,775 ( 9 % )      ;
; R4 interconnects      ; 5,125 / 41,310 ( 12 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.92) ; Number of LABs  (Total = 665) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 12                            ;
; 3                                           ; 17                            ;
; 4                                           ; 16                            ;
; 5                                           ; 15                            ;
; 6                                           ; 12                            ;
; 7                                           ; 6                             ;
; 8                                           ; 14                            ;
; 9                                           ; 12                            ;
; 10                                          ; 24                            ;
; 11                                          ; 14                            ;
; 12                                          ; 37                            ;
; 13                                          ; 34                            ;
; 14                                          ; 41                            ;
; 15                                          ; 68                            ;
; 16                                          ; 322                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.18) ; Number of LABs  (Total = 665) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 512                           ;
; 1 Clock                            ; 493                           ;
; 1 Clock enable                     ; 197                           ;
; 1 Sync. clear                      ; 17                            ;
; 1 Sync. load                       ; 43                            ;
; 2 Async. clears                    ; 9                             ;
; 2 Clock enables                    ; 37                            ;
; 2 Clocks                           ; 140                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.64) ; Number of LABs  (Total = 665) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 19                            ;
; 3                                            ; 9                             ;
; 4                                            ; 8                             ;
; 5                                            ; 7                             ;
; 6                                            ; 14                            ;
; 7                                            ; 8                             ;
; 8                                            ; 12                            ;
; 9                                            ; 6                             ;
; 10                                           ; 17                            ;
; 11                                           ; 4                             ;
; 12                                           ; 7                             ;
; 13                                           ; 6                             ;
; 14                                           ; 5                             ;
; 15                                           ; 17                            ;
; 16                                           ; 25                            ;
; 17                                           ; 20                            ;
; 18                                           ; 24                            ;
; 19                                           ; 23                            ;
; 20                                           ; 31                            ;
; 21                                           ; 44                            ;
; 22                                           ; 34                            ;
; 23                                           ; 43                            ;
; 24                                           ; 34                            ;
; 25                                           ; 20                            ;
; 26                                           ; 37                            ;
; 27                                           ; 39                            ;
; 28                                           ; 48                            ;
; 29                                           ; 33                            ;
; 30                                           ; 28                            ;
; 31                                           ; 12                            ;
; 32                                           ; 27                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.68) ; Number of LABs  (Total = 665) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 46                            ;
; 2                                               ; 63                            ;
; 3                                               ; 61                            ;
; 4                                               ; 96                            ;
; 5                                               ; 55                            ;
; 6                                               ; 60                            ;
; 7                                               ; 39                            ;
; 8                                               ; 44                            ;
; 9                                               ; 38                            ;
; 10                                              ; 31                            ;
; 11                                              ; 31                            ;
; 12                                              ; 19                            ;
; 13                                              ; 18                            ;
; 14                                              ; 27                            ;
; 15                                              ; 14                            ;
; 16                                              ; 15                            ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.54) ; Number of LABs  (Total = 665) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 19                            ;
; 3                                            ; 27                            ;
; 4                                            ; 22                            ;
; 5                                            ; 36                            ;
; 6                                            ; 24                            ;
; 7                                            ; 46                            ;
; 8                                            ; 39                            ;
; 9                                            ; 39                            ;
; 10                                           ; 24                            ;
; 11                                           ; 29                            ;
; 12                                           ; 24                            ;
; 13                                           ; 27                            ;
; 14                                           ; 23                            ;
; 15                                           ; 24                            ;
; 16                                           ; 30                            ;
; 17                                           ; 32                            ;
; 18                                           ; 23                            ;
; 19                                           ; 22                            ;
; 20                                           ; 31                            ;
; 21                                           ; 17                            ;
; 22                                           ; 22                            ;
; 23                                           ; 6                             ;
; 24                                           ; 18                            ;
; 25                                           ; 6                             ;
; 26                                           ; 10                            ;
; 27                                           ; 6                             ;
; 28                                           ; 11                            ;
; 29                                           ; 4                             ;
; 30                                           ; 7                             ;
; 31                                           ; 3                             ;
; 32                                           ; 8                             ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                             ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                             ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                             ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                             ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                             ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                             ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                                             ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                             ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                             ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                                                   ; I/O                 ; 18 I/Os was assigned an output enable group ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                                                     ; Memory Interfaces   ;                                             ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 73           ; 44           ; 73           ; 0            ; 20           ; 271       ; 73           ; 0            ; 271       ; 271       ; 0            ; 247          ; 0            ; 0            ; 20           ; 0            ; 247          ; 20           ; 0            ; 0            ; 0            ; 247          ; 0            ; 0            ; 0            ; 0            ; 0            ; 271       ; 0            ; 248          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 198          ; 227          ; 198          ; 271          ; 251          ; 0         ; 198          ; 271          ; 0         ; 0         ; 271          ; 24           ; 271          ; 271          ; 251          ; 271          ; 24           ; 251          ; 271          ; 271          ; 271          ; 24           ; 271          ; 271          ; 271          ; 271          ; 271          ; 0         ; 271          ; 23           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; mem_addr[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cas_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cke[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cs_n[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_odt[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ras_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_we_n            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_address[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_burstbegin    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_init_done     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_rdata_valid   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_read_req      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_wdata_req     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_write_req     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_size[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_size[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; local_size[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_out[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; write_fifo          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_fifo_req         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_ch[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; phy_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; data_flag           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; read_en             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; first_data          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_os[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_os[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_os[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_cs               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_rd               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_reset            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ad_convstab         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr_up          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; wr_addr_up          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; rd_addr[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk_n[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[15]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; reset               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_data[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_in              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_busy             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                        ; Destination Clock(s)                                                                                                                                   ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; 14.5              ;
; I/O                                                                                                                                                    ; clk11|pll166|altpll_component|auto_generated|pll1|clk[0]                                                                                               ; 4.9               ;
; clk11|pll166|altpll_component|auto_generated|pll1|clk[0]                                                                                               ; clk11|pll166|altpll_component|auto_generated|pll1|clk[0]                                                                                               ; 1.5               ;
; altera_reserved_tck                                                                                                                                    ; altera_reserved_tck                                                                                                                                    ; 1.1               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clk_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|next_state.MEM_READ_256                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2.546             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                                                                                                                       ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|next_state.MEM_READ_256                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.349             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                                                                                                                       ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|next_state.MEM_READ_256                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.349             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                                                                                                                       ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|next_state.MEM_READ_256                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.349             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][0]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][0]                                                                                                                                      ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][0]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][0]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][0]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][1]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][1]                                                                                                                                      ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][1]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][1]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][1]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][1]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][2]                                                                                                                                      ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][2]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][2]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][2]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][3]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3]                                                                                                                                      ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][3]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]                                                                                                                                       ; 0.136             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][3]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]                                                                                                                                       ; 0.136             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                                                                                               ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                                                                             ; 0.135             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][0]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][0]                                                                                                                                       ; 0.133             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][1]                                                                                                                                       ; 0.133             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][2]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][2]                                                                                                                                       ; 0.133             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][3]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]                                                                                                                                       ; 0.133             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                                                                            ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|next_state.MEM_READ_256                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.126             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]                                                                                                                                              ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]                                                                                                                                                               ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][1]                                                                                                                                              ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                                                                                               ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][3]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][3]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][3]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][3]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][2]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][2]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][2]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][2]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][1]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][1]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][1]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][1]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][0]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][0]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][0]                                                                                                                ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][0]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][0]                                                                                                                                      ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][1]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][1]                                                                                                                                      ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][2]                                                                                                                                      ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][3]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3]                                                                                                                                      ; 0.123             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][0]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][0]                                                                                                                                      ; 0.122             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][1]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][1]                                                                                                                                      ; 0.122             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][2]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][2]                                                                                                                                      ; 0.122             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]                                                                                                                     ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][3]                                                                                                                                      ; 0.122             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_to_bank[0]                                                                                                                                                                                       ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0]                                                                                                                   ; 0.121             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][1]                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][1]                                                                                                                                                         ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][0]                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]                                                                                                                                                         ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]                                                                                                                                                         ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][3]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][3]                                                                                                                ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][2]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][2]                                                                                                                ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][1]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]                                                                                                                ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][0]                                                                                               ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]                                                                                                                ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][2]                                                                                                                            ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][2]                                                                                                                                             ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][3]                                                                                                                            ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][3]                                                                                                                                             ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                                                                                                                                                   ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[15]                                                                                                                                                                                            ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[5]                                                                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[29]                                                                                                                                                                                                                       ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]                                                                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[10]                                                                                                                                                                                                                       ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[7]                                                                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[31]                                                                                                                                                                                                                       ; 0.120             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2] ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|low_addressa[3]                                         ; 0.119             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0] ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ram_block1a1~portb_address_reg0 ; 0.119             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                                                       ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                                                                        ; 0.119             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req.s_ac_read_poa_mtp                                                                                                                                                                                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                                                                                                       ; 0.119             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                                                                                                 ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|int_ctl_init_success                                                                                                                                                                                                                 ; 0.119             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][0]                                                                                                                            ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][0]                                                                                                                                             ; 0.108             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][1]                                                                                                                            ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][1]                                                                                                                                             ; 0.108             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][2]                                                                                                                            ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]                                                                                                                                             ; 0.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.107             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_prog_user_mrs                                                                                                                                                                                             ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|command_done                                                                                                                                                                                                                       ; 0.105             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req.s_ac_idle                                                                                                                                                                                                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle                                                                                                                                                                                               ; 0.102             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.095             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                                             ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_WRITE_BURST_BEGIN                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.083             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|rd_data_cnt[9]                                                                                                                                                                                                                                                                                                                                                                                                                         ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|rd_data_cnt[9]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.078             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][0]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][0]                                                                                                                                       ; 0.076             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][1]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][1]                                                                                                                                       ; 0.076             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][2]                                                                                                                           ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][2]                                                                                                                                             ; 0.076             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][2]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][2]                                                                                                                                       ; 0.076             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][3]                                                                                                                      ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][3]                                                                                                                                       ; 0.076             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd[0].ba[0]                                                                                                                                                                                                 ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_ac_ba[0]                                                                                                                                                                                                                                                        ; 0.064             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r                                                                                                                                                                                          ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_trk_cdvw_phase                                                                                                                                                                                                                   ; 0.064             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_rrp_reset                                                                                                                                                                                                   ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_rrp_sweep                                                                                                                                                                                                                    ; 0.062             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                                                                                              ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync                                                                                                                                                                                         ; 0.061             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                                                                                                                                                        ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                           ; 0.056             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_ijc:wrptr_g1p|parity7                                                                                                                                                                                                                                                                                                                                                               ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_ijc:wrptr_g1p|counter8a[0]                                                                                                                                                                                                                                                                                                                                                                           ; 0.053             ;
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_ijc:wrptr_g1p|counter8a[0]                                                                                                                                                                                                                                                                                                                                                          ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|a_graycounter_ijc:wrptr_g1p|counter8a[2]                                                                                                                                                                                                                                                                                                                                                                           ; 0.053             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][0]                                                                                                                           ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]                                                                                                                                             ; 0.050             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.040             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                                                                                                                                                            ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                                                                                                                                                                            ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                                                                                                            ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                                                                                                            ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                                                                                                            ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                                                                                                            ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                                                                                                             ; 0.038             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                                                                                                                                                             ; 0.038             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][0]                                                                                                                                              ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]                                                                                                                                                               ; 0.037             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]                                                                                                                                              ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][1]                                                                                                                                                               ; 0.037             ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[0]                                                                                                                                                                                                                                                                                ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[3]                                                                                                                                                                                                                                                                                                 ; 0.030             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1224:auto_generated|ram_block1a144~porta_address_reg0                                                                                                                                                                                                                                                                                                        ; 0.015             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE15F23C8 for design "try_ddr"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3] port
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[4] port
Info (15535): Implemented PLL "clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (1500 ps) for clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 194 pins of 267 total pins
    Info (169086): Pin local_address[0] not assigned to an exact location on the device
    Info (169086): Pin local_address[1] not assigned to an exact location on the device
    Info (169086): Pin local_address[2] not assigned to an exact location on the device
    Info (169086): Pin local_address[3] not assigned to an exact location on the device
    Info (169086): Pin local_address[4] not assigned to an exact location on the device
    Info (169086): Pin local_address[5] not assigned to an exact location on the device
    Info (169086): Pin local_address[6] not assigned to an exact location on the device
    Info (169086): Pin local_address[7] not assigned to an exact location on the device
    Info (169086): Pin local_address[8] not assigned to an exact location on the device
    Info (169086): Pin local_address[9] not assigned to an exact location on the device
    Info (169086): Pin local_address[10] not assigned to an exact location on the device
    Info (169086): Pin local_address[11] not assigned to an exact location on the device
    Info (169086): Pin local_address[12] not assigned to an exact location on the device
    Info (169086): Pin local_address[13] not assigned to an exact location on the device
    Info (169086): Pin local_address[14] not assigned to an exact location on the device
    Info (169086): Pin local_address[15] not assigned to an exact location on the device
    Info (169086): Pin local_address[16] not assigned to an exact location on the device
    Info (169086): Pin local_address[17] not assigned to an exact location on the device
    Info (169086): Pin local_address[18] not assigned to an exact location on the device
    Info (169086): Pin local_address[19] not assigned to an exact location on the device
    Info (169086): Pin local_address[20] not assigned to an exact location on the device
    Info (169086): Pin local_address[21] not assigned to an exact location on the device
    Info (169086): Pin local_address[22] not assigned to an exact location on the device
    Info (169086): Pin local_address[23] not assigned to an exact location on the device
    Info (169086): Pin local_address[24] not assigned to an exact location on the device
    Info (169086): Pin local_burstbegin not assigned to an exact location on the device
    Info (169086): Pin local_init_done not assigned to an exact location on the device
    Info (169086): Pin local_rdata[0] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[1] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[2] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[3] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[4] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[5] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[6] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[7] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[8] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[9] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[10] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[11] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[12] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[13] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[14] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[15] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[16] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[17] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[18] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[19] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[20] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[21] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[22] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[23] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[24] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[25] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[26] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[27] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[28] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[29] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[30] not assigned to an exact location on the device
    Info (169086): Pin local_rdata[31] not assigned to an exact location on the device
    Info (169086): Pin local_rdata_valid not assigned to an exact location on the device
    Info (169086): Pin local_read_req not assigned to an exact location on the device
    Info (169086): Pin local_wdata[0] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[1] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[2] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[3] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[4] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[5] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[6] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[7] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[8] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[9] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[10] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[11] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[12] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[13] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[14] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[15] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[16] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[17] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[18] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[19] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[20] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[21] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[22] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[23] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[24] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[25] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[26] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[27] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[28] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[29] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[30] not assigned to an exact location on the device
    Info (169086): Pin local_wdata[31] not assigned to an exact location on the device
    Info (169086): Pin local_wdata_req not assigned to an exact location on the device
    Info (169086): Pin local_write_req not assigned to an exact location on the device
    Info (169086): Pin local_size[0] not assigned to an exact location on the device
    Info (169086): Pin local_size[1] not assigned to an exact location on the device
    Info (169086): Pin local_size[2] not assigned to an exact location on the device
    Info (169086): Pin data_out[0] not assigned to an exact location on the device
    Info (169086): Pin data_out[1] not assigned to an exact location on the device
    Info (169086): Pin data_out[2] not assigned to an exact location on the device
    Info (169086): Pin data_out[3] not assigned to an exact location on the device
    Info (169086): Pin data_out[4] not assigned to an exact location on the device
    Info (169086): Pin data_out[5] not assigned to an exact location on the device
    Info (169086): Pin data_out[6] not assigned to an exact location on the device
    Info (169086): Pin data_out[7] not assigned to an exact location on the device
    Info (169086): Pin data_out[8] not assigned to an exact location on the device
    Info (169086): Pin data_out[9] not assigned to an exact location on the device
    Info (169086): Pin data_out[10] not assigned to an exact location on the device
    Info (169086): Pin data_out[11] not assigned to an exact location on the device
    Info (169086): Pin data_out[12] not assigned to an exact location on the device
    Info (169086): Pin data_out[13] not assigned to an exact location on the device
    Info (169086): Pin data_out[14] not assigned to an exact location on the device
    Info (169086): Pin data_out[15] not assigned to an exact location on the device
    Info (169086): Pin data_out[16] not assigned to an exact location on the device
    Info (169086): Pin data_out[17] not assigned to an exact location on the device
    Info (169086): Pin data_out[18] not assigned to an exact location on the device
    Info (169086): Pin data_out[19] not assigned to an exact location on the device
    Info (169086): Pin data_out[20] not assigned to an exact location on the device
    Info (169086): Pin data_out[21] not assigned to an exact location on the device
    Info (169086): Pin data_out[22] not assigned to an exact location on the device
    Info (169086): Pin data_out[23] not assigned to an exact location on the device
    Info (169086): Pin data_out[24] not assigned to an exact location on the device
    Info (169086): Pin data_out[25] not assigned to an exact location on the device
    Info (169086): Pin data_out[26] not assigned to an exact location on the device
    Info (169086): Pin data_out[27] not assigned to an exact location on the device
    Info (169086): Pin data_out[28] not assigned to an exact location on the device
    Info (169086): Pin data_out[29] not assigned to an exact location on the device
    Info (169086): Pin data_out[30] not assigned to an exact location on the device
    Info (169086): Pin data_out[31] not assigned to an exact location on the device
    Info (169086): Pin write_fifo not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_req not assigned to an exact location on the device
    Info (169086): Pin ad_ch[0] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[1] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[2] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[3] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[4] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[5] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[6] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[7] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[8] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[9] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[10] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[11] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[12] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[13] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[14] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[15] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[16] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[17] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[18] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[19] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[20] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[21] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[22] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[23] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[24] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[25] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[26] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[27] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[28] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[29] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[30] not assigned to an exact location on the device
    Info (169086): Pin ad_ch[31] not assigned to an exact location on the device
    Info (169086): Pin phy_clk not assigned to an exact location on the device
    Info (169086): Pin data_flag not assigned to an exact location on the device
    Info (169086): Pin read_en not assigned to an exact location on the device
    Info (169086): Pin rd_addr_up not assigned to an exact location on the device
    Info (169086): Pin wr_addr_up not assigned to an exact location on the device
    Info (169086): Pin rd_addr[0] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[1] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[2] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[3] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[4] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[5] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[6] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[7] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[8] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[9] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[10] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[11] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[12] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[13] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[14] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[15] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[16] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[17] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[18] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[19] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[20] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[21] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[22] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[23] not assigned to an exact location on the device
    Info (169086): Pin rd_addr[24] not assigned to an exact location on the device
Warning (176125): The input ports of the PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and the PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 are mismatched, preventing the PLLs to be merged
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port ARESET
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port PHASEUPDOWN
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port PHASESTEP
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port SCANCLK
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning (176124): PLL clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1 and PLL ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
Info (15535): Implemented PLL "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3] port
    Info (15099): Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[4] port
Info (15535): Implemented PLL "clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (1500 ps) for clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|wire_pll1_clk[0] port
Critical Warning (176598): PLL "clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_T21"
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_2il3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_l4j1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../rtl/ddr2_example_top.sdc'
Warning (332174): Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port
Warning (332049): Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "pnf"]
Warning (332174): Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port
Warning (332049): Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "test_complete"]
Warning (332174): Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte[*] could not be matched with a port
Warning (332049): Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"]
Info (332104): Reading SDC File: '../rtl/ddr2_phy_ddr_timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} {ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {clk11|pll166|altpll_component|auto_generated|pll1|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {clk11|pll166|altpll_component|auto_generated|pll1|clk[0]} {clk11|pll166|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk11|pll_50|altpll_component|auto_generated|pll1|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {clk11|pll_50|altpll_component|auto_generated|pll1|clk[0]} {clk11|pll_50|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe14a[0] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out  from: muxsel  to: dataout
    Info (332098): Cell: ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 54 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    6.000 clk11|pll166|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000 clk11|pll_50|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000       clk_in
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):   12.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32
    Info (332111):    6.000 ddr_addr_top11|ddr_test211|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock
Info (176353): Automatically promoted node clk_manger:clk11|pll50:pll_50|altpll:altpll_component|pll50_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[2] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[3] (placed in counter C2 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[4] (placed in counter C3 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_manger:clk11|clk_50_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_manger:clk11|clk_50_90 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_manger:clk11|phy_clk_90 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|rdptr_g[2]
        Info (176357): Destination node ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|rdptr_g[1]
        Info (176357): Destination node ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|rdptr_g[0]
        Info (176357): Destination node ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe14a[2]
        Info (176357): Destination node ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe14a[1]
        Info (176357): Destination node ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe12|dffe14a[0]
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk~0
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|Selector2~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[0]" is constrained to location PIN AB8 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing
    Info (176467): Node "mem_dq[1]" is constrained to location PIN Y8 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[2]" is constrained to location PIN AA9 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X19_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[3]" is constrained to location PIN W10 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X19_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[4]" is constrained to location PIN V11 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X19_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[5]" is constrained to location PIN Y10 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[6]" is constrained to location PIN AB7 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N29 to improve DDIO timing
    Info (176467): Node "mem_dq[7]" is constrained to location PIN AA8 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[8]" is constrained to location PIN Y7 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N1 to improve DDIO timing
    Info (176467): Node "mem_dq[9]" is constrained to location PIN U9 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N29 to improve DDIO timing
    Info (176467): Node "mem_dq[10]" is constrained to location PIN V8 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X7_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[11]" is constrained to location PIN W6 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[12]" is constrained to location PIN W7 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[13]" is constrained to location PIN W8 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[14]" is constrained to location PIN Y3 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing
    Info (176467): Node "mem_dq[15]" is constrained to location PIN AA5 to improve DDIO timing
    Info (176467): Node "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing
    Info (176467): Node "mem_clk[0]~input" is constrained to location IOIBUF_X28_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_clk[0]" is constrained to location PIN AA17 to improve DDIO timing
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 35 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O Output Buffer
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 193 (unused VREF, 2.5V VCCIO, 0 input, 193 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 3 uses 0.9V VREF pins and has 1.8V VCCIO pins. 33 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 4 uses 0.9V VREF pins and has 1.8V VCCIO pins. 13 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (165008): altmemphy pin placement was successful
Warning (15055): PLL "clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "clk_manger:clk11|pll166_7:pll166|altpll:altpll_component|pll166_7_altpll:auto_generated|pll1" is driven by ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1]~clkctrl which is OUTCLK output port of Clock control block type node ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1]~clkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:14
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:28
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.28 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:20
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 21.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:09
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mem_clk[0] has a permanently enabled output enable
    Info (169065): Pin mem_clk_n[0] has a permanently enabled output enable
Warning (169069): Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin mem_addr[13] has GND driving its datain port
    Info (169070): Pin mem_addr[14] has GND driving its datain port
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/workary/ddr_office/prj/output_files/try_ddr.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 5492 megabytes
    Info: Processing ended: Wed Apr 14 10:21:51 2021
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:02:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/workary/ddr_office/prj/output_files/try_ddr.fit.smsg.


