#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  3 12:03:43 2023
# Process ID: 90128
# Current directory: C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1
# Command line: vivado.exe -log design_1_dma_master_test_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dma_master_test_0_0.tcl
# Log file: C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1/design_1_dma_master_test_0_0.vds
# Journal file: C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1\vivado.jou
# Running On: DESKTOP-2KM0T8N, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34289 MB
#-----------------------------------------------------------
source design_1_dma_master_test_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 395.953 ; gain = 74.672
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joseph/Desktop/dma-master-test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dma_master_test_0_0
Command: synth_design -top design_1_dma_master_test_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 96080
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.512 ; gain = 407.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dma_master_test_0_0' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ip/design_1_dma_master_test_0_0/synth/design_1_dma_master_test_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_buff_RAM_AUTO_1R1W' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_buff_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_buff_RAM_AUTO_1R1W' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_buff_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_t_finals_RAM_AUTO_1R1W' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_t_finals_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_t_finals_RAM_AUTO_1R1W' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_t_finals_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dma_master_test_Pipeline_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_flow_control_loop_pipe_sequential_init' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dma_master_test_Pipeline_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dma_master_test_Pipeline_2' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dma_master_test_Pipeline_2' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fpext_32ns_64_2_no_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fpext_32ns_64_2_no_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fpext_32ns_64_2_no_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_dma_master_test_Pipeline_5' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_mux_53_32_1_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mux_53_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_mux_53_32_1_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mux_53_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_dma_master_test_Pipeline_5' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_control_s_axi' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_control_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_control_s_axi' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_store' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_srl' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_srl' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized0' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_mem' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_mem' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized0' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized2' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_store' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_load' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized3' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_mem__parameterized0' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_load' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_write' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_reg_slice' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_reg_slice' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized4' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized2' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_throttle' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_reg_slice__parameterized0' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized5' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized3' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized6' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized4' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_throttle' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_reg_slice__parameterized1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_write' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_read' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_gmem_m_axi_reg_slice__parameterized2' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi_read' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_gmem_m_axi' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_sitofp_32ns_32_6_no_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_sitofp_32ns_32_6_no_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_mul_32ns_34ns_65_2_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_mul_32ns_34ns_65_2_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/ip/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_master_test' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dma_master_test_0_0' (0#1) [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ip/design_1_dma_master_test_0_0/synth/design_1_dma_master_test_0_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter87_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3506]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter86_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3505]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter85_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3504]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter84_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3503]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter83_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3502]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter82_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3501]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter81_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3500]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter80_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3499]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter79_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3497]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter78_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3496]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter77_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3495]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter76_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3494]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter75_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3493]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter74_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3492]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter73_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3491]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter72_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3490]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter71_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3489]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter70_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3488]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter69_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3486]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter68_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3485]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter67_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3484]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter66_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3483]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter65_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3482]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter64_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3481]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter63_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3480]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter62_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3479]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter61_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3478]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter60_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3477]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter59_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3475]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter58_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3474]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter57_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3473]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter56_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3472]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter55_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3471]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter54_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3470]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter53_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3469]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter52_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3468]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter51_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3467]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter50_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3466]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter49_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3464]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter48_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3463]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter47_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3462]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter46_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3461]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter45_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3460]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter44_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3459]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter43_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3458]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter42_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3457]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter41_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3456]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter40_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3455]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter39_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3453]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter38_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3452]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter37_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3451]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter36_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3450]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter35_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3449]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter34_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3448]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter33_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3447]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter32_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3446]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter31_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3445]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter30_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3444]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter29_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3442]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter28_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3441]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter27_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3440]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter26_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3439]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter25_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3438]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter24_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3437]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter23_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3436]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter22_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3435]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter21_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3434]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter20_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3433]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter19_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3432]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter18_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3431]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter17_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3430]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter16_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3429]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter15_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3428]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter14_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3427]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter13_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3426]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter12_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3425]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter11_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3424]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter10_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3423]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter9_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3423]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter8_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3507]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter7_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3498]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter6_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3487]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter5_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3476]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter4_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3465]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter3_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3454]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter2_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3443]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_control_s_axi.v:278]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized134 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized134 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized134 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized134 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized134 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_15_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dma_master_test_mul_32ns_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1610.238 ; gain = 774.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1610.238 ; gain = 774.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1610.238 ; gain = 774.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ip/design_1_dma_master_test_0_0/constraints/dma_master_test_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ip/design_1_dma_master_test_0_0/constraints/dma_master_test_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1848.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  FDE => FDRE: 91 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.418 ; gain = 29.359
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_pp0_iter1_reg_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3553]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_1_reg_827_reg' and it is trimmed from '31' to '6' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1.v:3552]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dma_master_test_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dma_master_test_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma_master_test_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma_master_test_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma_master_test_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma_master_test_gmem_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_1273_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2133]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_38_reg_1263_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2132]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_37_reg_1258_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2131]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_35_reg_1248_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2130]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_reg_1243_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2129]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_33_reg_1238_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2128]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_41_reg_1323_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2141]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_39_reg_1313_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2140]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_36_reg_1298_reg' and it is trimmed from '30' to '7' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test.v:2139]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "dma_master_test_buff_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dma_master_test_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'dma_master_test_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma_master_test_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma_master_test_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma_master_test_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma_master_test_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1:/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1:/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1:/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1:/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1:/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1:/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fpext_32ns_64_2_no_dsp_1:/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'dma_master_test_fpext_32ns_64_2_no_dsp_1:/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fpext_32ns_64_2_no_dsp_1:/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'dma_master_test_fpext_32ns_64_2_no_dsp_1:/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fpext_32ns_64_2_no_dsp_1:/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'dma_master_test_fpext_32ns_64_2_no_dsp_1:/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1:/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U128/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U128/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U128/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U128/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1:/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32ns_34ns_65_2_1_U144/dout_reg' and it is trimmed from '65' to '42' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mul_32ns_34ns_65_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32ns_34ns_65_2_1_U148/dout_reg' and it is trimmed from '65' to '42' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mul_32ns_34ns_65_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32ns_34ns_65_2_1_U147/dout_reg' and it is trimmed from '65' to '42' bits. [c:/Users/Joseph/Desktop/vivado-design/vivado-design.gen/sources_1/bd/design_1/ipshared/e412/hdl/verilog/dma_master_test_mul_32ns_34ns_65_2_1.v:27]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "inst/buff_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:03:25 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:03:39 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:03:52 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/buff_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:04:17 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:21 ; elapsed = 00:04:27 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:21 ; elapsed = 00:04:27 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:30 ; elapsed = 00:04:36 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:31 ; elapsed = 00:04:37 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:32 ; elapsed = 00:04:38 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:32 ; elapsed = 00:04:38 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_3210                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3164 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3143                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3097 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3076                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3030 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3009                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2963 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2942                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2896 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2875                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2829 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2777 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2778 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2775 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2748 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2749 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2746 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2719 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2720 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2717 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2690 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2691 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2688 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2661 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2662 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2659 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2632 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2633 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2630 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2603 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2604 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2601 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2574 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2575 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2572 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2545 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2546 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2543 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2496                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2450 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2429                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2383 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2362                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2316 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2295                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2249 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2228                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2182 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2161                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2115 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2094                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2048 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2027                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1981 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1960                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1914 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1893                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1847 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1826                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1780 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1759                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1713 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1692                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1646 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1625                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1579 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1558                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1512 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1491                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1445 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1154 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1155 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1152 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1125 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1126 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1123 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1096 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1097 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1094 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1067 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1068 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1065 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1038 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1039 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1036 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1009 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1010 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1007 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_980  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_981  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_978  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_951  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_952  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_949  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_922  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_923  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_920  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_893  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_894  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_891  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_864  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_865  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_862  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_835  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_836  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_833  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_806  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_807  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_804  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_777  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_778  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_775  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_748  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_749  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_746  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_719  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_720  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_717  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_690  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_691  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_688  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_661  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_662  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_659  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_632  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_633  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_630  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_603  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_604  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_601  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_574  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_575  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_572  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_545  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_546  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_543  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_516  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_517  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_514  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_487  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_488  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_485  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_458  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_459  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_456  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_429  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_430  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_427  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_400  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_401  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_398  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_374  | (A*B)'           | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_375  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_372  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_348  | (A*B)'           | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_349  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_346  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_319  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_320  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_317  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_290  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_291  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_288  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'           | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_246                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_200  | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_179                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_133  | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0      | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B              | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A'*B)' | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B              | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B              | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B              | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A*B'             | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dma_master_test                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dma_master_test                      | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   373|
|2     |DSP48E1  |   209|
|13    |LUT1     |   353|
|14    |LUT2     |  2070|
|15    |LUT3     |  5412|
|16    |LUT4     |  2437|
|17    |LUT5     |  2900|
|18    |LUT6     |  3741|
|19    |MUXCY    |  4140|
|20    |MUXF7    |     5|
|21    |RAMB18E1 |     3|
|24    |RAMB36E1 |     5|
|25    |SRL16E   |   802|
|26    |SRLC32E  |    85|
|27    |XORCY    |  2579|
|28    |FDE      |    91|
|29    |FDRE     | 17074|
|30    |FDSE     |    91|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:33 ; elapsed = 00:04:39 . Memory (MB): peak = 1877.418 ; gain = 1041.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:12 ; elapsed = 00:04:06 . Memory (MB): peak = 1877.418 ; gain = 774.012
Synthesis Optimization Complete : Time (s): cpu = 00:04:33 ; elapsed = 00:04:39 . Memory (MB): peak = 1877.418 ; gain = 1041.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1926.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1238 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1147 instances
  FDE => FDRE: 91 instances

Synth Design complete, checksum: f7b33234
INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:10 . Memory (MB): peak = 1926.367 ; gain = 1494.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1/design_1_dma_master_test_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1926.367 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1926.367 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1926.367 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_dma_master_test_0_0, cache-ID = 4c4236ec8001d655
INFO: [Coretcl 2-1174] Renamed 3677 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joseph/Desktop/vivado-design/vivado-design.runs/design_1_dma_master_test_0_0_synth_1/design_1_dma_master_test_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1926.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_dma_master_test_0_0_utilization_synth.rpt -pb design_1_dma_master_test_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1926.367 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1926.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  3 12:09:59 2023...
