\hypertarget{structAIPS__Type}{}\section{A\+I\+P\+S\+\_\+\+Type Struct Reference}
\label{structAIPS__Type}\index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_ae9d17ee3a5debdbbdd6f8e6f90eb6466}{M\+P\+RA}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}\hypertarget{structAIPS__Type_a4aeb501f40bb462c41f8ccf4992de3c2}{}\label{structAIPS__Type_a4aeb501f40bb462c41f8ccf4992de3c2}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a2c39e8dbbb58b9ad0caa11934c0c9fa2}{P\+A\+C\+RA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a09845073faa73e743dcb3a4f47a51b19}{P\+A\+C\+RB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a0df98dbca629285b81f2665f24de313c}{P\+A\+C\+RC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_aace64c8c28f2e8b815bdc2db2d004799}{P\+A\+C\+RD}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}16\mbox{]}\hypertarget{structAIPS__Type_abb3737fee54ffb6fea75fc248db3086f}{}\label{structAIPS__Type_abb3737fee54ffb6fea75fc248db3086f}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a6203ae75850730edcf4ce96ba5d97672}{P\+A\+C\+RE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_aafe60ca170ac633afa017287e6009d1d}{P\+A\+C\+RF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a06a568198bd9ec01495df5d5a9ecc2c5}{P\+A\+C\+RG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a932a66c872893772bf884aece2867126}{P\+A\+C\+RH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a09b41fa8373356bab7e32e66d9772e3d}{P\+A\+C\+RI}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a177b71722ac449eb724387d15e9c9536}{P\+A\+C\+RJ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a32a3be6292304835d8ebc3a74909f275}{P\+A\+C\+RK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_ab37888e4e8a9b76c34a8e6dbfef2d89f}{P\+A\+C\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_ae4e1fbc91c664da96edc30629678e262}{P\+A\+C\+RM}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a8f4630b83e550df92ac62bec4afd02c3}{P\+A\+C\+RN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a9f991cdcc91884075eec4a214e4d3207}{P\+A\+C\+RO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_aa1979343c5ff683d3cae246129c8eb56}{P\+A\+C\+RP}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}16\mbox{]}\hypertarget{structAIPS__Type_ab56139fc8a4569bcfc92064e3e16e1f6}{}\label{structAIPS__Type_ab56139fc8a4569bcfc92064e3e16e1f6}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structAIPS__Type_a9e7f79c14ce825edd6aeb4bb2af2e2ea}{P\+A\+C\+RU}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+I\+PS -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!M\+P\+RA@{M\+P\+RA}}
\index{M\+P\+RA@{M\+P\+RA}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+P\+RA}{MPRA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+M\+P\+RA}\hypertarget{structAIPS__Type_ae9d17ee3a5debdbbdd6f8e6f90eb6466}{}\label{structAIPS__Type_ae9d17ee3a5debdbbdd6f8e6f90eb6466}
Master Privilege Register A, offset\+: 0x0 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RA@{P\+A\+C\+RA}}
\index{P\+A\+C\+RA@{P\+A\+C\+RA}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RA}{PACRA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RA}\hypertarget{structAIPS__Type_a2c39e8dbbb58b9ad0caa11934c0c9fa2}{}\label{structAIPS__Type_a2c39e8dbbb58b9ad0caa11934c0c9fa2}
Peripheral Access Control Register, offset\+: 0x20 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RB@{P\+A\+C\+RB}}
\index{P\+A\+C\+RB@{P\+A\+C\+RB}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RB}{PACRB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RB}\hypertarget{structAIPS__Type_a09845073faa73e743dcb3a4f47a51b19}{}\label{structAIPS__Type_a09845073faa73e743dcb3a4f47a51b19}
Peripheral Access Control Register, offset\+: 0x24 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RC@{P\+A\+C\+RC}}
\index{P\+A\+C\+RC@{P\+A\+C\+RC}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RC}{PACRC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RC}\hypertarget{structAIPS__Type_a0df98dbca629285b81f2665f24de313c}{}\label{structAIPS__Type_a0df98dbca629285b81f2665f24de313c}
Peripheral Access Control Register, offset\+: 0x28 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RD@{P\+A\+C\+RD}}
\index{P\+A\+C\+RD@{P\+A\+C\+RD}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RD}{PACRD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RD}\hypertarget{structAIPS__Type_aace64c8c28f2e8b815bdc2db2d004799}{}\label{structAIPS__Type_aace64c8c28f2e8b815bdc2db2d004799}
Peripheral Access Control Register, offset\+: 0x2C \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RE@{P\+A\+C\+RE}}
\index{P\+A\+C\+RE@{P\+A\+C\+RE}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RE}{PACRE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RE}\hypertarget{structAIPS__Type_a6203ae75850730edcf4ce96ba5d97672}{}\label{structAIPS__Type_a6203ae75850730edcf4ce96ba5d97672}
Peripheral Access Control Register, offset\+: 0x40 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RF@{P\+A\+C\+RF}}
\index{P\+A\+C\+RF@{P\+A\+C\+RF}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RF}{PACRF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RF}\hypertarget{structAIPS__Type_aafe60ca170ac633afa017287e6009d1d}{}\label{structAIPS__Type_aafe60ca170ac633afa017287e6009d1d}
Peripheral Access Control Register, offset\+: 0x44 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RG@{P\+A\+C\+RG}}
\index{P\+A\+C\+RG@{P\+A\+C\+RG}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RG}{PACRG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RG}\hypertarget{structAIPS__Type_a06a568198bd9ec01495df5d5a9ecc2c5}{}\label{structAIPS__Type_a06a568198bd9ec01495df5d5a9ecc2c5}
Peripheral Access Control Register, offset\+: 0x48 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RH@{P\+A\+C\+RH}}
\index{P\+A\+C\+RH@{P\+A\+C\+RH}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RH}{PACRH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RH}\hypertarget{structAIPS__Type_a932a66c872893772bf884aece2867126}{}\label{structAIPS__Type_a932a66c872893772bf884aece2867126}
Peripheral Access Control Register, offset\+: 0x4C \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RI@{P\+A\+C\+RI}}
\index{P\+A\+C\+RI@{P\+A\+C\+RI}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RI}{PACRI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RI}\hypertarget{structAIPS__Type_a09b41fa8373356bab7e32e66d9772e3d}{}\label{structAIPS__Type_a09b41fa8373356bab7e32e66d9772e3d}
Peripheral Access Control Register, offset\+: 0x50 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RJ@{P\+A\+C\+RJ}}
\index{P\+A\+C\+RJ@{P\+A\+C\+RJ}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RJ}{PACRJ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RJ}\hypertarget{structAIPS__Type_a177b71722ac449eb724387d15e9c9536}{}\label{structAIPS__Type_a177b71722ac449eb724387d15e9c9536}
Peripheral Access Control Register, offset\+: 0x54 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RK@{P\+A\+C\+RK}}
\index{P\+A\+C\+RK@{P\+A\+C\+RK}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RK}{PACRK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RK}\hypertarget{structAIPS__Type_a32a3be6292304835d8ebc3a74909f275}{}\label{structAIPS__Type_a32a3be6292304835d8ebc3a74909f275}
Peripheral Access Control Register, offset\+: 0x58 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RL@{P\+A\+C\+RL}}
\index{P\+A\+C\+RL@{P\+A\+C\+RL}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RL}{PACRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RL}\hypertarget{structAIPS__Type_ab37888e4e8a9b76c34a8e6dbfef2d89f}{}\label{structAIPS__Type_ab37888e4e8a9b76c34a8e6dbfef2d89f}
Peripheral Access Control Register, offset\+: 0x5C \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RM@{P\+A\+C\+RM}}
\index{P\+A\+C\+RM@{P\+A\+C\+RM}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RM}{PACRM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RM}\hypertarget{structAIPS__Type_ae4e1fbc91c664da96edc30629678e262}{}\label{structAIPS__Type_ae4e1fbc91c664da96edc30629678e262}
Peripheral Access Control Register, offset\+: 0x60 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RN@{P\+A\+C\+RN}}
\index{P\+A\+C\+RN@{P\+A\+C\+RN}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RN}{PACRN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RN}\hypertarget{structAIPS__Type_a8f4630b83e550df92ac62bec4afd02c3}{}\label{structAIPS__Type_a8f4630b83e550df92ac62bec4afd02c3}
Peripheral Access Control Register, offset\+: 0x64 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RO@{P\+A\+C\+RO}}
\index{P\+A\+C\+RO@{P\+A\+C\+RO}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RO}{PACRO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RO}\hypertarget{structAIPS__Type_a9f991cdcc91884075eec4a214e4d3207}{}\label{structAIPS__Type_a9f991cdcc91884075eec4a214e4d3207}
Peripheral Access Control Register, offset\+: 0x68 \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RP@{P\+A\+C\+RP}}
\index{P\+A\+C\+RP@{P\+A\+C\+RP}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RP}{PACRP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RP}\hypertarget{structAIPS__Type_aa1979343c5ff683d3cae246129c8eb56}{}\label{structAIPS__Type_aa1979343c5ff683d3cae246129c8eb56}
Peripheral Access Control Register, offset\+: 0x6C \index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}!P\+A\+C\+RU@{P\+A\+C\+RU}}
\index{P\+A\+C\+RU@{P\+A\+C\+RU}!A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RU}{PACRU}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+P\+S\+\_\+\+Type\+::\+P\+A\+C\+RU}\hypertarget{structAIPS__Type_a9e7f79c14ce825edd6aeb4bb2af2e2ea}{}\label{structAIPS__Type_a9e7f79c14ce825edd6aeb4bb2af2e2ea}
Peripheral Access Control Register, offset\+: 0x80 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
