{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462404434991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462404434991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:27:14 2016 " "Processing started: Wed May 04 20:27:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462404434991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1462404434991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1462404434991 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1462404435401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_50mhz_pll_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_50mhz_pll_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_50MHZ_PLL_TB-test " "Found design unit 1: DF_50MHZ_PLL_TB-test" {  } { { "DF_50MHZ_PLL_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ_PLL_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449172 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_50MHZ_PLL_TB " "Found entity 1: DF_50MHZ_PLL_TB" {  } { { "DF_50MHZ_PLL_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ_PLL_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX_7SEG-DECOD " "Found design unit 1: DEC_HEX_7SEG-DECOD" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DEC_HEX_7SEG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449173 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX_7SEG " "Found entity 1: DEC_HEX_7SEG" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DEC_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4_updown_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4_updown_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT4_UPDOWN_TB-tb " "Found design unit 1: CONT4_UPDOWN_TB-tb" {  } { { "CONT4_UPDOWN_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT4_UPDOWN_TB " "Found entity 1: CONT4_UPDOWN_TB" {  } { { "CONT4_UPDOWN_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-flow " "Found design unit 1: FF_D-flow" {  } { { "FF_D.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/FF_D.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/FF_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_4-shift " "Found design unit 1: LFSR_4-shift" {  } { { "LFSR_4.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_4 " "Found entity 1: LFSR_4" {  } { { "LFSR_4.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_4_TB-test " "Found design unit 1: LFSR_4_TB-test" {  } { { "LFSR_4_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_4_TB " "Found entity 1: LFSR_4_TB" {  } { { "LFSR_4_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT4_UPDOWN-beh " "Found design unit 1: CONT4_UPDOWN-beh" {  } { { "CONT4_UPDOWN.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT4_UPDOWN " "Found entity 1: CONT4_UPDOWN" {  } { { "CONT4_UPDOWN.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_50mhz_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_50mhz_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_50MHZ_PLL-beh " "Found design unit 1: DF_50MHZ_PLL-beh" {  } { { "DF_50MHZ_PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ_PLL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_50MHZ_PLL " "Found entity 1: DF_50MHZ_PLL" {  } { { "DF_50MHZ_PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ_PLL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/PLL/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/PLL/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_50MHZ-beh " "Found design unit 1: DF_50MHZ-beh" {  } { { "DF_50MHZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449185 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_50MHZ " "Found entity 1: DF_50MHZ" {  } { { "DF_50MHZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_50mhz_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_50mhz_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_50MHZ_TB-test " "Found design unit 1: DF_50MHZ_TB-test" {  } { { "DF_50MHZ_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449185 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_50MHZ_TB " "Found entity 1: DF_50MHZ_TB" {  } { { "DF_50MHZ_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462404449185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462404449185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DF_50MHZ " "Elaborating entity \"DF_50MHZ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1462404449215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_HEX_7SEG DEC_HEX_7SEG:DEC1 " "Elaborating entity \"DEC_HEX_7SEG\" for hierarchy \"DEC_HEX_7SEG:DEC1\"" {  } { { "DF_50MHZ.vhd" "DEC1" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_50MHZ.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462404449345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462404449568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:27:29 2016 " "Processing ended: Wed May 04 20:27:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462404449568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462404449568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462404449568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1462404449568 ""}
