<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LR1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_BEH_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LR1_DNF.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LR1_DNF.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="LR1_DNF.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LR1_DNF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LR1_DNF.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LR1_DNF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LR1_DNF.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LR1_DNF.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LR1_DNF.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LR1_DNF.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LR1_DNF.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_DNF.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LR1_DNF.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LR1_DNF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LR1_DNF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LR1_DNF.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LR1_DNF.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LR1_DNF.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LR1_DNF.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LR1_DNF.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LR1_DNF.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LR1_DNF.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LR1_DNF_LR1_DNF_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_DNF_LR1_DNF_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_DNF_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LR1_DNF_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LR1_DNF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LR1_DNF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LR1_DNF_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LR1_DNF_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LR1_DNF_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LR1_DNF_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LR1_DNF_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_DNF_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_DNF_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LR1_DNF_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LR1_DNF_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_DNF_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LR1_DNF_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LR1_DNF_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LR1_DNF_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_DNF_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LR1_KNF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LR1_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LR1_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LR1_TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LR1_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LR1_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LR1_TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LR1_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LR1_TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LR1_TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LR1_TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LR1_TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LR1_TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LR1_TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LR1_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LR1_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LR1_TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LR1_TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LR1_TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LR1_TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LR1_TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LR1_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LR1_TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LR1_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LR1_TOP_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LR1_TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LR1_TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LR1_TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LR1_TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LR1_TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LR1_TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_TOP_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR1_TOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LR1_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LR1_TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LR1_TOP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR1_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lr1_dnf.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lr1_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lr1_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lr1_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/LR1_TOP_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/LR1_TOP_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1474212546" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1474212546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475424111" xil_pn:in_ck="4421434098426570847" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1475424111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_BEH.v"/>
      <outfile xil_pn:name="LR1_KNF.v"/>
      <outfile xil_pn:name="LR1_TB.v"/>
      <outfile xil_pn:name="LR1_TOP.v"/>
    </transform>
    <transform xil_pn:end_ts="1475422136" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2098888284900285883" xil_pn:start_ts="1475422136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475481373" xil_pn:in_ck="120278798332613618" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1196577813083510873" xil_pn:start_ts="1475481371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_DNF.vf"/>
    </transform>
    <transform xil_pn:end_ts="1474219329" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3532456580555421986" xil_pn:start_ts="1474219329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475481373" xil_pn:in_ck="6808601487264980047" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1475481373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_BEH.v"/>
      <outfile xil_pn:name="LR1_DNF.vf"/>
      <outfile xil_pn:name="LR1_KNF.v"/>
      <outfile xil_pn:name="LR1_TB.v"/>
      <outfile xil_pn:name="LR1_TOP.v"/>
    </transform>
    <transform xil_pn:end_ts="1476483126" xil_pn:in_ck="6808601487264980047" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4318104841774395077" xil_pn:start_ts="1476483115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LR1_TB_beh.prj"/>
      <outfile xil_pn:name="LR1_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476483126" xil_pn:in_ck="2902194921784605248" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3516409587640345480" xil_pn:start_ts="1476483126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LR1_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1474212563" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1474212563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475481725" xil_pn:in_ck="120278798332613618" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2872931888090884118" xil_pn:start_ts="1475481723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_DNF.vf"/>
    </transform>
    <transform xil_pn:end_ts="1474272489" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3532456580555421986" xil_pn:start_ts="1474272489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474212565" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1474212565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474272489" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6570969031700560376" xil_pn:start_ts="1474272489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474212565" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1474212565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474272489" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7249115496755163176" xil_pn:start_ts="1474272489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475481744" xil_pn:in_ck="5480101973818667783" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4255673251899722075" xil_pn:start_ts="1475481725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LR1_DNF.ngr"/>
      <outfile xil_pn:name="LR1_TOP.lso"/>
      <outfile xil_pn:name="LR1_TOP.ngc"/>
      <outfile xil_pn:name="LR1_TOP.ngr"/>
      <outfile xil_pn:name="LR1_TOP.prj"/>
      <outfile xil_pn:name="LR1_TOP.stx"/>
      <outfile xil_pn:name="LR1_TOP.syr"/>
      <outfile xil_pn:name="LR1_TOP.xst"/>
      <outfile xil_pn:name="LR1_TOP_stx_beh.prj"/>
      <outfile xil_pn:name="LR1_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1475481744" xil_pn:in_ck="120278819047097901" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981231367419555" xil_pn:start_ts="1475481744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475481756" xil_pn:in_ck="5560464426101209312" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5799472514105246063" xil_pn:start_ts="1475481744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_TOP.bld"/>
      <outfile xil_pn:name="LR1_TOP.ngd"/>
      <outfile xil_pn:name="LR1_TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475481792" xil_pn:in_ck="-1617353140349274878" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1475481756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LR1_TOP.pcf"/>
      <outfile xil_pn:name="LR1_TOP_map.map"/>
      <outfile xil_pn:name="LR1_TOP_map.mrp"/>
      <outfile xil_pn:name="LR1_TOP_map.ncd"/>
      <outfile xil_pn:name="LR1_TOP_map.ngm"/>
      <outfile xil_pn:name="LR1_TOP_map.xrpt"/>
      <outfile xil_pn:name="LR1_TOP_summary.xml"/>
      <outfile xil_pn:name="LR1_TOP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475481827" xil_pn:in_ck="-3457091498583248172" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1475481792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_TOP.ncd"/>
      <outfile xil_pn:name="LR1_TOP.pad"/>
      <outfile xil_pn:name="LR1_TOP.par"/>
      <outfile xil_pn:name="LR1_TOP.ptwx"/>
      <outfile xil_pn:name="LR1_TOP.unroutes"/>
      <outfile xil_pn:name="LR1_TOP.xpi"/>
      <outfile xil_pn:name="LR1_TOP_pad.csv"/>
      <outfile xil_pn:name="LR1_TOP_pad.txt"/>
      <outfile xil_pn:name="LR1_TOP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475481858" xil_pn:in_ck="6577450633093466989" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1475481827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LR1_TOP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lr1_top.bgn"/>
      <outfile xil_pn:name="lr1_top.bit"/>
      <outfile xil_pn:name="lr1_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1475481993" xil_pn:in_ck="170774556693659342" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1475481991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1475481827" xil_pn:in_ck="5070617871927505786" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1475481813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR1_TOP.twr"/>
      <outfile xil_pn:name="LR1_TOP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1474273917" xil_pn:in_ck="-5197735380804144651" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1474273916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1474272897" xil_pn:in_ck="-5248277487317871469" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="3593146057659385525" xil_pn:start_ts="1474272894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/LR1_TOP_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/LR1_TOP_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
