<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>108</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_4 (SLICE_X35Y80.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.563</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>4.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>4.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.594</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>4.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.629</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>4.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>4.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_5 (SLICE_X35Y80.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.563</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_5</twDest><twTotPathDel>4.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_5</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>4.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.594</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_5</twDest><twTotPathDel>4.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_5</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.629</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_5</twDest><twTotPathDel>4.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_5</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>4.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_6 (SLICE_X35Y81.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.563</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>4.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>4.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.594</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>4.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.629</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>4.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>4.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X35Y79.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.406</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>1.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y79.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y79.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;2&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;2&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>1.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_6 (SLICE_X35Y81.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.470</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>1.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;6&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;6&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>1.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X35Y78.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.474</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>1.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y78.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/Mcount_tik1_lut&lt;0&gt;_INV_0</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;0&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tdcmpfx" slack="12.558" period="15.625" constraintValue="15.625" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;</twConstName><twItemCnt>3740</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>402</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.632</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/start (SLICE_X32Y11.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.684</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>6.316</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X28Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.334</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>4.295</twRouteDel><twTotDel>6.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.386</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_0</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>5.611</twTotPathDel><twClkSkew dest = "0.004" src = "0.007">0.003</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_0</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X33Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/start_or000014</twComp><twBEL>XLXI_318/start_or0000141</twBEL><twBEL>XLXI_318/start_or000014_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>XLXI_318/start_or000014</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.858</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>5.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.536</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_1</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>5.461</twTotPathDel><twClkSkew dest = "0.004" src = "0.007">0.003</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_1</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X33Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>XLXI_318/sch_adr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/start_or000014</twComp><twBEL>XLXI_318/start_or0000141</twBEL><twBEL>XLXI_318/start_or000014_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>XLXI_318/start_or000014</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.855</twLogDel><twRouteDel>2.606</twRouteDel><twTotDel>5.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/w_reg (SLICE_X7Y1.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.239</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_4</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>5.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_4</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X33Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;4&gt;</twComp><twBEL>XLXI_318/sch_adr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>XLXI_318/sch_adr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y3.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.897</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>5.761</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_514</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.272</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_3</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>5.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>XLXI_318/sch_adr_3</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X33Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp><twBEL>XLXI_318/sch_adr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>XLXI_318/sch_adr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y3.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.894</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>5.728</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_514</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.307</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_8</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>5.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_8</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X33Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;8&gt;</twComp><twBEL>XLXI_318/sch_adr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>XLXI_318/sch_adr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y3.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.648</twLogDel><twRouteDel>3.045</twRouteDel><twTotDel>5.693</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_514</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/flag_z (SLICE_X37Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.115</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/flag_z</twDest><twTotPathDel>4.885</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/flag_z</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X28Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.524</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>3.524</twRouteDel><twTotDel>4.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_1 (SLICE_X33Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.844</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_0</twSrc><twDest BELType="FF">XLXI_318/fs_fr_1</twDest><twTotPathDel>0.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_0</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X33Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.355</twDelInfo><twComp>XLXI_318/fs_fr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_0 (SLICE_X33Y8.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.950</twSlack><twSrc BELType="FF">XLXI_318/flag_z</twSrc><twDest BELType="FF">XLXI_318/sch_adr_0</twDest><twTotPathDel>0.955</twTotPathDel><twClkSkew dest = "0.116" src = "0.111">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/flag_z</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X37Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.475</twDelInfo><twComp>XLXI_318/flag_z</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y8.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_0</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_1 (SLICE_X33Y8.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.950</twSlack><twSrc BELType="FF">XLXI_318/flag_z</twSrc><twDest BELType="FF">XLXI_318/sch_adr_1</twDest><twTotPathDel>0.955</twTotPathDel><twClkSkew dest = "0.116" src = "0.111">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/flag_z</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X37Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.475</twDelInfo><twComp>XLXI_318/flag_z</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y8.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_514</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_318/data_reg&lt;1&gt;/CLK" logResource="XLXI_318/data_reg_1/CK" locationPin="SLICE_X2Y61.CLK" clockNet="XLXN_514"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Tch" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_318/data_reg&lt;1&gt;/CLK" logResource="XLXI_318/data_reg_1/CK" locationPin="SLICE_X2Y61.CLK" clockNet="XLXN_514"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_318/data_reg&lt;1&gt;/CLK" logResource="XLXI_318/data_reg_0/CK" locationPin="SLICE_X2Y61.CLK" clockNet="XLXN_514"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;</twConstName><twItemCnt>8826</twItemCnt><twErrCntSetup>90</twErrCntSetup><twErrCntEndPt>90</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>690</twEndPtCnt><twPathErrCnt>108</twPathErrCnt><twMinPer>80.400</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="6" sType="EndPoint">Paths for end point XLXI_220/crc_7 (SLICE_X3Y8.CIN), 18 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.900</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.535</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>5.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.810</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>4.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.432</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>4.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.686</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB9</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>XLXN_517&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;3&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.292</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="4" sType="EndPoint">Paths for end point XLXI_220/crc_5 (SLICE_X3Y7.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.797</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>4.922</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.432</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>4.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.707</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>4.832</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>4.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.583</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>4.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB9</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>XLXN_517&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;3&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.189</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>4.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="2" sType="EndPoint">Paths for end point XLXI_220/crc_3 (SLICE_X3Y6.CIN), 6 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.694</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>4.819</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>4.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.456</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>4.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="171.875">XLXN_697</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>4.189</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>4.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="175.000">XLXN_698</twDestClk><twPctLog>91.4</twPctLog><twPctRoute>8.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.334</twSlack><twSrc BELType="FF">XLXI_220/crc_1</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew dest = "0.010" src = "0.012">0.002</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_220/crc_1</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_698</twSrcClk><twPathDel><twSite>SLICE_X3Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/crc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>XLXI_220/crc&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>1.410</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_1 (SLICE_X21Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">XLXI_222/tick_0</twSrc><twDest BELType="FF">XLXI_222/tick_1</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/tick_0</twSrc><twDest BELType='FF'>XLXI_222/tick_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twSrcClk><twPathDel><twSite>SLICE_X21Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>XLXI_222/tick&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_2 (SLICE_X20Y20.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">XLXI_222/tick_1</twSrc><twDest BELType="FF">XLXI_222/tick_2</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/tick_1</twSrc><twDest BELType='FF'>XLXI_222/tick_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twSrcClk><twPathDel><twSite>SLICE_X21Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_222/tick&lt;2&gt;</twComp><twBEL>XLXI_222/tick_2</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/d_code_3 (SLICE_X18Y15.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.151</twSlack><twSrc BELType="FF">XLXI_222/flag1</twSrc><twDest BELType="FF">XLXI_222/d_code_3</twDest><twTotPathDel>1.150</twTotPathDel><twClkSkew dest = "0.062" src = "0.063">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/flag1</twSrc><twDest BELType='FF'>XLXI_222/d_code_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twSrcClk><twPathDel><twSite>SLICE_X16Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_222/flag1</twComp><twBEL>XLXI_222/flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twFalling">0.625</twDelInfo><twComp>XLXI_222/flag1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y15.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_222/d_code&lt;3&gt;</twComp><twBEL>XLXI_222/d_code_3</twBEL></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>0.625</twRouteDel><twTotDel>1.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_698</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_222/data_len&lt;1&gt;/CLK" logResource="XLXI_222/data_len_1/CK" locationPin="SLICE_X2Y40.CLK" clockNet="XLXN_698"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tch" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_222/data_len&lt;1&gt;/CLK" logResource="XLXI_222/data_len_1/CK" locationPin="SLICE_X2Y40.CLK" clockNet="XLXN_698"/><twPinLimit anchorID="90" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_222/data_len&lt;0&gt;/CLK" logResource="XLXI_222/data_len_0/CK" locationPin="SLICE_X2Y39.CLK" clockNet="XLXN_698"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;</twConstName><twItemCnt>22046</twItemCnt><twErrCntSetup>150</twErrCntSetup><twErrCntEndPt>150</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2183</twEndPtCnt><twPathErrCnt>828</twPathErrCnt><twMinPer>33.735</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y0.WEA), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.622</twSlack><twSrc BELType="FF">XLXI_318/w_reg</twSrc><twDest BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>2.384</twTotPathDel><twClkSkew dest = "1.976" src = "6.339">4.363</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/w_reg</twSrc><twDest BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X7Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>XLXI_318/w_reg</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>1.601</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>2.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y0.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.219</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_n_6</twSrc><twDest BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>1.967</twTotPathDel><twClkSkew dest = "1.976" src = "6.353">4.377</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_318/sch_adr_n_6</twSrc><twDest BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X5Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr_n&lt;7&gt;</twComp><twBEL>XLXI_318/sch_adr_n_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>XLXI_318/sch_adr_n&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>1.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y0.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.176</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_n_7</twSrc><twDest BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>1.924</twTotPathDel><twClkSkew dest = "1.976" src = "6.353">4.377</twClkSkew><twDelConst>3.125</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_318/sch_adr_n_7</twSrc><twDest BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X5Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr_n&lt;7&gt;</twComp><twBEL>XLXI_318/sch_adr_n_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>XLXI_318/sch_adr_n&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>1.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tick1_1 (SLICE_X48Y49.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.910</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/tick1_1</twDest><twTotPathDel>0.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/tick1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X48Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y49.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_1 (SLICE_X44Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.923</twSlack><twSrc BELType="FF">XLXI_12/r_sync_0</twSrc><twDest BELType="FF">XLXI_12/r_sync_1</twDest><twTotPathDel>0.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/r_sync_0</twSrc><twDest BELType='FF'>XLXI_12/r_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X44Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>XLXI_12/r_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y5.ADDRB5), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.965</twSlack><twSrc BELType="FF">XLXI_300/sch_tobm_0</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>1.008</twTotPathDel><twClkSkew dest = "0.065" src = "0.022">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_300/sch_tobm_0</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X17Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.711</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.114</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.297</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>1.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="104"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="105" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X31Y13.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X31Y13.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="107" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_1/SR" locationPin="SLICE_X31Y13.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.585</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X33Y66.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn anchorID="110" twDataPathType="twDataPathMaxDelay"><twSlack>44.415</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>3.661</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">7.384</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>7.384</twRouteDel><twTotDel>9.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.406</twRouteDel><twTotDel>3.661</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X44Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstOffIn anchorID="112" twDataPathType="twDataPathMaxDelay"><twSlack>44.577</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.001</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">3.543</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.881</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>5.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>251</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.911</twLogDel><twRouteDel>0.912</twRouteDel><twTotDel>0.001</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X33Y66.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffIn anchorID="114" twDataPathType="twDataPathMinDelay"><twSlack>2.078</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>5.268</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.907</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>5.907</twRouteDel><twTotDel>7.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.067</twRouteDel><twTotDel>5.268</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X44Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffIn anchorID="116" twDataPathType="twDataPathMinDelay"><twSlack>3.411</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.877</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.834</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>251</twFanCnt><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.256</twLogDel><twRouteDel>1.133</twRouteDel><twTotDel>0.877</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="117" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>11.959</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_0 (SLICE_X2Y61.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstOffIn anchorID="119" twDataPathType="twDataPathMaxDelay"><twSlack>38.041</twSlack><twSrc BELType="PAD">data_ppi&lt;0&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_0</twDest><twClkDel>3.671</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;0&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;0&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P205.PAD</twSrcSite><twPathDel><twSite>P205.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;0&gt;</twComp><twBEL>data_ppi&lt;0&gt;</twBEL><twBEL>XLXI_72/I_36_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">13.749</twDelInfo><twComp>XLXN_206&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_0</twBEL></twPathDel><twLogDel>1.881</twLogDel><twRouteDel>13.749</twRouteDel><twTotDel>15.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.416</twRouteDel><twTotDel>3.671</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_1 (SLICE_X2Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffIn anchorID="121" twDataPathType="twDataPathMaxDelay"><twSlack>39.803</twSlack><twSrc BELType="PAD">data_ppi&lt;1&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_1</twDest><twClkDel>3.671</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;1&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;1&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P203.PAD</twSrcSite><twPathDel><twSite>P203.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;1&gt;</twComp><twBEL>data_ppi&lt;1&gt;</twBEL><twBEL>XLXI_72/I_36_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">12.007</twDelInfo><twComp>XLXN_206&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>12.007</twRouteDel><twTotDel>13.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.416</twRouteDel><twTotDel>3.671</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_5 (SLICE_X12Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffIn anchorID="123" twDataPathType="twDataPathMaxDelay"><twSlack>40.919</twSlack><twSrc BELType="PAD">data_ppi&lt;5&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_5</twDest><twClkDel>3.655</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;5&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;5&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;5&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P197.PAD</twSrcSite><twPathDel><twSite>P197.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;5&gt;</twComp><twBEL>data_ppi&lt;5&gt;</twBEL><twBEL>XLXI_72/I_36_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">10.875</twDelInfo><twComp>XLXN_206&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>XLXI_318/data_reg&lt;5&gt;</twComp><twBEL>XLXI_318/data_reg_5</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>10.875</twRouteDel><twTotDel>12.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>3.655</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_6 (SLICE_X12Y49.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn anchorID="125" twDataPathType="twDataPathMinDelay"><twSlack>2.754</twSlack><twSrc BELType="PAD">data_ppi&lt;6&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_6</twDest><twClkDel>5.263</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;7&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;6&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;6&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P196.PAD</twSrcSite><twPathDel><twSite>P196.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;6&gt;</twComp><twBEL>data_ppi&lt;6&gt;</twBEL><twBEL>XLXI_72/I_36_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">6.563</twDelInfo><twComp>XLXN_206&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_318/data_reg&lt;7&gt;</twComp><twBEL>XLXI_318/data_reg_6</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>6.563</twRouteDel><twTotDel>8.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.062</twRouteDel><twTotDel>5.263</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_4 (SLICE_X12Y52.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstOffIn anchorID="127" twDataPathType="twDataPathMinDelay"><twSlack>3.313</twSlack><twSrc BELType="PAD">data_ppi&lt;4&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_4</twDest><twClkDel>5.261</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;5&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;4&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;4&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P199.PAD</twSrcSite><twPathDel><twSite>P199.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;4&gt;</twComp><twBEL>data_ppi&lt;4&gt;</twBEL><twBEL>XLXI_72/I_36_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">7.120</twDelInfo><twComp>XLXN_206&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_318/data_reg&lt;5&gt;</twComp><twBEL>XLXI_318/data_reg_4</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>7.120</twRouteDel><twTotDel>8.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.060</twRouteDel><twTotDel>5.261</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_7 (SLICE_X12Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstOffIn anchorID="129" twDataPathType="twDataPathMinDelay"><twSlack>3.950</twSlack><twSrc BELType="PAD">data_ppi&lt;7&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_7</twDest><twClkDel>5.263</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;7&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;7&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;7&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>P193.PAD</twSrcSite><twPathDel><twSite>P193.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;7&gt;</twComp><twBEL>data_ppi&lt;7&gt;</twBEL><twBEL>XLXI_72/I_36_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">7.775</twDelInfo><twComp>XLXN_206&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>XLXI_318/data_reg&lt;7&gt;</twComp><twBEL>XLXI_318/data_reg_7</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>9.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>XLXN_514</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.062</twRouteDel><twTotDel>5.263</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="130"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="107.952" errors="0" errorRollup="240" items="108" itemsRollup="34612"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK0_BUF" fullName="TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="12.632" actualRollup="N/A" errors="0" errorRollup="0" items="3740" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="80.400" actualRollup="N/A" errors="90" errorRollup="0" items="8826" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="33.735" actualRollup="N/A" errors="150" errorRollup="0" items="22046" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="131">2</twUnmetConstCnt><twDataSheet anchorID="132" twNameLen="15"><twSUH2ClkList anchorID="133" twDestWidth="13" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>T_5MIN_sinhro</twSrc><twSUHTime twInternalClk ="XLXN_697" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.423</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.411</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.959</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-7.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-5.763</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.408</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.877</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_514" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.923</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.950</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="134" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>11.766</twRiseRise><twFallRise>6.747</twFallRise><twRiseFall>5.761</twRiseFall><twFallFall>1.684</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="135" twDestWidth="13" twWorstWindow="3.507" twWorstSetup="5.585" twWorstHold="-2.078" twWorstSetupSlack="44.415" twWorstHoldSlack="2.078" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>T_5MIN_sinhro</twSrc><twSUHSlackTime twSetupSlack = "44.577" twHoldSlack = "3.411" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.423</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.411</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "44.415" twHoldSlack = "2.078" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.078</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="136" twDestWidth="11" twWorstWindow="9.205" twWorstSetup="11.959" twWorstHold="-2.754" twWorstSetupSlack="38.041" twWorstHoldSlack="2.754" ><twConstName>TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "38.041" twHoldSlack = "7.173" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.959</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-7.173</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "39.803" twHoldSlack = "5.763" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-5.763</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "41.899" twHoldSlack = "4.094" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.094</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "41.506" twHoldSlack = "4.408" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.408</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "42.874" twHoldSlack = "3.313" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.313</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "40.919" twHoldSlack = "4.877" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.877</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "43.572" twHoldSlack = "2.754" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.754</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "42.077" twHoldSlack = "3.950" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.923</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.950</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="137"><twErrCnt>240</twErrCnt><twScore>229759</twScore><twSetupScore>229759</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>34730</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4937</twConnCnt></twConstCov><twStats anchorID="138"><twMinPer>80.400</twMinPer><twFootnote number="1" /><twMaxFreq>12.438</twMaxFreq><twMinInBeforeClk>11.959</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 08 12:48:57 2013 </twTimestamp></twFoot><twClientInfo anchorID="139"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 192 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
