---
layout: page
title: MIPS CPU
description: Couyrseork for 2nd year module ELEC50010 - Instruction Architectures and Compilers
img: assets/img/mips.jpeg
importance: 2
category: Digital Hardware
---

The project was done in a group of 6. The project involved designing a MIPS1 CPU architecture in Verilog that interfaces with an Avalon bus. In addition to the RTL, we wrote a testbench with unit-tests for MIPS1 instructions in Verilog that can be used to tesbench any MIPS1 CPU.


<div class="row">
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.html path="assets/img/mips.jpeg" title="example image" class="img-fluid rounded z-depth-1" %}
    </div>
</div>


The respository with the code can be found [here](https://github.com/krishagrawal112/MIPS1-CPU).

