{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732835611749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732835611750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 18:13:31 2024 " "Processing started: Thu Nov 28 18:13:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732835611750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835611750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835611750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732835612299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732835612299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "rtl/dataMemory.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_idle TX_IDLE serial_comm.v(20) " "Verilog HDL Declaration information at serial_comm.v(20): object \"tx_idle\" differs only in case from object \"TX_IDLE\" in the same scope" {  } { { "rtl/serial_comm.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/serial_comm.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732835624922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial_comm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serial_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_comm " "Found entity 1: serial_comm" {  } { { "rtl/serial_comm.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/serial_comm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ascii_to_bits_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ascii_to_bits_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bits_converter " "Found entity 1: ascii_to_bits_converter" {  } { { "rtl/ascii_to_bits_converter.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/ascii_to_bits_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "rtl/registerFile.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionDecoder.v(235) " "Verilog HDL information at instructionDecoder.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionDecoder.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732835624935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624936 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/controlUnit.v " "Can't analyze file -- file rtl/controlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732835624940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlALU " "Found entity 1: controlALU" {  } { { "rtl/controlALU.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/controlALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "rtl/instructionFetch.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionload.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionload.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoad " "Found entity 1: instructionLoad" {  } { { "rtl/instructionLoad.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionLoad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "output_files/vga_controller.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/output_files/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" vga_display.vhd(1) " "VHDL syntax error at vga_display.vhd(1) near text \"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ vga_display.vhd(42) " "VHDL syntax error at vga_display.vhd(42) near text \{" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} vga_display.vhd(42) " "VHDL syntax error at vga_display.vhd(42) near text \}" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ vga_display.vhd(63) " "VHDL syntax error at vga_display.vhd(63) near text @" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(74) " "VHDL syntax error at vga_display.vhd(74) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(78) " "VHDL syntax error at vga_display.vhd(78) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(79) " "VHDL syntax error at vga_display.vhd(79) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(80) " "VHDL syntax error at vga_display.vhd(80) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(83) " "VHDL syntax error at vga_display.vhd(83) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(84) " "VHDL syntax error at vga_display.vhd(84) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(85) " "VHDL syntax error at vga_display.vhd(85) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_display.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/vga_display.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" text_writer.vhd(1) " "VHDL syntax error at text_writer.vhd(1) near text \"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "# text_writer.vhd(1) " "VHDL syntax error at text_writer.vhd(1) near text #" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ text_writer.vhd(32) " "VHDL syntax error at text_writer.vhd(32) near text @" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(82) " "VHDL syntax error at text_writer.vhd(82) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(83) " "VHDL syntax error at text_writer.vhd(83) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(84) " "VHDL syntax error at text_writer.vhd(84) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(85) " "VHDL syntax error at text_writer.vhd(85) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(86) " "VHDL syntax error at text_writer.vhd(86) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(87) " "VHDL syntax error at text_writer.vhd(87) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(88) " "VHDL syntax error at text_writer.vhd(88) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(89) " "VHDL syntax error at text_writer.vhd(89) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(90) " "VHDL syntax error at text_writer.vhd(90) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 90 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(91) " "VHDL syntax error at text_writer.vhd(91) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(92) " "VHDL syntax error at text_writer.vhd(92) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(93) " "VHDL syntax error at text_writer.vhd(93) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(94) " "VHDL syntax error at text_writer.vhd(94) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(95) " "VHDL syntax error at text_writer.vhd(95) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(96) " "VHDL syntax error at text_writer.vhd(96) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(97) " "VHDL syntax error at text_writer.vhd(97) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text_writer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/text_writer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625522 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" font_rom.vhd(1) " "VHDL syntax error at font_rom.vhd(1) near text \"/\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "vga/font_rom.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/font_rom.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\$ font_rom.vhd(11) " "VHDL syntax error at font_rom.vhd(11) near text \$" {  } { { "vga/font_rom.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/font_rom.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625524 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ font_rom.vhd(14) " "VHDL syntax error at font_rom.vhd(14) near text @" {  } { { "vga/font_rom.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/font_rom.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/font_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/font_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/karan/Downloads/FinalProject/FinalProject/output_files/instructionLoad.map.smsg " "Generated suppressed messages file C:/Users/karan/Downloads/FinalProject/FinalProject/output_files/instructionLoad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732835625794 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 18:13:45 2024 " "Processing ended: Thu Nov 28 18:13:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732835625794 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732835625794 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732835625794 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625794 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 35 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 35 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835626478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732835611749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732835611750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 18:13:31 2024 " "Processing started: Thu Nov 28 18:13:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732835611750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835611750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835611750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732835612299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732835612299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "rtl/dataMemory.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_idle TX_IDLE serial_comm.v(20) " "Verilog HDL Declaration information at serial_comm.v(20): object \"tx_idle\" differs only in case from object \"TX_IDLE\" in the same scope" {  } { { "rtl/serial_comm.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/serial_comm.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732835624922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial_comm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serial_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_comm " "Found entity 1: serial_comm" {  } { { "rtl/serial_comm.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/serial_comm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ascii_to_bits_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ascii_to_bits_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bits_converter " "Found entity 1: ascii_to_bits_converter" {  } { { "rtl/ascii_to_bits_converter.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/ascii_to_bits_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "rtl/registerFile.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionDecoder.v(235) " "Verilog HDL information at instructionDecoder.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionDecoder.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732835624935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624936 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/controlUnit.v " "Can't analyze file -- file rtl/controlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732835624940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlALU " "Found entity 1: controlALU" {  } { { "rtl/controlALU.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/controlALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "rtl/instructionFetch.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionload.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionload.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoad " "Found entity 1: instructionLoad" {  } { { "rtl/instructionLoad.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/rtl/instructionLoad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "output_files/vga_controller.v" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/output_files/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732835624955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835624955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" vga_display.vhd(1) " "VHDL syntax error at vga_display.vhd(1) near text \"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ vga_display.vhd(42) " "VHDL syntax error at vga_display.vhd(42) near text \{" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} vga_display.vhd(42) " "VHDL syntax error at vga_display.vhd(42) near text \}" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ vga_display.vhd(63) " "VHDL syntax error at vga_display.vhd(63) near text @" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(74) " "VHDL syntax error at vga_display.vhd(74) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(78) " "VHDL syntax error at vga_display.vhd(78) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(79) " "VHDL syntax error at vga_display.vhd(79) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(80) " "VHDL syntax error at vga_display.vhd(80) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(83) " "VHDL syntax error at vga_display.vhd(83) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(84) " "VHDL syntax error at vga_display.vhd(84) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? vga_display.vhd(85) " "VHDL syntax error at vga_display.vhd(85) near text ?" {  } { { "vga/vga_display.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/vga_display.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_display.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/vga_display.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" text_writer.vhd(1) " "VHDL syntax error at text_writer.vhd(1) near text \"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "# text_writer.vhd(1) " "VHDL syntax error at text_writer.vhd(1) near text #" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ text_writer.vhd(32) " "VHDL syntax error at text_writer.vhd(32) near text @" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(82) " "VHDL syntax error at text_writer.vhd(82) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(83) " "VHDL syntax error at text_writer.vhd(83) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(84) " "VHDL syntax error at text_writer.vhd(84) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(85) " "VHDL syntax error at text_writer.vhd(85) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(86) " "VHDL syntax error at text_writer.vhd(86) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(87) " "VHDL syntax error at text_writer.vhd(87) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(88) " "VHDL syntax error at text_writer.vhd(88) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(89) " "VHDL syntax error at text_writer.vhd(89) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(90) " "VHDL syntax error at text_writer.vhd(90) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 90 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(91) " "VHDL syntax error at text_writer.vhd(91) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(92) " "VHDL syntax error at text_writer.vhd(92) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(93) " "VHDL syntax error at text_writer.vhd(93) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(94) " "VHDL syntax error at text_writer.vhd(94) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(95) " "VHDL syntax error at text_writer.vhd(95) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(96) " "VHDL syntax error at text_writer.vhd(96) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? text_writer.vhd(97) " "VHDL syntax error at text_writer.vhd(97) near text ?" {  } { { "vga/text_writer.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/text_writer.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text_writer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/text_writer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625522 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" font_rom.vhd(1) " "VHDL syntax error at font_rom.vhd(1) near text \"/\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "vga/font_rom.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/font_rom.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\$ font_rom.vhd(11) " "VHDL syntax error at font_rom.vhd(11) near text \$" {  } { { "vga/font_rom.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/font_rom.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625524 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ font_rom.vhd(14) " "VHDL syntax error at font_rom.vhd(14) near text @" {  } { { "vga/font_rom.vhd" "" { Text "C:/Users/karan/Downloads/FinalProject/FinalProject/vga/font_rom.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/font_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga/font_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/karan/Downloads/FinalProject/FinalProject/output_files/instructionLoad.map.smsg " "Generated suppressed messages file C:/Users/karan/Downloads/FinalProject/FinalProject/output_files/instructionLoad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732835625794 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 18:13:45 2024 " "Processing ended: Thu Nov 28 18:13:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732835625794 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732835625794 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732835625794 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732835625794 ""}
