Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 17 04:18:11 2024
| Host         : LAPTOP-DTPKTC7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (7)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7)
------------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.721        0.000                      0                    6        0.193        0.000                      0                    6        7.833        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
clk179_pin              {0.000 294.360}      558.720         1.790           
clk_pin                 {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 8.333}        16.666          60.002          
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         13.722        0.000                      0                    6        0.461        0.000                      0                    6        7.833        0.000                       0                     9  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
clk179_pin                                                                                                                                                              263.860        0.000                       0                     5  
clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       13.737        0.000                      0                    6        0.461        0.000                      0                    6        7.833        0.000                       0                     9  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.722        0.000                      0                    6        0.193        0.000                      0                    6  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.721        0.000                      0                    6        0.193        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             14.536ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.773ns (39.870%)  route 1.166ns (60.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 r  Qedgp_reg/Q
                         net (fo=2, routed)           1.166     0.772    Qedgp
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.295     1.067 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     1.067    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.269    15.526    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.077    15.603    writeEn2_reg
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 14.536    

Slack (MET) :             14.847ns  (required time - arrival time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.518ns (33.735%)  route 1.018ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  Qprep_reg/Q
                         net (fo=3, routed)           1.018     0.663    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.269    15.526    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.016    15.510    Qedgp_reg
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                 14.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.965%)  route 0.372ns (64.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.372    -0.039    Qprep
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     0.006    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120    -0.455    writeEn2_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.430%)  route 0.457ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.457     0.046    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.060    -0.515    Qedgp_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { c0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    c0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y86     AQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y86     AQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y86     AQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y86     AQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y85     Qedgp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y85     Qprep_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y85     writeEn2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qedgp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qprep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     writeEn2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qedgp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qedgp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { c0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    c0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk179_pin
  To Clock:  clk179_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      263.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk179_pin
Waveform(ns):       { 0.000 294.360 }
Period(ns):         558.720
Sources:            { clk179 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         558.720     556.565    BUFGCTRL_X0Y1  clk179_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y87   Aint_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y87   Aint_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y87   Aint_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y87   Aint_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y87   Aint_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y87   Aint_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.123    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.123    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.123    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.123    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             14.551ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.773ns (39.870%)  route 1.166ns (60.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 r  Qedgp_reg/Q
                         net (fo=2, routed)           1.166     0.772    Qedgp
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.295     1.067 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     1.067    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.253    15.541    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.077    15.618    writeEn2_reg
  -------------------------------------------------------------------
                         required time                         15.618    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 14.551    

Slack (MET) :             14.861ns  (required time - arrival time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.518ns (33.735%)  route 1.018ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  Qprep_reg/Q
                         net (fo=3, routed)           1.018     0.663    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.253    15.541    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.016    15.525    Qedgp_reg
  -------------------------------------------------------------------
                         required time                         15.525    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                 14.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.965%)  route 0.372ns (64.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.372    -0.039    Qprep
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     0.006    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120    -0.455    writeEn2_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.430%)  route 0.457ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.457     0.046    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.060    -0.515    Qedgp_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.649    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.666
Sources:            { c0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.666      14.511     BUFGCTRL_X0Y0    c0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.666      15.417     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y86     AQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y86     AQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y86     AQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y86     AQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y85     Qedgp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y85     Qprep_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y85     writeEn2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.666      196.694    MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qedgp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qprep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     writeEn2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86     AQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qedgp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85     Qedgp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { c0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    c0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  c0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.501    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.108    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             14.536ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.773ns (39.870%)  route 1.166ns (60.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 r  Qedgp_reg/Q
                         net (fo=2, routed)           1.166     0.772    Qedgp
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.295     1.067 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     1.067    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.269    15.526    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.077    15.603    writeEn2_reg
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 14.536    

Slack (MET) :             14.847ns  (required time - arrival time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.518ns (33.735%)  route 1.018ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  Qprep_reg/Q
                         net (fo=3, routed)           1.018     0.663    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.269    15.526    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.016    15.510    Qedgp_reg
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                 14.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.965%)  route 0.372ns (64.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.372    -0.039    Qprep
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     0.006    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.269    -0.306    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120    -0.186    writeEn2_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.430%)  route 0.457ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.457     0.046    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.269    -0.306    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.060    -0.246    Qedgp_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.500    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.107    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.500    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.107    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.500    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.107    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.799ns (35.380%)  route 1.459ns (64.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  Qedgp_reg/Q
                         net (fo=2, routed)           1.124     0.730    Qedgp
    SLICE_X64Y85         LUT5 (Prop_lut5_I0_O)        0.321     1.051 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.335     1.386    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.575    15.769    
                         clock uncertainty           -0.269    15.500    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.393    15.107    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             14.536ns  (required time - arrival time)
  Source:                 Qedgp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.773ns (39.870%)  route 1.166ns (60.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.394 r  Qedgp_reg/Q
                         net (fo=2, routed)           1.166     0.772    Qedgp
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.295     1.067 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     1.067    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.269    15.525    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.077    15.602    writeEn2_reg
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 14.536    

Slack (MET) :             14.846ns  (required time - arrival time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out1_clk_wiz_0_1 rise@16.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.518ns (33.735%)  route 1.018ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.194 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.621    -0.872    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  Qprep_reg/Q
                         net (fo=3, routed)           1.018     0.663    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  clk (IN)
                         net (fo=0)                   0.000    16.666    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.504    15.194    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.600    15.794    
                         clock uncertainty           -0.269    15.525    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.016    15.509    Qedgp_reg
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                 14.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            writeEn2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.965%)  route 0.372ns (64.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.372    -0.039    Qprep
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  writeEn2_i_1/O
                         net (fo=1, routed)           0.000     0.006    writeEn2_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  writeEn2_reg/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.269    -0.306    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120    -0.186    writeEn2_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Qedgp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.430%)  route 0.457ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.457     0.046    Qprep
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y85         FDRE                                         r  Qedgp_reg/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.269    -0.306    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.060    -0.246    Qedgp_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[0]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[1]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[2]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Qprep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            AQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.212ns (27.996%)  route 0.545ns (72.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.589    -0.575    clk60
    SLICE_X64Y85         FDRE                                         r  Qprep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Qprep_reg/Q
                         net (fo=3, routed)           0.431     0.020    Qprep
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.048     0.068 r  AQ[3]_i_1/O
                         net (fo=4, routed)           0.114     0.182    AQ
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  c0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    c0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  c0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    c0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  c0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.858    -0.812    clk60
    SLICE_X64Y86         FDRE                                         r  AQ_reg[3]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.269    -0.291    
    SLICE_X64Y86         FDRE (Hold_fdre_C_CE)       -0.089    -0.380    AQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.563    





