// Seed: 4294772449
module module_0 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5,
    output uwire id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13
);
  wire id_15;
  assign id_3 = id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wand id_2,
    output wand id_3,
    output logic id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8
);
  initial
    for (id_2 = -1; -1; id_4 = id_8)
      if (1) begin : LABEL_0
        id_4 <= -1;
      end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
