
          Lattice Mapping Report File for Design Module 'MyTopLevel'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     machx03l_jrc1.ngd -o machx03l_jrc1_map.ncd -pr machx03l_jrc1.prf -mp
     machx03l_jrc1.mrp -lpf /home/julien/Documents/git/3rd/SpinalJRC/lattice_bui
     ld/machx03l/jrc1/machx03l_jrc1.lpf -lpf /home/julien/Documents/git/3rd/Spin
     alJRC/lattice_build/machx03l/machx03l.lpf -c 0 -gui -msgset /home/julien/Do
     cuments/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  05/19/20  10:23:51

Design Summary
--------------

   Number of registers:     99 out of  7485 (1%)
      PFU registers:           99 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        67 out of  3432 (2%)
      SLICEs as Logic/ROM:     67 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:        133 out of  6864 (2%)
      Number used as logic LUTs:        109
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 1(JTAGENB) out of 207 (11%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net osc_OSC: 14 loads, 14 rising, 0 falling (Driver: osc )
     Net io_jtag_tck_c: 44 loads, 42 rising, 2 falling (Driver: PIO io_jtag_tck

                                    Page 1




Design:  MyTopLevel                                    Date:  05/19/20  10:23:51

Design Summary (cont)
---------------------
     )
   Number of Clock Enables:  7
     Net globalClockArea_toggler/timeout_counter_willOverflowIfInc: 1 loads, 1
     LSLICEs
     Net globalClockArea_jtag/io_jtag_tck_c_enable_31: 4 loads, 4 LSLICEs
     Net globalClockArea_jtag/io_jtag_tck_c_enable_25: 4 loads, 4 LSLICEs
     Net globalClockArea_jtag/io_jtag_tck_c_enable_18: 1 loads, 1 LSLICEs
     Net globalClockArea_jtag/io_jtag_tck_c_enable_57: 19 loads, 19 LSLICEs
     Net globalClockArea_jtag/io_jtag_tck_c_enable_38: 4 loads, 4 LSLICEs
     Net globalClockArea_jtag/io_jtag_tck_c_enable_58: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net globalClockArea_toggler/n69: 12 loads, 12 LSLICEs
     Net globalClockArea_toggler/timeout_state: 1 loads, 1 LSLICEs
     Net globalClockArea_jtag/n1574: 8 loads, 8 LSLICEs
     Net globalClockArea_jtag/n502: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net globalClockArea_jtag/ctrl_tap_fsm_state_0: 39 loads
     Net globalClockArea_jtag/ctrl_tap_fsm_state_2: 27 loads
     Net globalClockArea_jtag/n1578: 21 loads
     Net globalClockArea_jtag/ctrl_tap_fsm_state_1: 20 loads
     Net globalClockArea_jtag/ctrl_tap_fsm_state_3: 20 loads
     Net globalClockArea_jtag/io_jtag_tck_c_enable_57: 19 loads
     Net globalClockArea_jtag/n1577: 15 loads
     Net globalClockArea_toggler/n69: 12 loads
     Net ctrl_tap_fsm_stateNext_3__N_78_c_3: 10 loads
     Net globalClockArea_jtag/n502: 10 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: The JTAG port has been disabled in this project and JTAG pins
     will be configured as General Purpose IO.  You have to use JTAGENB pin in
     hardware to change the personality of the port from JTAG pins to general
     purpose IO.  Reference MachXO3L Handbook for details on dual function JTAG
     port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| io_jtag_tdo         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag1_tms        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag1_tdi        | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  MyTopLevel                                    Date:  05/19/20  10:23:51

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| io_jtag1_tck        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag2_tms        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag2_tdi        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag2_tck        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[7]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[6]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[5]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[4]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[3]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[2]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[1]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_leds[0]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_reset            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag_tms         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag_tdi         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag_tck         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag1_tdo        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| io_jtag2_tdo        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1391 undriven or does not drive anything - clipped.
Signal io_jtag_tck_N_264 was merged into signal io_jtag_tck_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal globalClockArea_toggler/timeout_counter_value_215_add_4_1/S0 undriven or
     does not drive anything - clipped.
Signal globalClockArea_toggler/timeout_counter_value_215_add_4_1/CI undriven or
     does not drive anything - clipped.
Signal globalClockArea_toggler/timeout_counter_value_215_add_4_23/CO undriven or
     does not drive anything - clipped.
Block i1393 was optimized away.
Block i1 was optimized away.

     


                                    Page 3




Design:  MyTopLevel                                    Date:  05/19/20  10:23:51

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                osc
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_OSC
  OSC Nominal Frequency (MHz):                      12.09

ASIC Components
---------------

Instance Name: osc
         Type: OSCH

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'io_reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'io_reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 73 

     Type and instance name of component: 
   Register : globalClockArea_toggler/toggle_23
   Register : globalClockArea_jtag/ctrl_tap_fsm_state_i3
   Register : globalClockArea_jtag/ctrl_tap_fsm_state_i2
   Register : globalClockArea_jtag/ctrl_tap_fsm_state_i1
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i0
   Register : globalClockArea_jtag/ctrl_tap_bypass_91
   Register : globalClockArea_jtag/ctrl_tap_instruction_i0
   Register : globalClockArea_jtag/_zz_6_i0_i0
   Register : globalClockArea_jtag/_zz_3_i0_i0
   Register : globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_97
   Register : globalClockArea_jtag/ctrl_tap_fsm_state_i0
   Register : globalClockArea_jtag/io_jtag1_tdo_regNext_99
   Register : globalClockArea_jtag/io_jtag2_tdo_regNext_100
   Register : globalClockArea_jtag/_zz_3_i0_i30
   Register : globalClockArea_jtag/_zz_5_i0_i0
   Register : globalClockArea_jtag/_zz_3_i0_i24
   Register : globalClockArea_jtag/_zz_3_i0_i21
   Register : globalClockArea_jtag/_zz_3_i0_i20

                                    Page 4




Design:  MyTopLevel                                    Date:  05/19/20  10:23:51

GSR Usage (cont)
----------------
   Register : globalClockArea_jtag/_zz_3_i0_i19
   Register : globalClockArea_jtag/_zz_3_i0_i17
   Register : globalClockArea_jtag/_zz_3_i0_i16
   Register : globalClockArea_jtag/_zz_3_i0_i15
   Register : globalClockArea_jtag/_zz_3_i0_i14
   Register : globalClockArea_jtag/_zz_3_i0_i12
   Register : globalClockArea_jtag/_zz_3_i0_i6
   Register : globalClockArea_jtag/_zz_3_i0_i1
   Register : globalClockArea_jtag/_zz_6_i0_i7
   Register : globalClockArea_jtag/_zz_6_i0_i6
   Register : globalClockArea_jtag/_zz_6_i0_i5
   Register : globalClockArea_jtag/_zz_6_i0_i4
   Register : globalClockArea_jtag/_zz_6_i0_i3
   Register : globalClockArea_jtag/_zz_6_i0_i2
   Register : globalClockArea_jtag/_zz_6_i0_i1
   Register : globalClockArea_jtag/ctrl_tap_instruction_i7
   Register : globalClockArea_jtag/ctrl_tap_instruction_i6
   Register : globalClockArea_jtag/ctrl_tap_instruction_i5
   Register : globalClockArea_jtag/ctrl_tap_instruction_i4
   Register : globalClockArea_jtag/ctrl_tap_instruction_i3
   Register : globalClockArea_jtag/ctrl_tap_instruction_i1
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i7
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i6
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i5
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i4
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i3
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i2
   Register : globalClockArea_jtag/ctrl_tap_instructionShift_i1
   Register : globalClockArea_jtag/_zz_5_i0_i1
   Register : globalClockArea_jtag/_zz_5_i0_i2
   Register : globalClockArea_jtag/_zz_5_i0_i3
   Register : globalClockArea_jtag/_zz_5_i0_i4
   Register : globalClockArea_jtag/_zz_5_i0_i5
   Register : globalClockArea_jtag/_zz_5_i0_i6
   Register : globalClockArea_jtag/_zz_5_i0_i7
   Register : globalClockArea_jtag/_zz_3_i0_i31
   Register : globalClockArea_jtag/_zz_3_i0_i29
   Register : globalClockArea_jtag/_zz_3_i0_i28
   Register : globalClockArea_jtag/_zz_3_i0_i27
   Register : globalClockArea_jtag/_zz_3_i0_i26
   Register : globalClockArea_jtag/_zz_3_i0_i25
   Register : globalClockArea_jtag/_zz_3_i0_i23
   Register : globalClockArea_jtag/_zz_3_i0_i22
   Register : globalClockArea_jtag/_zz_3_i0_i18
   Register : globalClockArea_jtag/_zz_3_i0_i13
   Register : globalClockArea_jtag/_zz_3_i0_i11
   Register : globalClockArea_jtag/_zz_3_i0_i10
   Register : globalClockArea_jtag/_zz_3_i0_i9
   Register : globalClockArea_jtag/_zz_3_i0_i8
   Register : globalClockArea_jtag/_zz_3_i0_i7
   Register : globalClockArea_jtag/_zz_3_i0_i5
   Register : globalClockArea_jtag/_zz_3_i0_i4
   Register : globalClockArea_jtag/_zz_3_i0_i3
   Register : globalClockArea_jtag/_zz_3_i0_i2
   Register : globalClockArea_jtag/ctrl_tap_instruction_i2


                                    Page 5




Design:  MyTopLevel                                    Date:  05/19/20  10:23:51

GSR Usage (cont)
----------------
     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'io_reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 24 

     Type and instance name of component: 
   Register : globalClockArea_toggler/timeout_counter_value_215__i0
   Register : globalClockArea_toggler/timeout_state_21
   Register : globalClockArea_toggler/timeout_counter_value_215__i1
   Register : globalClockArea_toggler/timeout_counter_value_215__i2
   Register : globalClockArea_toggler/timeout_counter_value_215__i3
   Register : globalClockArea_toggler/timeout_counter_value_215__i4
   Register : globalClockArea_toggler/timeout_counter_value_215__i5
   Register : globalClockArea_toggler/timeout_counter_value_215__i6
   Register : globalClockArea_toggler/timeout_counter_value_215__i7
   Register : globalClockArea_toggler/timeout_counter_value_215__i8
   Register : globalClockArea_toggler/timeout_counter_value_215__i9
   Register : globalClockArea_toggler/timeout_counter_value_215__i10
   Register : globalClockArea_toggler/timeout_counter_value_215__i11
   Register : globalClockArea_toggler/timeout_counter_value_215__i12
   Register : globalClockArea_toggler/timeout_counter_value_215__i13
   Register : globalClockArea_toggler/timeout_counter_value_215__i14
   Register : globalClockArea_toggler/timeout_counter_value_215__i15
   Register : globalClockArea_toggler/timeout_counter_value_215__i16
   Register : globalClockArea_toggler/timeout_counter_value_215__i17
   Register : globalClockArea_toggler/timeout_counter_value_215__i18
   Register : globalClockArea_toggler/timeout_counter_value_215__i19
   Register : globalClockArea_toggler/timeout_counter_value_215__i20
   Register : globalClockArea_toggler/timeout_counter_value_215__i21
   Register : globalClockArea_toggler/timeout_counter_value_215__i22

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 196 MB
        













                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
