#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan 21 14:45:30 2026
# Process ID: 648
# Current directory: E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/cpu_test2/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log riscv_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl
# Log file: E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/cpu_test2/project_1/project_1.runs/synth_1/riscv_top.vds
# Journal file: E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/cpu_test2/project_1/project_1.runs/synth_1\vivado.jou
# Running On        :LAPTOP-RFCDB03I
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-8550U CPU @ 1.80GHz
# CPU Frequency     :1992 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8468 MB
# Swap memory       :7578 MB
# Total Virtual     :16046 MB
# Available Virtual :3040 MB
#-----------------------------------------------------------
source riscv_top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 497.191 ; gain = 200.375
Command: read_checkpoint -auto_incremental -incremental E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/cpu_test2/project_1/project_1.srcs/utils_1/imports/synth_1/fpga_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/cpu_test2/project_1/project_1.srcs/utils_1/imports/synth_1/fpga_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top riscv_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Device 21-9227] Part: xc7a35tfgg484-2 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.391 ; gain = 448.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/top/riscv_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_pc_reg' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Fetch/my_pc_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_pc_reg' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Fetch/my_pc_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_imem' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Fetch/my_imem.v:3]
INFO: [Synth 8-3876] $readmem data file 'E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Fetch/firmware.mem' is read successfully [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Fetch/my_imem.v:19]
INFO: [Synth 8-6155] done synthesizing module 'my_imem' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Fetch/my_imem.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_decoder' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Decode/my_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_decoder' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Decode/my_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_regfile' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Decode/my_regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_regfile' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Instruction_Decode/my_regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_alu' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Execution/my_alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'my_alu' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Execution/my_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'sys_bus' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/perips/sys_bus.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sys_bus' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/perips/sys_bus.v:4]
INFO: [Synth 8-6157] synthesizing module 'my_dmem' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Execution/my_dmem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'my_dmem' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/core/Execution/my_dmem.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_mmio' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/perips/uart_mmio.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_mmio' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/perips/uart_mmio.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/perips/uart_tx.v:3]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/perips/uart_tx.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/top/riscv_top.v:233]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/top/ila_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/top/ila_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (0#1) [E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/rtl/top/riscv_top.v:3]
WARNING: [Synth 8-7137] Register fifo_mem_reg in module uart_mmio has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_mem_reg" dissolved into registers
WARNING: [Synth 8-7129] Port bus_wdata[31] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[30] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[29] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[28] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[27] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[26] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[25] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[24] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[23] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[22] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[21] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[20] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[19] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[18] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[17] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[16] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[15] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[14] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[13] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[12] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[11] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[10] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[9] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_wdata[8] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[31] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[30] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[29] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[28] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[27] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[26] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[25] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[24] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[23] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[22] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[21] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[20] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[19] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[18] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[17] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[16] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[15] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[14] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[13] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[12] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[11] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[10] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[9] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[8] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[7] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[6] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[5] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[4] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[1] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_addr[0] in module uart_mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[16] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[15] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[14] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module my_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[27] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[26] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[25] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[24] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[23] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[22] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[21] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[20] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[19] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[18] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[17] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[16] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[15] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[14] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[13] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[12] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[11] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[10] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[9] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[8] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[7] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[6] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[5] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[4] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[1] in module sys_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_addr[0] in module sys_bus is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.211 ; gain = 566.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.211 ; gain = 566.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.211 ; gain = 566.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1469.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/lky/study/FPGA_Robot_Car/06_hardware/a7_lite.xdc]
Finished Parsing XDC File [E:/lky/study/FPGA_Robot_Car/06_hardware/a7_lite.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/lky/study/FPGA_Robot_Car/06_hardware/a7_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1571.664 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6851] RAM (u_dmem/ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|my_imem     | mem        | 128x32        | LUT            | 
|my_imem     | mem        | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+-----------+----------------------+------------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives       | 
+------------+--------------------+-----------+----------------------+------------------+
|riscv_top   | u_regfile/regs_reg | Implied   | 32 x 32              | RAM32M x 12      | 
|riscv_top   | u_dmem/ram_reg     | Implied   | 4 K x 32             | RAM256X1S x 512  | 
+------------+--------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------+-----------+----------------------+------------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives       | 
+------------+--------------------+-----------+----------------------+------------------+
|riscv_top   | u_regfile/regs_reg | Implied   | 32 x 32              | RAM32M x 12      | 
|riscv_top   | u_dmem/ram_reg     | Implied   | 4 K x 32             | RAM256X1S x 512  | 
+------------+--------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance u_ila_0 of module ila_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    55|
|3     |LUT1      |     9|
|4     |LUT2      |    46|
|5     |LUT3      |    88|
|6     |LUT4      |   110|
|7     |LUT5      |   361|
|8     |LUT6      |   639|
|9     |MUXF7     |   106|
|10    |MUXF8     |     7|
|11    |RAM256X1S |   512|
|12    |RAM32M    |    10|
|13    |RAM32X1D  |     4|
|14    |FDCE      |    68|
|15    |FDPE      |     1|
|16    |FDRE      |   162|
|17    |IBUF      |     1|
|18    |OBUF      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1571.664 ; gain = 669.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1571.664 ; gain = 566.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1571.664 ; gain = 669.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1571.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 694 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1571.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 526 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 5ddbdfef
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1571.664 ; gain = 1069.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1571.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/lky/study/FPGA_Robot_Car/01_Fpga_Logic/cpu_test2/project_1/project_1.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 14:46:53 2026...
