It is the sample code of verilog.
