
*** Running vivado
    with args -log mm_multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mm_multiplier.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mm_multiplier.tcl -notrace
Command: synth_design -top mm_multiplier -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9778 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1358.383 ; gain = 0.000 ; free physical = 139 ; free virtual = 1492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mm_multiplier' [/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v:3]
	Parameter L_RAM_SIZE bound to: 6 - type: integer 
	Parameter BITWIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_LD_1 bound to: 3'b010 
	Parameter S_LD_2 bound to: 3'b011 
	Parameter S_CC_1 bound to: 3'b100 
	Parameter S_CC_2 bound to: 3'b101 
	Parameter S_HV_1 bound to: 3'b110 
	Parameter S_HV_2 bound to: 3'b111 
	Parameter S_DONE bound to: 3'b001 
	Parameter DONE_LATENCY bound to: 5 - type: integer 
	Parameter MAT_SIZE bound to: 4096 - type: integer 
	Parameter VEC_SIZE bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_pe' [/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v:3]
	Parameter L_RAM_SIZE bound to: 6 - type: integer 
	Parameter BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'integer_MAC' [/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/integer_MAC.v:3]
	Parameter BITWIDTH bound to: 32 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'integer_MAC' (1#1) [/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/integer_MAC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_pe' (2#1) [/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v:3]
