$date
	Mon Dec 15 21:19:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nbitripplecarryadder_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var parameter 32 # N $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 1 & Cin $end
$scope module DUT $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 & Cin $end
$var wire 4 ) Sum [3:0] $end
$var wire 1 " Cout $end
$var wire 5 * C [4:0] $end
$var parameter 32 + N $end
$scope begin FA_LOOP[0] $end
$var parameter 2 , i $end
$scope module FA $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / cin $end
$var wire 1 0 cout $end
$var wire 1 1 sum $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[1] $end
$var parameter 2 2 i $end
$scope module FA $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 cin $end
$var wire 1 6 cout $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[2] $end
$var parameter 3 8 i $end
$scope module FA $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; cin $end
$var wire 1 < cout $end
$var wire 1 = sum $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[3] $end
$var parameter 3 > i $end
$scope module FA $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 A cin $end
$var wire 1 B cout $end
$var wire 1 C sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 >
b10 8
b1 2
b0 ,
b100 +
b100 #
$end
#0
$dumpvars
0C
0B
0A
0@
0?
0=
0<
0;
0:
09
07
06
05
04
03
01
00
0/
0.
0-
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0"
b0 !
$end
#10
1C
1A
1<
1;
16
15
b1110 *
10
0=
b1000 !
b1000 )
07
1.
1:
1-
13
b101 %
b101 (
b11 $
b11 '
#20
0:
19
b1 %
b1 (
b111 $
b111 '
#30
1"
b0 !
b0 )
0C
b11110 *
1B
1?
b1111 $
b1111 '
#40
1"
1B
b0 !
b0 )
0C
1A
1<
1/
1:
0-
09
b11111 *
1&
b101 %
b101 (
b1010 $
b1010 '
#50
