
OnePos.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005760  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000084a  00802000  00005760  000057f4  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003e4  0080284a  0080284a  0000603e  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000603e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000b28  00000000  00000000  000060a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0001813b  00000000  00000000  00006bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003d7e  00000000  00000000  0001ed03  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0001106b  00000000  00000000  00022a81  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000023e4  00000000  00000000  00033aec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000385a4  00000000  00000000  00035ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b33f  00000000  00000000  0006e474  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ae0  00000000  00000000  000797b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008988  00000000  00000000  0007a298  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	21 c1       	rjmp	.+578    	; 0x244 <__ctors_end>
       2:	00 00       	nop
       4:	3c c1       	rjmp	.+632    	; 0x27e <__bad_interrupt>
       6:	00 00       	nop
       8:	3a c1       	rjmp	.+628    	; 0x27e <__bad_interrupt>
       a:	00 00       	nop
       c:	38 c1       	rjmp	.+624    	; 0x27e <__bad_interrupt>
       e:	00 00       	nop
      10:	36 c1       	rjmp	.+620    	; 0x27e <__bad_interrupt>
      12:	00 00       	nop
      14:	34 c1       	rjmp	.+616    	; 0x27e <__bad_interrupt>
      16:	00 00       	nop
      18:	32 c1       	rjmp	.+612    	; 0x27e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	30 c1       	rjmp	.+608    	; 0x27e <__bad_interrupt>
      1e:	00 00       	nop
      20:	2e c1       	rjmp	.+604    	; 0x27e <__bad_interrupt>
      22:	00 00       	nop
      24:	2c c1       	rjmp	.+600    	; 0x27e <__bad_interrupt>
      26:	00 00       	nop
      28:	2a c1       	rjmp	.+596    	; 0x27e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	28 c1       	rjmp	.+592    	; 0x27e <__bad_interrupt>
      2e:	00 00       	nop
      30:	26 c1       	rjmp	.+588    	; 0x27e <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 a2 09 	jmp	0x1344	; 0x1344 <__vector_13>
      38:	22 c1       	rjmp	.+580    	; 0x27e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	20 c1       	rjmp	.+576    	; 0x27e <__bad_interrupt>
      3e:	00 00       	nop
      40:	1e c1       	rjmp	.+572    	; 0x27e <__bad_interrupt>
      42:	00 00       	nop
      44:	1c c1       	rjmp	.+568    	; 0x27e <__bad_interrupt>
      46:	00 00       	nop
      48:	1a c1       	rjmp	.+564    	; 0x27e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	18 c1       	rjmp	.+560    	; 0x27e <__bad_interrupt>
      4e:	00 00       	nop
      50:	16 c1       	rjmp	.+556    	; 0x27e <__bad_interrupt>
      52:	00 00       	nop
      54:	14 c1       	rjmp	.+552    	; 0x27e <__bad_interrupt>
      56:	00 00       	nop
      58:	12 c1       	rjmp	.+548    	; 0x27e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	10 c1       	rjmp	.+544    	; 0x27e <__bad_interrupt>
      5e:	00 00       	nop
      60:	0e c1       	rjmp	.+540    	; 0x27e <__bad_interrupt>
      62:	00 00       	nop
      64:	0c c1       	rjmp	.+536    	; 0x27e <__bad_interrupt>
      66:	00 00       	nop
      68:	0a c1       	rjmp	.+532    	; 0x27e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	08 c1       	rjmp	.+528    	; 0x27e <__bad_interrupt>
      6e:	00 00       	nop
      70:	06 c1       	rjmp	.+524    	; 0x27e <__bad_interrupt>
      72:	00 00       	nop
      74:	04 c1       	rjmp	.+520    	; 0x27e <__bad_interrupt>
      76:	00 00       	nop
      78:	02 c1       	rjmp	.+516    	; 0x27e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	00 c1       	rjmp	.+512    	; 0x27e <__bad_interrupt>
      7e:	00 00       	nop
      80:	fe c0       	rjmp	.+508    	; 0x27e <__bad_interrupt>
      82:	00 00       	nop
      84:	fc c0       	rjmp	.+504    	; 0x27e <__bad_interrupt>
      86:	00 00       	nop
      88:	fa c0       	rjmp	.+500    	; 0x27e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f8 c0       	rjmp	.+496    	; 0x27e <__bad_interrupt>
      8e:	00 00       	nop
      90:	f6 c0       	rjmp	.+492    	; 0x27e <__bad_interrupt>
      92:	00 00       	nop
      94:	f4 c0       	rjmp	.+488    	; 0x27e <__bad_interrupt>
      96:	00 00       	nop
      98:	f2 c0       	rjmp	.+484    	; 0x27e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f0 c0       	rjmp	.+480    	; 0x27e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ee c0       	rjmp	.+476    	; 0x27e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	ec c0       	rjmp	.+472    	; 0x27e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ea c0       	rjmp	.+468    	; 0x27e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	e8 c0       	rjmp	.+464    	; 0x27e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e6 c0       	rjmp	.+460    	; 0x27e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	e4 c0       	rjmp	.+456    	; 0x27e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 c5 09 	jmp	0x138a	; 0x138a <__vector_46>
      bc:	e0 c0       	rjmp	.+448    	; 0x27e <__bad_interrupt>
      be:	00 00       	nop
      c0:	de c0       	rjmp	.+444    	; 0x27e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	dc c0       	rjmp	.+440    	; 0x27e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	da c0       	rjmp	.+436    	; 0x27e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	d8 c0       	rjmp	.+432    	; 0x27e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d6 c0       	rjmp	.+428    	; 0x27e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	d4 c0       	rjmp	.+424    	; 0x27e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	d2 c0       	rjmp	.+420    	; 0x27e <__bad_interrupt>
      da:	00 00       	nop
      dc:	d0 c0       	rjmp	.+416    	; 0x27e <__bad_interrupt>
      de:	00 00       	nop
      e0:	ce c0       	rjmp	.+412    	; 0x27e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	cc c0       	rjmp	.+408    	; 0x27e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ca c0       	rjmp	.+404    	; 0x27e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	c8 c0       	rjmp	.+400    	; 0x27e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c6 c0       	rjmp	.+396    	; 0x27e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	c4 c0       	rjmp	.+392    	; 0x27e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	c2 c0       	rjmp	.+388    	; 0x27e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	c0 c0       	rjmp	.+384    	; 0x27e <__bad_interrupt>
      fe:	00 00       	nop
     100:	be c0       	rjmp	.+380    	; 0x27e <__bad_interrupt>
     102:	00 00       	nop
     104:	bc c0       	rjmp	.+376    	; 0x27e <__bad_interrupt>
     106:	00 00       	nop
     108:	ba c0       	rjmp	.+372    	; 0x27e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	b8 c0       	rjmp	.+368    	; 0x27e <__bad_interrupt>
     10e:	00 00       	nop
     110:	b6 c0       	rjmp	.+364    	; 0x27e <__bad_interrupt>
     112:	00 00       	nop
     114:	b4 c0       	rjmp	.+360    	; 0x27e <__bad_interrupt>
     116:	00 00       	nop
     118:	b2 c0       	rjmp	.+356    	; 0x27e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	b0 c0       	rjmp	.+352    	; 0x27e <__bad_interrupt>
     11e:	00 00       	nop
     120:	ae c0       	rjmp	.+348    	; 0x27e <__bad_interrupt>
     122:	00 00       	nop
     124:	ac c0       	rjmp	.+344    	; 0x27e <__bad_interrupt>
     126:	00 00       	nop
     128:	aa c0       	rjmp	.+340    	; 0x27e <__bad_interrupt>
     12a:	00 00       	nop
     12c:	a8 c0       	rjmp	.+336    	; 0x27e <__bad_interrupt>
     12e:	00 00       	nop
     130:	a6 c0       	rjmp	.+332    	; 0x27e <__bad_interrupt>
     132:	00 00       	nop
     134:	a4 c0       	rjmp	.+328    	; 0x27e <__bad_interrupt>
     136:	00 00       	nop
     138:	a2 c0       	rjmp	.+324    	; 0x27e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	a0 c0       	rjmp	.+320    	; 0x27e <__bad_interrupt>
     13e:	00 00       	nop
     140:	9e c0       	rjmp	.+316    	; 0x27e <__bad_interrupt>
     142:	00 00       	nop
     144:	9c c0       	rjmp	.+312    	; 0x27e <__bad_interrupt>
     146:	00 00       	nop
     148:	9a c0       	rjmp	.+308    	; 0x27e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	98 c0       	rjmp	.+304    	; 0x27e <__bad_interrupt>
     14e:	00 00       	nop
     150:	96 c0       	rjmp	.+300    	; 0x27e <__bad_interrupt>
     152:	00 00       	nop
     154:	94 c0       	rjmp	.+296    	; 0x27e <__bad_interrupt>
     156:	00 00       	nop
     158:	92 c0       	rjmp	.+292    	; 0x27e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	90 c0       	rjmp	.+288    	; 0x27e <__bad_interrupt>
     15e:	00 00       	nop
     160:	8e c0       	rjmp	.+284    	; 0x27e <__bad_interrupt>
     162:	00 00       	nop
     164:	8c c0       	rjmp	.+280    	; 0x27e <__bad_interrupt>
     166:	00 00       	nop
     168:	8a c0       	rjmp	.+276    	; 0x27e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	88 c0       	rjmp	.+272    	; 0x27e <__bad_interrupt>
     16e:	00 00       	nop
     170:	86 c0       	rjmp	.+268    	; 0x27e <__bad_interrupt>
     172:	00 00       	nop
     174:	84 c0       	rjmp	.+264    	; 0x27e <__bad_interrupt>
     176:	00 00       	nop
     178:	82 c0       	rjmp	.+260    	; 0x27e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	80 c0       	rjmp	.+256    	; 0x27e <__bad_interrupt>
     17e:	00 00       	nop
     180:	7e c0       	rjmp	.+252    	; 0x27e <__bad_interrupt>
     182:	00 00       	nop
     184:	7c c0       	rjmp	.+248    	; 0x27e <__bad_interrupt>
     186:	00 00       	nop
     188:	7a c0       	rjmp	.+244    	; 0x27e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	78 c0       	rjmp	.+240    	; 0x27e <__bad_interrupt>
     18e:	00 00       	nop
     190:	76 c0       	rjmp	.+236    	; 0x27e <__bad_interrupt>
     192:	00 00       	nop
     194:	74 c0       	rjmp	.+232    	; 0x27e <__bad_interrupt>
     196:	00 00       	nop
     198:	72 c0       	rjmp	.+228    	; 0x27e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	70 c0       	rjmp	.+224    	; 0x27e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	6e c0       	rjmp	.+220    	; 0x27e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	6c c0       	rjmp	.+216    	; 0x27e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	6a c0       	rjmp	.+212    	; 0x27e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	68 c0       	rjmp	.+208    	; 0x27e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	66 c0       	rjmp	.+204    	; 0x27e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	64 c0       	rjmp	.+200    	; 0x27e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	62 c0       	rjmp	.+196    	; 0x27e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	60 c0       	rjmp	.+192    	; 0x27e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	5e c0       	rjmp	.+188    	; 0x27e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	5c c0       	rjmp	.+184    	; 0x27e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	5a c0       	rjmp	.+180    	; 0x27e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	58 c0       	rjmp	.+176    	; 0x27e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	56 c0       	rjmp	.+172    	; 0x27e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	54 c0       	rjmp	.+168    	; 0x27e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	52 c0       	rjmp	.+164    	; 0x27e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	50 c0       	rjmp	.+160    	; 0x27e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	4e c0       	rjmp	.+156    	; 0x27e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	4c c0       	rjmp	.+152    	; 0x27e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	4a c0       	rjmp	.+148    	; 0x27e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	48 c0       	rjmp	.+144    	; 0x27e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	46 c0       	rjmp	.+140    	; 0x27e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 c8 10 	jmp	0x2190	; 0x2190 <__vector_125>
     1f8:	0c 94 7e 11 	jmp	0x22fc	; 0x22fc <__vector_126>
     1fc:	dc 0c       	add	r13, r12
     1fe:	ca 0c       	add	r12, r10
     200:	cd 0c       	add	r12, r13
     202:	d0 0c       	add	r13, r0
     204:	d3 0c       	add	r13, r3
     206:	d6 0c       	add	r13, r6
     208:	d9 0c       	add	r13, r9
     20a:	52 18       	sub	r5, r2
     20c:	4d 18       	sub	r4, r13
     20e:	57 18       	sub	r5, r7
     210:	7c 18       	sub	r7, r12
     212:	7c 18       	sub	r7, r12
     214:	7c 18       	sub	r7, r12
     216:	7c 18       	sub	r7, r12
     218:	5c 18       	sub	r5, r12
     21a:	64 18       	sub	r6, r4
     21c:	7c 18       	sub	r7, r12
     21e:	7c 18       	sub	r7, r12
     220:	6b 18       	sub	r6, r11
     222:	6f 18       	sub	r6, r15
     224:	73 18       	sub	r7, r3
     226:	78 18       	sub	r7, r8
     228:	fc 22       	and	r15, r28
     22a:	41 22       	and	r4, r17
     22c:	50 22       	and	r5, r16
     22e:	71 22       	and	r7, r17
     230:	8d 22       	and	r8, r29
     232:	a2 22       	and	r10, r18
     234:	be 22       	and	r11, r30
     236:	dd 22       	and	r13, r29

00000238 <__trampolines_end>:
     238:	63 64       	ori	r22, 0x43	; 67
     23a:	69 6e       	ori	r22, 0xE9	; 233
     23c:	6f 70       	andi	r22, 0x0F	; 15
     23e:	73 75       	andi	r23, 0x53	; 83
     240:	78 58       	subi	r23, 0x88	; 136
     242:	5b 00       	.word	0x005b	; ????

00000244 <__ctors_end>:
     244:	11 24       	eor	r1, r1
     246:	1f be       	out	0x3f, r1	; 63
     248:	cf ef       	ldi	r28, 0xFF	; 255
     24a:	cd bf       	out	0x3d, r28	; 61
     24c:	df e2       	ldi	r29, 0x2F	; 47
     24e:	de bf       	out	0x3e, r29	; 62

00000250 <__do_copy_data>:
     250:	18 e2       	ldi	r17, 0x28	; 40
     252:	a0 e0       	ldi	r26, 0x00	; 0
     254:	b0 e2       	ldi	r27, 0x20	; 32
     256:	e0 e6       	ldi	r30, 0x60	; 96
     258:	f7 e5       	ldi	r31, 0x57	; 87
     25a:	02 c0       	rjmp	.+4      	; 0x260 <__do_copy_data+0x10>
     25c:	05 90       	lpm	r0, Z+
     25e:	0d 92       	st	X+, r0
     260:	aa 34       	cpi	r26, 0x4A	; 74
     262:	b1 07       	cpc	r27, r17
     264:	d9 f7       	brne	.-10     	; 0x25c <__do_copy_data+0xc>

00000266 <__do_clear_bss>:
     266:	2c e2       	ldi	r18, 0x2C	; 44
     268:	aa e4       	ldi	r26, 0x4A	; 74
     26a:	b8 e2       	ldi	r27, 0x28	; 40
     26c:	01 c0       	rjmp	.+2      	; 0x270 <.do_clear_bss_start>

0000026e <.do_clear_bss_loop>:
     26e:	1d 92       	st	X+, r1

00000270 <.do_clear_bss_start>:
     270:	ae 32       	cpi	r26, 0x2E	; 46
     272:	b2 07       	cpc	r27, r18
     274:	e1 f7       	brne	.-8      	; 0x26e <.do_clear_bss_loop>
     276:	0e 94 64 23 	call	0x46c8	; 0x46c8 <main>
     27a:	0c 94 ae 2b 	jmp	0x575c	; 0x575c <_exit>

0000027e <__bad_interrupt>:
     27e:	c0 ce       	rjmp	.-640    	; 0x0 <__vectors>

00000280 <spi_master_init>:
 *
 * \param spi       Base address of the SPI instance.
 *
 */
void spi_master_init(SPI_t *spi)
{
     280:	cf 93       	push	r28
     282:	df 93       	push	r29
     284:	ec 01       	movw	r28, r24
	if ((uint16_t)spi == (uint16_t)&SPIB) {
		sysclk_enable_module(SYSCLK_PORT_B, PR_SPI_bm);
	}
#endif
#ifdef SPIC
	if ((uint16_t)spi == (uint16_t)&SPIC) {
     286:	c0 3c       	cpi	r28, 0xC0	; 192
     288:	28 e0       	ldi	r18, 0x08	; 8
     28a:	d2 07       	cpc	r29, r18
     28c:	29 f4       	brne	.+10     	; 0x298 <spi_master_init+0x18>
		sysclk_enable_module(SYSCLK_PORT_C, PR_SPI_bm);
     28e:	68 e0       	ldi	r22, 0x08	; 8
     290:	83 e0       	ldi	r24, 0x03	; 3
     292:	0e 94 b5 12 	call	0x256a	; 0x256a <sysclk_enable_module>
     296:	07 c0       	rjmp	.+14     	; 0x2a6 <spi_master_init+0x26>
	}
#endif
#ifdef SPID
	if ((uint16_t)spi == (uint16_t)&SPID) {
     298:	80 3c       	cpi	r24, 0xC0	; 192
     29a:	99 40       	sbci	r25, 0x09	; 9
     29c:	21 f4       	brne	.+8      	; 0x2a6 <spi_master_init+0x26>
		sysclk_enable_module(SYSCLK_PORT_D, PR_SPI_bm);
     29e:	68 e0       	ldi	r22, 0x08	; 8
     2a0:	84 e0       	ldi	r24, 0x04	; 4
     2a2:	0e 94 b5 12 	call	0x256a	; 0x256a <sysclk_enable_module>
 *
 * \warning This may cause data loss if used on a slave SPI.
 */
static inline void spi_enable_master_mode(SPI_t *spi)
{
	spi->CTRL |= SPI_MASTER_bm;
     2a6:	88 81       	ld	r24, Y
     2a8:	80 61       	ori	r24, 0x10	; 16
     2aa:	88 83       	st	Y, r24
	if ((uint16_t)spi == (uint16_t)&SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, PR_SPI_bm);
	}
#endif
	spi_enable_master_mode(spi);
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	08 95       	ret

000002b2 <spi_master_setup_device>:
 * \param sel_id    Board specific select id
 */
void spi_master_setup_device(SPI_t *spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
     2b2:	ff 92       	push	r15
     2b4:	0f 93       	push	r16
     2b6:	1f 93       	push	r17
     2b8:	cf 93       	push	r28
     2ba:	df 93       	push	r29
     2bc:	ec 01       	movw	r28, r24
     2be:	f4 2e       	mov	r15, r20
     2c0:	b9 01       	movw	r22, r18
     2c2:	a8 01       	movw	r20, r16
	if (spi_xmega_set_baud_div(spi, baud_rate, sysclk_get_cpu_hz()) < 0) {
     2c4:	00 e0       	ldi	r16, 0x00	; 0
     2c6:	1c e6       	ldi	r17, 0x6C	; 108
     2c8:	2c ed       	ldi	r18, 0xDC	; 220
     2ca:	32 e0       	ldi	r19, 0x02	; 2
     2cc:	56 d7       	rcall	.+3756   	; 0x117a <spi_xmega_set_baud_div>
     2ce:	88 23       	and	r24, r24
     2d0:	4c f0       	brlt	.+18     	; 0x2e4 <spi_master_setup_device+0x32>
		Assert(false);
		return;
	}

	/* Clear any set SPI mode flags and set them to the user-specified mode */
	spi->CTRL = (spi->CTRL & ~SPI_MODE_gm) |
     2d2:	88 81       	ld	r24, Y
			((flags << SPI_MODE_gp) & SPI_MODE_gm);
     2d4:	9f 2d       	mov	r25, r15
     2d6:	99 0f       	add	r25, r25
     2d8:	99 0f       	add	r25, r25
		Assert(false);
		return;
	}

	/* Clear any set SPI mode flags and set them to the user-specified mode */
	spi->CTRL = (spi->CTRL & ~SPI_MODE_gm) |
     2da:	9c 70       	andi	r25, 0x0C	; 12
     2dc:	83 7f       	andi	r24, 0xF3	; 243
     2de:	f9 2e       	mov	r15, r25
     2e0:	f8 2a       	or	r15, r24
     2e2:	f8 82       	st	Y, r15
			((flags << SPI_MODE_gp) & SPI_MODE_gm);
}
     2e4:	df 91       	pop	r29
     2e6:	cf 91       	pop	r28
     2e8:	1f 91       	pop	r17
     2ea:	0f 91       	pop	r16
     2ec:	ff 90       	pop	r15
     2ee:	08 95       	ret

000002f0 <spi_write_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
     2f0:	fc 01       	movw	r30, r24
     2f2:	db 01       	movw	r26, r22
     2f4:	46 0f       	add	r20, r22
     2f6:	57 1f       	adc	r21, r23
	while (len--) {
     2f8:	05 c0       	rjmp	.+10     	; 0x304 <spi_write_packet+0x14>
		spi_write_single(spi, *data++);
     2fa:	8d 91       	ld	r24, X+
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(SPI_t *spi, uint8_t data)
{
	spi->DATA = data;
     2fc:	83 83       	std	Z+3, r24	; 0x03
 *
 * \return \c 1 if the SPI Receive Holding Register is full, otherwise \c 0.
 */
static inline bool spi_is_tx_ok(SPI_t *spi)
{
	return spi->STATUS & SPI_IF_bm ? true : false;
     2fe:	82 81       	ldd	r24, Z+2	; 0x02
		
		while (!spi_is_rx_full(spi)) {
     300:	88 23       	and	r24, r24
     302:	ec f7       	brge	.-6      	; 0x2fe <spi_write_packet+0xe>
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
	while (len--) {
     304:	a4 17       	cp	r26, r20
     306:	b5 07       	cpc	r27, r21
     308:	c1 f7       	brne	.-16     	; 0x2fa <spi_write_packet+0xa>
		while (!spi_is_rx_full(spi)) {
		}
	}
	
	return STATUS_OK;
}
     30a:	80 e0       	ldi	r24, 0x00	; 0
     30c:	08 95       	ret

0000030e <spi_read_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
     30e:	fc 01       	movw	r30, r24
     310:	db 01       	movw	r26, r22
	while (len--) {
     312:	41 15       	cp	r20, r1
     314:	51 05       	cpc	r21, r1
     316:	61 f0       	breq	.+24     	; 0x330 <spi_read_packet+0x22>
     318:	46 0f       	add	r20, r22
     31a:	57 1f       	adc	r21, r23
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(SPI_t *spi, uint8_t data)
{
	spi->DATA = data;
     31c:	9f ef       	ldi	r25, 0xFF	; 255
     31e:	93 83       	std	Z+3, r25	; 0x03
 *
 * \return \c 1 if the SPI Receive Holding Register is full, otherwise \c 0.
 */
static inline bool spi_is_tx_ok(SPI_t *spi)
{
	return spi->STATUS & SPI_IF_bm ? true : false;
     320:	82 81       	ldd	r24, Z+2	; 0x02
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY); //Dummy write

		while (!spi_is_rx_full(spi)) {
     322:	88 23       	and	r24, r24
     324:	ec f7       	brge	.-6      	; 0x320 <spi_read_packet+0x12>
 * \return The data byte
 *
 */
static inline uint8_t spi_get(SPI_t *spi)
{
	return spi->DATA;
     326:	83 81       	ldd	r24, Z+3	; 0x03
 * \param data Pointer to the data byte where to store the received data.
 *
 */
inline static void spi_read_single(SPI_t *spi, uint8_t *data)
{
	*data=spi_get(spi);
     328:	8d 93       	st	X+, r24
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
	while (len--) {
     32a:	a4 17       	cp	r26, r20
     32c:	b5 07       	cpc	r27, r21
     32e:	b9 f7       	brne	.-18     	; 0x31e <spi_read_packet+0x10>
		spi_read_single(spi, data);
		data++;
	}
	
	return STATUS_OK;
}
     330:	80 e0       	ldi	r24, 0x00	; 0
     332:	08 95       	ret

00000334 <spi_select_device>:
 * \param device SPI device
 *
 */
void spi_select_device(SPI_t *spi, struct spi_device *device)
{
	ioport_set_pin_level(device->id,0);
     334:	fb 01       	movw	r30, r22
     336:	80 81       	ld	r24, Z
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     338:	e8 2f       	mov	r30, r24
     33a:	e6 95       	lsr	r30
     33c:	e6 95       	lsr	r30
     33e:	e6 95       	lsr	r30
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     340:	40 e2       	ldi	r20, 0x20	; 32
     342:	e4 9f       	mul	r30, r20
     344:	f0 01       	movw	r30, r0
     346:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     348:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     34a:	87 70       	andi	r24, 0x07	; 7
     34c:	21 e0       	ldi	r18, 0x01	; 1
     34e:	30 e0       	ldi	r19, 0x00	; 0
     350:	a9 01       	movw	r20, r18
     352:	02 c0       	rjmp	.+4      	; 0x358 <spi_select_device+0x24>
     354:	44 0f       	add	r20, r20
     356:	55 1f       	adc	r21, r21
     358:	8a 95       	dec	r24
     35a:	e2 f7       	brpl	.-8      	; 0x354 <spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     35c:	46 83       	std	Z+6, r20	; 0x06
     35e:	08 95       	ret

00000360 <spi_deselect_device>:
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
void spi_deselect_device(SPI_t *spi, struct spi_device *device)
{
	ioport_set_pin_level(device->id,1);
     360:	fb 01       	movw	r30, r22
     362:	80 81       	ld	r24, Z
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     364:	e8 2f       	mov	r30, r24
     366:	e6 95       	lsr	r30
     368:	e6 95       	lsr	r30
     36a:	e6 95       	lsr	r30
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     36c:	40 e2       	ldi	r20, 0x20	; 32
     36e:	e4 9f       	mul	r30, r20
     370:	f0 01       	movw	r30, r0
     372:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     374:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     376:	87 70       	andi	r24, 0x07	; 7
     378:	21 e0       	ldi	r18, 0x01	; 1
     37a:	30 e0       	ldi	r19, 0x00	; 0
     37c:	a9 01       	movw	r20, r18
     37e:	02 c0       	rjmp	.+4      	; 0x384 <spi_deselect_device+0x24>
     380:	44 0f       	add	r20, r20
     382:	55 1f       	adc	r21, r21
     384:	8a 95       	dec	r24
     386:	e2 f7       	brpl	.-8      	; 0x380 <spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     388:	45 83       	std	Z+5, r20	; 0x05
     38a:	08 95       	ret

0000038c <udi_cdc_comm_enable>:
}

bool udi_cdc_is_tx_ready(void)
{
	return udi_cdc_multi_is_tx_ready(0);
}
     38c:	10 92 60 29 	sts	0x2960, r1
     390:	10 92 6c 29 	sts	0x296C, r1
     394:	10 92 6d 29 	sts	0x296D, r1
     398:	81 ea       	ldi	r24, 0xA1	; 161
     39a:	80 93 62 29 	sts	0x2962, r24
     39e:	80 e2       	ldi	r24, 0x20	; 32
     3a0:	80 93 63 29 	sts	0x2963, r24
     3a4:	10 92 64 29 	sts	0x2964, r1
     3a8:	10 92 65 29 	sts	0x2965, r1
     3ac:	10 92 66 29 	sts	0x2966, r1
     3b0:	10 92 67 29 	sts	0x2967, r1
     3b4:	82 e0       	ldi	r24, 0x02	; 2
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	80 93 68 29 	sts	0x2968, r24
     3bc:	90 93 69 29 	sts	0x2969, r25
     3c0:	10 92 6a 29 	sts	0x296A, r1
     3c4:	10 92 6b 29 	sts	0x296B, r1
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	92 ec       	ldi	r25, 0xC2	; 194
     3cc:	a1 e0       	ldi	r26, 0x01	; 1
     3ce:	b0 e0       	ldi	r27, 0x00	; 0
     3d0:	80 93 6e 29 	sts	0x296E, r24
     3d4:	90 93 6f 29 	sts	0x296F, r25
     3d8:	a0 93 70 29 	sts	0x2970, r26
     3dc:	b0 93 71 29 	sts	0x2971, r27
     3e0:	10 92 72 29 	sts	0x2972, r1
     3e4:	10 92 73 29 	sts	0x2973, r1
     3e8:	88 e0       	ldi	r24, 0x08	; 8
     3ea:	80 93 74 29 	sts	0x2974, r24
     3ee:	80 91 60 29 	lds	r24, 0x2960
     3f2:	8f 5f       	subi	r24, 0xFF	; 255
     3f4:	80 93 60 29 	sts	0x2960, r24
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	08 95       	ret

000003fc <udi_cdc_comm_disable>:
     3fc:	80 91 60 29 	lds	r24, 0x2960
     400:	81 50       	subi	r24, 0x01	; 1
     402:	80 93 60 29 	sts	0x2960, r24
     406:	08 95       	ret

00000408 <udi_cdc_data_disable>:
     408:	80 91 5f 29 	lds	r24, 0x295F
     40c:	81 50       	subi	r24, 0x01	; 1
     40e:	80 93 5f 29 	sts	0x295F, r24
     412:	80 91 5f 29 	lds	r24, 0x295F
     416:	10 92 5e 29 	sts	0x295E, r1
     41a:	08 95       	ret

0000041c <udi_cdc_data_setup>:
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	08 95       	ret

00000420 <udi_cdc_getsetting>:
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	08 95       	ret

00000424 <udi_cdc_comm_setup>:
     424:	80 91 61 2b 	lds	r24, 0x2B61
     428:	88 23       	and	r24, r24
     42a:	dc f4       	brge	.+54     	; 0x462 <udi_cdc_comm_setup+0x3e>
     42c:	80 76       	andi	r24, 0x60	; 96
     42e:	80 32       	cpi	r24, 0x20	; 32
     430:	e9 f5       	brne	.+122    	; 0x4ac <udi_cdc_comm_setup+0x88>
     432:	80 91 62 2b 	lds	r24, 0x2B62
     436:	81 32       	cpi	r24, 0x21	; 33
     438:	d9 f5       	brne	.+118    	; 0x4b0 <udi_cdc_comm_setup+0x8c>
     43a:	80 91 67 2b 	lds	r24, 0x2B67
     43e:	90 91 68 2b 	lds	r25, 0x2B68
     442:	07 97       	sbiw	r24, 0x07	; 7
     444:	b9 f5       	brne	.+110    	; 0x4b4 <udi_cdc_comm_setup+0x90>
     446:	8e e6       	ldi	r24, 0x6E	; 110
     448:	99 e2       	ldi	r25, 0x29	; 41
     44a:	80 93 69 2b 	sts	0x2B69, r24
     44e:	90 93 6a 2b 	sts	0x2B6A, r25
     452:	87 e0       	ldi	r24, 0x07	; 7
     454:	90 e0       	ldi	r25, 0x00	; 0
     456:	80 93 6b 2b 	sts	0x2B6B, r24
     45a:	90 93 6c 2b 	sts	0x2B6C, r25
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	08 95       	ret
     462:	80 76       	andi	r24, 0x60	; 96
     464:	80 32       	cpi	r24, 0x20	; 32
     466:	41 f5       	brne	.+80     	; 0x4b8 <udi_cdc_comm_setup+0x94>
     468:	80 91 62 2b 	lds	r24, 0x2B62
     46c:	80 32       	cpi	r24, 0x20	; 32
     46e:	21 f0       	breq	.+8      	; 0x478 <udi_cdc_comm_setup+0x54>
     470:	82 32       	cpi	r24, 0x22	; 34
     472:	21 f5       	brne	.+72     	; 0x4bc <udi_cdc_comm_setup+0x98>
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	08 95       	ret
     478:	80 91 67 2b 	lds	r24, 0x2B67
     47c:	90 91 68 2b 	lds	r25, 0x2B68
     480:	07 97       	sbiw	r24, 0x07	; 7
     482:	f1 f4       	brne	.+60     	; 0x4c0 <udi_cdc_comm_setup+0x9c>
     484:	82 e6       	ldi	r24, 0x62	; 98
     486:	92 e0       	ldi	r25, 0x02	; 2
     488:	80 93 6d 2b 	sts	0x2B6D, r24
     48c:	90 93 6e 2b 	sts	0x2B6E, r25
     490:	8e e6       	ldi	r24, 0x6E	; 110
     492:	99 e2       	ldi	r25, 0x29	; 41
     494:	80 93 69 2b 	sts	0x2B69, r24
     498:	90 93 6a 2b 	sts	0x2B6A, r25
     49c:	87 e0       	ldi	r24, 0x07	; 7
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	80 93 6b 2b 	sts	0x2B6B, r24
     4a4:	90 93 6c 2b 	sts	0x2B6C, r25
     4a8:	81 e0       	ldi	r24, 0x01	; 1
     4aa:	08 95       	ret
     4ac:	80 e0       	ldi	r24, 0x00	; 0
     4ae:	08 95       	ret
     4b0:	80 e0       	ldi	r24, 0x00	; 0
     4b2:	08 95       	ret
     4b4:	80 e0       	ldi	r24, 0x00	; 0
     4b6:	08 95       	ret
     4b8:	80 e0       	ldi	r24, 0x00	; 0
     4ba:	08 95       	ret
     4bc:	80 e0       	ldi	r24, 0x00	; 0
     4be:	08 95       	ret
     4c0:	80 e0       	ldi	r24, 0x00	; 0
     4c2:	08 95       	ret

000004c4 <udi_cdc_line_coding_received>:
     4c4:	08 95       	ret

000004c6 <udi_cdc_tx_send>:
     4c6:	ff 92       	push	r15
     4c8:	0f 93       	push	r16
     4ca:	1f 93       	push	r17
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
     4d0:	80 91 4d 28 	lds	r24, 0x284D
     4d4:	81 11       	cpse	r24, r1
     4d6:	9c c0       	rjmp	.+312    	; 0x610 <udi_cdc_tx_send+0x14a>
     4d8:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <udd_is_high_speed>
     4dc:	88 23       	and	r24, r24
     4de:	51 f0       	breq	.+20     	; 0x4f4 <udi_cdc_tx_send+0x2e>
     4e0:	c0 91 4e 28 	lds	r28, 0x284E
     4e4:	d0 91 4f 28 	lds	r29, 0x284F
     4e8:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <udd_get_micro_frame_number>
     4ec:	c8 17       	cp	r28, r24
     4ee:	d9 07       	cpc	r29, r25
     4f0:	59 f4       	brne	.+22     	; 0x508 <udi_cdc_tx_send+0x42>
     4f2:	8e c0       	rjmp	.+284    	; 0x610 <udi_cdc_tx_send+0x14a>
     4f4:	c0 91 4e 28 	lds	r28, 0x284E
     4f8:	d0 91 4f 28 	lds	r29, 0x284F
     4fc:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <udd_get_frame_number>
     500:	c8 17       	cp	r28, r24
     502:	d9 07       	cpc	r29, r25
     504:	09 f4       	brne	.+2      	; 0x508 <udi_cdc_tx_send+0x42>
     506:	84 c0       	rjmp	.+264    	; 0x610 <udi_cdc_tx_send+0x14a>
     508:	df b7       	in	r29, 0x3f	; 63
     50a:	f8 94       	cli
     50c:	c0 91 50 28 	lds	r28, 0x2850
     510:	ec 2f       	mov	r30, r28
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	ee 0f       	add	r30, r30
     516:	ff 1f       	adc	r31, r31
     518:	ef 5a       	subi	r30, 0xAF	; 175
     51a:	f7 4d       	sbci	r31, 0xD7	; 215
     51c:	80 81       	ld	r24, Z
     51e:	91 81       	ldd	r25, Z+1	; 0x01
     520:	89 2b       	or	r24, r25
     522:	09 f5       	brne	.+66     	; 0x566 <udi_cdc_tx_send+0xa0>
     524:	80 91 4a 28 	lds	r24, 0x284A
     528:	90 91 4b 28 	lds	r25, 0x284B
     52c:	01 96       	adiw	r24, 0x01	; 1
     52e:	80 93 4a 28 	sts	0x284A, r24
     532:	90 93 4b 28 	sts	0x284B, r25
     536:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <udd_is_high_speed>
     53a:	81 11       	cpse	r24, r1
     53c:	07 c0       	rjmp	.+14     	; 0x54c <udi_cdc_tx_send+0x86>
     53e:	80 91 4a 28 	lds	r24, 0x284A
     542:	90 91 4b 28 	lds	r25, 0x284B
     546:	84 36       	cpi	r24, 0x64	; 100
     548:	91 05       	cpc	r25, r1
     54a:	58 f0       	brcs	.+22     	; 0x562 <udi_cdc_tx_send+0x9c>
     54c:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <udd_is_high_speed>
     550:	88 23       	and	r24, r24
     552:	49 f0       	breq	.+18     	; 0x566 <udi_cdc_tx_send+0xa0>
     554:	80 91 4a 28 	lds	r24, 0x284A
     558:	90 91 4b 28 	lds	r25, 0x284B
     55c:	80 32       	cpi	r24, 0x20	; 32
     55e:	93 40       	sbci	r25, 0x03	; 3
     560:	10 f4       	brcc	.+4      	; 0x566 <udi_cdc_tx_send+0xa0>
     562:	df bf       	out	0x3f, r29	; 63
     564:	55 c0       	rjmp	.+170    	; 0x610 <udi_cdc_tx_send+0x14a>
     566:	10 92 4a 28 	sts	0x284A, r1
     56a:	10 92 4b 28 	sts	0x284B, r1
     56e:	80 91 4c 28 	lds	r24, 0x284C
     572:	81 11       	cpse	r24, r1
     574:	06 c0       	rjmp	.+12     	; 0x582 <udi_cdc_tx_send+0xbc>
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	c1 11       	cpse	r28, r1
     57a:	80 e0       	ldi	r24, 0x00	; 0
     57c:	80 93 50 28 	sts	0x2850, r24
     580:	04 c0       	rjmp	.+8      	; 0x58a <udi_cdc_tx_send+0xc4>
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	c1 11       	cpse	r28, r1
     586:	80 e0       	ldi	r24, 0x00	; 0
     588:	c8 2f       	mov	r28, r24
     58a:	81 e0       	ldi	r24, 0x01	; 1
     58c:	80 93 4d 28 	sts	0x284D, r24
     590:	df bf       	out	0x3f, r29	; 63
     592:	d0 e0       	ldi	r29, 0x00	; 0
     594:	fe 01       	movw	r30, r28
     596:	ee 0f       	add	r30, r30
     598:	ff 1f       	adc	r31, r31
     59a:	ef 5a       	subi	r30, 0xAF	; 175
     59c:	f7 4d       	sbci	r31, 0xD7	; 215
     59e:	ff 24       	eor	r15, r15
     5a0:	f3 94       	inc	r15
     5a2:	80 81       	ld	r24, Z
     5a4:	91 81       	ldd	r25, Z+1	; 0x01
     5a6:	80 34       	cpi	r24, 0x40	; 64
     5a8:	91 05       	cpc	r25, r1
     5aa:	09 f4       	brne	.+2      	; 0x5ae <udi_cdc_tx_send+0xe8>
     5ac:	f1 2c       	mov	r15, r1
     5ae:	ff 20       	and	r15, r15
     5b0:	91 f0       	breq	.+36     	; 0x5d6 <udi_cdc_tx_send+0x110>
     5b2:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <udd_is_high_speed>
     5b6:	88 23       	and	r24, r24
     5b8:	39 f0       	breq	.+14     	; 0x5c8 <udi_cdc_tx_send+0x102>
     5ba:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <udd_get_micro_frame_number>
     5be:	80 93 4e 28 	sts	0x284E, r24
     5c2:	90 93 4f 28 	sts	0x284F, r25
     5c6:	0b c0       	rjmp	.+22     	; 0x5de <udi_cdc_tx_send+0x118>
     5c8:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <udd_get_frame_number>
     5cc:	80 93 4e 28 	sts	0x284E, r24
     5d0:	90 93 4f 28 	sts	0x284F, r25
     5d4:	04 c0       	rjmp	.+8      	; 0x5de <udi_cdc_tx_send+0x118>
     5d6:	10 92 4e 28 	sts	0x284E, r1
     5da:	10 92 4f 28 	sts	0x284F, r1
     5de:	fe 01       	movw	r30, r28
     5e0:	ee 0f       	add	r30, r30
     5e2:	ff 1f       	adc	r31, r31
     5e4:	ef 5a       	subi	r30, 0xAF	; 175
     5e6:	f7 4d       	sbci	r31, 0xD7	; 215
     5e8:	20 81       	ld	r18, Z
     5ea:	31 81       	ldd	r19, Z+1	; 0x01
     5ec:	ae 01       	movw	r20, r28
     5ee:	00 24       	eor	r0, r0
     5f0:	56 95       	lsr	r21
     5f2:	47 95       	ror	r20
     5f4:	07 94       	ror	r0
     5f6:	56 95       	lsr	r21
     5f8:	47 95       	ror	r20
     5fa:	07 94       	ror	r0
     5fc:	54 2f       	mov	r21, r20
     5fe:	40 2d       	mov	r20, r0
     600:	4a 5a       	subi	r20, 0xAA	; 170
     602:	57 4d       	sbci	r21, 0xD7	; 215
     604:	0e e0       	ldi	r16, 0x0E	; 14
     606:	13 e0       	ldi	r17, 0x03	; 3
     608:	6f 2d       	mov	r22, r15
     60a:	81 e8       	ldi	r24, 0x81	; 129
     60c:	0e 94 c9 0f 	call	0x1f92	; 0x1f92 <udd_ep_run>
     610:	df 91       	pop	r29
     612:	cf 91       	pop	r28
     614:	1f 91       	pop	r17
     616:	0f 91       	pop	r16
     618:	ff 90       	pop	r15
     61a:	08 95       	ret

0000061c <udi_cdc_data_sent>:
     61c:	81 11       	cpse	r24, r1
     61e:	15 c0       	rjmp	.+42     	; 0x64a <udi_cdc_data_sent+0x2e>
     620:	20 91 50 28 	lds	r18, 0x2850
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	22 23       	and	r18, r18
     62a:	11 f0       	breq	.+4      	; 0x630 <udi_cdc_data_sent+0x14>
     62c:	80 e0       	ldi	r24, 0x00	; 0
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	fc 01       	movw	r30, r24
     632:	ee 0f       	add	r30, r30
     634:	ff 1f       	adc	r31, r31
     636:	ef 5a       	subi	r30, 0xAF	; 175
     638:	f7 4d       	sbci	r31, 0xD7	; 215
     63a:	10 82       	st	Z, r1
     63c:	11 82       	std	Z+1, r1	; 0x01
     63e:	10 92 4c 28 	sts	0x284C, r1
     642:	10 92 4d 28 	sts	0x284D, r1
     646:	80 e0       	ldi	r24, 0x00	; 0
     648:	3e cf       	rjmp	.-388    	; 0x4c6 <udi_cdc_tx_send>
     64a:	08 95       	ret

0000064c <udi_cdc_data_sof_notify>:
     64c:	80 e0       	ldi	r24, 0x00	; 0
     64e:	3b cf       	rjmp	.-394    	; 0x4c6 <udi_cdc_tx_send>
     650:	08 95       	ret

00000652 <udi_cdc_multi_get_nb_received_data>:
     652:	4f b7       	in	r20, 0x3f	; 63
     654:	f8 94       	cli
     656:	20 91 d7 28 	lds	r18, 0x28D7
     65a:	30 91 d8 28 	lds	r19, 0x28D8
     65e:	e0 91 d9 28 	lds	r30, 0x28D9
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	ee 0f       	add	r30, r30
     666:	ff 1f       	adc	r31, r31
     668:	e6 52       	subi	r30, 0x26	; 38
     66a:	f7 4d       	sbci	r31, 0xD7	; 215
     66c:	80 81       	ld	r24, Z
     66e:	91 81       	ldd	r25, Z+1	; 0x01
     670:	82 1b       	sub	r24, r18
     672:	93 0b       	sbc	r25, r19
     674:	4f bf       	out	0x3f, r20	; 63
     676:	08 95       	ret

00000678 <udi_cdc_multi_is_rx_ready>:
     678:	ec df       	rcall	.-40     	; 0x652 <udi_cdc_multi_get_nb_received_data>
     67a:	21 e0       	ldi	r18, 0x01	; 1
     67c:	89 2b       	or	r24, r25
     67e:	09 f4       	brne	.+2      	; 0x682 <udi_cdc_multi_is_rx_ready+0xa>
     680:	20 e0       	ldi	r18, 0x00	; 0
     682:	82 2f       	mov	r24, r18
     684:	08 95       	ret

00000686 <udi_cdc_rx_start>:
     686:	0f 93       	push	r16
     688:	1f 93       	push	r17
     68a:	cf 93       	push	r28
     68c:	df 93       	push	r29
     68e:	4f b7       	in	r20, 0x3f	; 63
     690:	f8 94       	cli
     692:	50 91 d9 28 	lds	r21, 0x28D9
     696:	80 91 d6 28 	lds	r24, 0x28D6
     69a:	81 11       	cpse	r24, r1
     69c:	10 c0       	rjmp	.+32     	; 0x6be <udi_cdc_rx_start+0x38>
     69e:	20 91 d7 28 	lds	r18, 0x28D7
     6a2:	30 91 d8 28 	lds	r19, 0x28D8
     6a6:	c5 2f       	mov	r28, r21
     6a8:	d0 e0       	ldi	r29, 0x00	; 0
     6aa:	fe 01       	movw	r30, r28
     6ac:	ee 0f       	add	r30, r30
     6ae:	ff 1f       	adc	r31, r31
     6b0:	e6 52       	subi	r30, 0x26	; 38
     6b2:	f7 4d       	sbci	r31, 0xD7	; 215
     6b4:	80 81       	ld	r24, Z
     6b6:	91 81       	ldd	r25, Z+1	; 0x01
     6b8:	28 17       	cp	r18, r24
     6ba:	39 07       	cpc	r19, r25
     6bc:	18 f4       	brcc	.+6      	; 0x6c4 <udi_cdc_rx_start+0x3e>
     6be:	4f bf       	out	0x3f, r20	; 63
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	23 c0       	rjmp	.+70     	; 0x70a <udi_cdc_rx_start+0x84>
     6c4:	10 92 d7 28 	sts	0x28D7, r1
     6c8:	10 92 d8 28 	sts	0x28D8, r1
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	51 11       	cpse	r21, r1
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	80 93 d9 28 	sts	0x28D9, r24
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	80 93 d6 28 	sts	0x28D6, r24
     6dc:	4f bf       	out	0x3f, r20	; 63
     6de:	80 e0       	ldi	r24, 0x00	; 0
     6e0:	cb df       	rcall	.-106    	; 0x678 <udi_cdc_multi_is_rx_ready>
     6e2:	ae 01       	movw	r20, r28
     6e4:	00 24       	eor	r0, r0
     6e6:	56 95       	lsr	r21
     6e8:	47 95       	ror	r20
     6ea:	07 94       	ror	r0
     6ec:	56 95       	lsr	r21
     6ee:	47 95       	ror	r20
     6f0:	07 94       	ror	r0
     6f2:	54 2f       	mov	r21, r20
     6f4:	40 2d       	mov	r20, r0
     6f6:	42 52       	subi	r20, 0x22	; 34
     6f8:	57 4d       	sbci	r21, 0xD7	; 215
     6fa:	0c eb       	ldi	r16, 0xBC	; 188
     6fc:	13 e0       	ldi	r17, 0x03	; 3
     6fe:	20 e4       	ldi	r18, 0x40	; 64
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	61 e0       	ldi	r22, 0x01	; 1
     704:	82 e0       	ldi	r24, 0x02	; 2
     706:	0e 94 c9 0f 	call	0x1f92	; 0x1f92 <udd_ep_run>
     70a:	df 91       	pop	r29
     70c:	cf 91       	pop	r28
     70e:	1f 91       	pop	r17
     710:	0f 91       	pop	r16
     712:	08 95       	ret

00000714 <udi_cdc_data_enable>:
     714:	10 92 5f 29 	sts	0x295F, r1
     718:	10 92 4d 28 	sts	0x284D, r1
     71c:	10 92 4c 28 	sts	0x284C, r1
     720:	10 92 50 28 	sts	0x2850, r1
     724:	10 92 51 28 	sts	0x2851, r1
     728:	10 92 52 28 	sts	0x2852, r1
     72c:	10 92 53 28 	sts	0x2853, r1
     730:	10 92 54 28 	sts	0x2854, r1
     734:	10 92 4e 28 	sts	0x284E, r1
     738:	10 92 4f 28 	sts	0x284F, r1
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	c3 de       	rcall	.-634    	; 0x4c6 <udi_cdc_tx_send>
     740:	10 92 d6 28 	sts	0x28D6, r1
     744:	10 92 d9 28 	sts	0x28D9, r1
     748:	10 92 da 28 	sts	0x28DA, r1
     74c:	10 92 db 28 	sts	0x28DB, r1
     750:	10 92 d7 28 	sts	0x28D7, r1
     754:	10 92 d8 28 	sts	0x28D8, r1
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	95 df       	rcall	.-214    	; 0x686 <udi_cdc_rx_start>
     75c:	88 23       	and	r24, r24
     75e:	59 f0       	breq	.+22     	; 0x776 <udi_cdc_data_enable+0x62>
     760:	90 91 5f 29 	lds	r25, 0x295F
     764:	9f 5f       	subi	r25, 0xFF	; 255
     766:	90 93 5f 29 	sts	0x295F, r25
     76a:	90 91 5f 29 	lds	r25, 0x295F
     76e:	91 30       	cpi	r25, 0x01	; 1
     770:	11 f4       	brne	.+4      	; 0x776 <udi_cdc_data_enable+0x62>
     772:	90 93 5e 29 	sts	0x295E, r25
     776:	08 95       	ret

00000778 <udi_cdc_data_received>:
     778:	0f 93       	push	r16
     77a:	1f 93       	push	r17
     77c:	94 2f       	mov	r25, r20
     77e:	81 11       	cpse	r24, r1
     780:	29 c0       	rjmp	.+82     	; 0x7d4 <udi_cdc_data_received+0x5c>
     782:	80 91 d9 28 	lds	r24, 0x28D9
     786:	e1 e0       	ldi	r30, 0x01	; 1
     788:	81 11       	cpse	r24, r1
     78a:	e0 e0       	ldi	r30, 0x00	; 0
     78c:	61 15       	cp	r22, r1
     78e:	71 05       	cpc	r23, r1
     790:	b1 f4       	brne	.+44     	; 0x7be <udi_cdc_data_received+0x46>
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	00 24       	eor	r0, r0
     796:	f6 95       	lsr	r31
     798:	e7 95       	ror	r30
     79a:	07 94       	ror	r0
     79c:	f6 95       	lsr	r31
     79e:	e7 95       	ror	r30
     7a0:	07 94       	ror	r0
     7a2:	fe 2f       	mov	r31, r30
     7a4:	e0 2d       	mov	r30, r0
     7a6:	af 01       	movw	r20, r30
     7a8:	42 52       	subi	r20, 0x22	; 34
     7aa:	57 4d       	sbci	r21, 0xD7	; 215
     7ac:	0c eb       	ldi	r16, 0xBC	; 188
     7ae:	13 e0       	ldi	r17, 0x03	; 3
     7b0:	20 e4       	ldi	r18, 0x40	; 64
     7b2:	30 e0       	ldi	r19, 0x00	; 0
     7b4:	61 e0       	ldi	r22, 0x01	; 1
     7b6:	89 2f       	mov	r24, r25
     7b8:	0e 94 c9 0f 	call	0x1f92	; 0x1f92 <udd_ep_run>
     7bc:	0b c0       	rjmp	.+22     	; 0x7d4 <udi_cdc_data_received+0x5c>
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	ee 0f       	add	r30, r30
     7c2:	ff 1f       	adc	r31, r31
     7c4:	e6 52       	subi	r30, 0x26	; 38
     7c6:	f7 4d       	sbci	r31, 0xD7	; 215
     7c8:	60 83       	st	Z, r22
     7ca:	71 83       	std	Z+1, r23	; 0x01
     7cc:	10 92 d6 28 	sts	0x28D6, r1
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	59 df       	rcall	.-334    	; 0x686 <udi_cdc_rx_start>
     7d4:	1f 91       	pop	r17
     7d6:	0f 91       	pop	r16
     7d8:	08 95       	ret

000007da <udi_cdc_is_rx_ready>:
     7da:	80 e0       	ldi	r24, 0x00	; 0
     7dc:	4d cf       	rjmp	.-358    	; 0x678 <udi_cdc_multi_is_rx_ready>
     7de:	08 95       	ret

000007e0 <udi_cdc_multi_getc>:
     7e0:	1f 93       	push	r17
     7e2:	cf 93       	push	r28
     7e4:	df 93       	push	r29
     7e6:	11 e0       	ldi	r17, 0x01	; 1
     7e8:	80 91 74 29 	lds	r24, 0x2974
     7ec:	89 30       	cpi	r24, 0x09	; 9
     7ee:	09 f0       	breq	.+2      	; 0x7f2 <udi_cdc_multi_getc+0x12>
     7f0:	10 e0       	ldi	r17, 0x00	; 0
     7f2:	60 e0       	ldi	r22, 0x00	; 0
     7f4:	70 e0       	ldi	r23, 0x00	; 0
     7f6:	3f b7       	in	r19, 0x3f	; 63
     7f8:	f8 94       	cli
     7fa:	80 91 d7 28 	lds	r24, 0x28D7
     7fe:	90 91 d8 28 	lds	r25, 0x28D8
     802:	20 91 d9 28 	lds	r18, 0x28D9
     806:	3f bf       	out	0x3f, r19	; 63
     808:	30 e0       	ldi	r19, 0x00	; 0
     80a:	f9 01       	movw	r30, r18
     80c:	ee 0f       	add	r30, r30
     80e:	ff 1f       	adc	r31, r31
     810:	e6 52       	subi	r30, 0x26	; 38
     812:	f7 4d       	sbci	r31, 0xD7	; 215
     814:	40 81       	ld	r20, Z
     816:	51 81       	ldd	r21, Z+1	; 0x01
     818:	84 17       	cp	r24, r20
     81a:	95 07       	cpc	r25, r21
     81c:	30 f0       	brcs	.+12     	; 0x82a <udi_cdc_multi_getc+0x4a>
     81e:	80 91 5e 29 	lds	r24, 0x295E
     822:	81 11       	cpse	r24, r1
     824:	e8 cf       	rjmp	.-48     	; 0x7f6 <udi_cdc_multi_getc+0x16>
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	20 c0       	rjmp	.+64     	; 0x86a <udi_cdc_multi_getc+0x8a>
     82a:	f9 01       	movw	r30, r18
     82c:	00 24       	eor	r0, r0
     82e:	f6 95       	lsr	r31
     830:	e7 95       	ror	r30
     832:	07 94       	ror	r0
     834:	f6 95       	lsr	r31
     836:	e7 95       	ror	r30
     838:	07 94       	ror	r0
     83a:	fe 2f       	mov	r31, r30
     83c:	e0 2d       	mov	r30, r0
     83e:	e8 0f       	add	r30, r24
     840:	f9 1f       	adc	r31, r25
     842:	e2 52       	subi	r30, 0x22	; 34
     844:	f7 4d       	sbci	r31, 0xD7	; 215
     846:	20 81       	ld	r18, Z
     848:	eb 01       	movw	r28, r22
     84a:	c2 2b       	or	r28, r18
     84c:	01 96       	adiw	r24, 0x01	; 1
     84e:	80 93 d7 28 	sts	0x28D7, r24
     852:	90 93 d8 28 	sts	0x28D8, r25
     856:	80 e0       	ldi	r24, 0x00	; 0
     858:	16 df       	rcall	.-468    	; 0x686 <udi_cdc_rx_start>
     85a:	11 23       	and	r17, r17
     85c:	21 f0       	breq	.+8      	; 0x866 <udi_cdc_multi_getc+0x86>
     85e:	7c 2f       	mov	r23, r28
     860:	66 27       	eor	r22, r22
     862:	10 e0       	ldi	r17, 0x00	; 0
     864:	c8 cf       	rjmp	.-112    	; 0x7f6 <udi_cdc_multi_getc+0x16>
     866:	8c 2f       	mov	r24, r28
     868:	9d 2f       	mov	r25, r29
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	1f 91       	pop	r17
     870:	08 95       	ret

00000872 <udi_cdc_getc>:
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	b5 cf       	rjmp	.-150    	; 0x7e0 <udi_cdc_multi_getc>
     876:	08 95       	ret

00000878 <udi_cdc_multi_get_free_tx_buffer>:
     878:	9f b7       	in	r25, 0x3f	; 63
     87a:	f8 94       	cli
     87c:	80 91 50 28 	lds	r24, 0x2850
     880:	e8 2f       	mov	r30, r24
     882:	f0 e0       	ldi	r31, 0x00	; 0
     884:	ee 0f       	add	r30, r30
     886:	ff 1f       	adc	r31, r31
     888:	ef 5a       	subi	r30, 0xAF	; 175
     88a:	f7 4d       	sbci	r31, 0xD7	; 215
     88c:	20 81       	ld	r18, Z
     88e:	31 81       	ldd	r19, Z+1	; 0x01
     890:	20 34       	cpi	r18, 0x40	; 64
     892:	31 05       	cpc	r19, r1
     894:	89 f4       	brne	.+34     	; 0x8b8 <udi_cdc_multi_get_free_tx_buffer+0x40>
     896:	40 91 4d 28 	lds	r20, 0x284D
     89a:	41 11       	cpse	r20, r1
     89c:	0d c0       	rjmp	.+26     	; 0x8b8 <udi_cdc_multi_get_free_tx_buffer+0x40>
     89e:	40 91 4c 28 	lds	r20, 0x284C
     8a2:	41 11       	cpse	r20, r1
     8a4:	09 c0       	rjmp	.+18     	; 0x8b8 <udi_cdc_multi_get_free_tx_buffer+0x40>
     8a6:	21 e0       	ldi	r18, 0x01	; 1
     8a8:	20 93 4c 28 	sts	0x284C, r18
     8ac:	81 11       	cpse	r24, r1
     8ae:	20 e0       	ldi	r18, 0x00	; 0
     8b0:	20 93 50 28 	sts	0x2850, r18
     8b4:	20 e0       	ldi	r18, 0x00	; 0
     8b6:	30 e0       	ldi	r19, 0x00	; 0
     8b8:	9f bf       	out	0x3f, r25	; 63
     8ba:	80 e4       	ldi	r24, 0x40	; 64
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	82 1b       	sub	r24, r18
     8c0:	93 0b       	sbc	r25, r19
     8c2:	08 95       	ret

000008c4 <udi_cdc_multi_is_tx_ready>:
     8c4:	d9 df       	rcall	.-78     	; 0x878 <udi_cdc_multi_get_free_tx_buffer>
     8c6:	21 e0       	ldi	r18, 0x01	; 1
     8c8:	89 2b       	or	r24, r25
     8ca:	09 f4       	brne	.+2      	; 0x8ce <udi_cdc_multi_is_tx_ready+0xa>
     8cc:	20 e0       	ldi	r18, 0x00	; 0
     8ce:	82 2f       	mov	r24, r18
     8d0:	08 95       	ret

000008d2 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
     8d2:	1f 93       	push	r17
     8d4:	cf 93       	push	r28
     8d6:	df 93       	push	r29
     8d8:	16 2f       	mov	r17, r22
     8da:	c7 2f       	mov	r28, r23

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
     8dc:	d1 e0       	ldi	r29, 0x01	; 1
     8de:	80 91 74 29 	lds	r24, 0x2974
     8e2:	89 30       	cpi	r24, 0x09	; 9
     8e4:	09 f0       	breq	.+2      	; 0x8e8 <udi_cdc_multi_putc+0x16>
     8e6:	d0 e0       	ldi	r29, 0x00	; 0

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	ec df       	rcall	.-40     	; 0x8c4 <udi_cdc_multi_is_tx_ready>
     8ec:	81 11       	cpse	r24, r1
     8ee:	07 c0       	rjmp	.+14     	; 0x8fe <udi_cdc_multi_putc+0x2c>
		if (!udi_cdc_data_running) {
     8f0:	80 91 5e 29 	lds	r24, 0x295E
     8f4:	81 11       	cpse	r24, r1
     8f6:	f8 cf       	rjmp	.-16     	; 0x8e8 <udi_cdc_multi_putc+0x16>
			return false;
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	2b c0       	rjmp	.+86     	; 0x954 <udi_cdc_multi_putc+0x82>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     8fe:	6f b7       	in	r22, 0x3f	; 63
	cpu_irq_disable();
     900:	f8 94       	cli
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     902:	20 91 50 28 	lds	r18, 0x2850
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
     906:	30 e0       	ldi	r19, 0x00	; 0
     908:	f9 01       	movw	r30, r18
     90a:	ee 0f       	add	r30, r30
     90c:	ff 1f       	adc	r31, r31
     90e:	ef 5a       	subi	r30, 0xAF	; 175
     910:	f7 4d       	sbci	r31, 0xD7	; 215
     912:	80 81       	ld	r24, Z
     914:	91 81       	ldd	r25, Z+1	; 0x01
     916:	ac 01       	movw	r20, r24
     918:	4f 5f       	subi	r20, 0xFF	; 255
     91a:	5f 4f       	sbci	r21, 0xFF	; 255
     91c:	40 83       	st	Z, r20
     91e:	51 83       	std	Z+1, r21	; 0x01
     920:	f9 01       	movw	r30, r18
     922:	00 24       	eor	r0, r0
     924:	f6 95       	lsr	r31
     926:	e7 95       	ror	r30
     928:	07 94       	ror	r0
     92a:	f6 95       	lsr	r31
     92c:	e7 95       	ror	r30
     92e:	07 94       	ror	r0
     930:	fe 2f       	mov	r31, r30
     932:	e0 2d       	mov	r30, r0
     934:	8e 0f       	add	r24, r30
     936:	9f 1f       	adc	r25, r31
     938:	fc 01       	movw	r30, r24
     93a:	ea 5a       	subi	r30, 0xAA	; 170
     93c:	f7 4d       	sbci	r31, 0xD7	; 215
     93e:	10 83       	st	Z, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     940:	6f bf       	out	0x3f, r22	; 63
	cpu_irq_restore(flags);

	if (b_databit_9) {
     942:	dd 23       	and	r29, r29
     944:	29 f0       	breq	.+10     	; 0x950 <udi_cdc_multi_putc+0x7e>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
     946:	1c 2f       	mov	r17, r28
     948:	cc 0f       	add	r28, r28
     94a:	cc 0b       	sbc	r28, r28
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
     94c:	d0 e0       	ldi	r29, 0x00	; 0
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
     94e:	cc cf       	rjmp	.-104    	; 0x8e8 <udi_cdc_multi_putc+0x16>
	}
	return true;
     950:	81 e0       	ldi	r24, 0x01	; 1
     952:	90 e0       	ldi	r25, 0x00	; 0
}
     954:	df 91       	pop	r29
     956:	cf 91       	pop	r28
     958:	1f 91       	pop	r17
     95a:	08 95       	ret

0000095c <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
	return udi_cdc_multi_putc(0, value);
     95c:	bc 01       	movw	r22, r24
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	b8 cf       	rjmp	.-144    	; 0x8d2 <udi_cdc_multi_putc>
}
     962:	08 95       	ret

00000964 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
     964:	e0 91 7a 29 	lds	r30, 0x297A
     968:	f0 91 7b 29 	lds	r31, 0x297B
     96c:	01 90       	ld	r0, Z+
     96e:	f0 81       	ld	r31, Z
     970:	e0 2d       	mov	r30, r0
     972:	22 81       	ldd	r18, Z+2	; 0x02
     974:	33 81       	ldd	r19, Z+3	; 0x03
     976:	2e 0f       	add	r18, r30
     978:	3f 1f       	adc	r19, r31
     97a:	fc 01       	movw	r30, r24
     97c:	40 81       	ld	r20, Z
     97e:	e4 0f       	add	r30, r20
     980:	f1 1d       	adc	r31, r1
     982:	e2 17       	cp	r30, r18
     984:	f3 07       	cpc	r31, r19
     986:	a0 f4       	brcc	.+40     	; 0x9b0 <udc_next_desc_in_iface+0x4c>
     988:	81 81       	ldd	r24, Z+1	; 0x01
     98a:	84 30       	cpi	r24, 0x04	; 4
     98c:	a1 f0       	breq	.+40     	; 0x9b6 <udc_next_desc_in_iface+0x52>
     98e:	86 13       	cpse	r24, r22
     990:	06 c0       	rjmp	.+12     	; 0x99e <udc_next_desc_in_iface+0x3a>
     992:	14 c0       	rjmp	.+40     	; 0x9bc <udc_next_desc_in_iface+0x58>
     994:	81 81       	ldd	r24, Z+1	; 0x01
     996:	84 30       	cpi	r24, 0x04	; 4
     998:	a1 f0       	breq	.+40     	; 0x9c2 <udc_next_desc_in_iface+0x5e>
     99a:	86 17       	cp	r24, r22
     99c:	a9 f0       	breq	.+42     	; 0x9c8 <udc_next_desc_in_iface+0x64>
     99e:	80 81       	ld	r24, Z
     9a0:	e8 0f       	add	r30, r24
     9a2:	f1 1d       	adc	r31, r1
     9a4:	e2 17       	cp	r30, r18
     9a6:	f3 07       	cpc	r31, r19
     9a8:	a8 f3       	brcs	.-22     	; 0x994 <udc_next_desc_in_iface+0x30>
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	08 95       	ret
     9b0:	80 e0       	ldi	r24, 0x00	; 0
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	08 95       	ret
     9b6:	80 e0       	ldi	r24, 0x00	; 0
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	08 95       	ret
     9bc:	8e 2f       	mov	r24, r30
     9be:	9f 2f       	mov	r25, r31
     9c0:	08 95       	ret
     9c2:	80 e0       	ldi	r24, 0x00	; 0
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	08 95       	ret
     9c8:	8e 2f       	mov	r24, r30
     9ca:	9f 2f       	mov	r25, r31
     9cc:	08 95       	ret

000009ce <udc_valid_address>:
     9ce:	80 91 63 2b 	lds	r24, 0x2B63
     9d2:	8f 77       	andi	r24, 0x7F	; 127
     9d4:	0c 94 0c 0f 	jmp	0x1e18	; 0x1e18 <udd_set_address>
     9d8:	08 95       	ret

000009da <udc_update_iface_desc>:
     9da:	90 91 7c 29 	lds	r25, 0x297C
     9de:	99 23       	and	r25, r25
     9e0:	81 f1       	breq	.+96     	; 0xa42 <udc_update_iface_desc+0x68>
     9e2:	e0 91 7a 29 	lds	r30, 0x297A
     9e6:	f0 91 7b 29 	lds	r31, 0x297B
     9ea:	01 90       	ld	r0, Z+
     9ec:	f0 81       	ld	r31, Z
     9ee:	e0 2d       	mov	r30, r0
     9f0:	94 81       	ldd	r25, Z+4	; 0x04
     9f2:	89 17       	cp	r24, r25
     9f4:	40 f5       	brcc	.+80     	; 0xa46 <udc_update_iface_desc+0x6c>
     9f6:	e0 93 78 29 	sts	0x2978, r30
     9fa:	f0 93 79 29 	sts	0x2979, r31
     9fe:	22 81       	ldd	r18, Z+2	; 0x02
     a00:	33 81       	ldd	r19, Z+3	; 0x03
     a02:	2e 0f       	add	r18, r30
     a04:	3f 1f       	adc	r19, r31
     a06:	e2 17       	cp	r30, r18
     a08:	f3 07       	cpc	r31, r19
     a0a:	f8 f4       	brcc	.+62     	; 0xa4a <udc_update_iface_desc+0x70>
     a0c:	91 81       	ldd	r25, Z+1	; 0x01
     a0e:	94 30       	cpi	r25, 0x04	; 4
     a10:	61 f4       	brne	.+24     	; 0xa2a <udc_update_iface_desc+0x50>
     a12:	92 81       	ldd	r25, Z+2	; 0x02
     a14:	98 13       	cpse	r25, r24
     a16:	09 c0       	rjmp	.+18     	; 0xa2a <udc_update_iface_desc+0x50>
     a18:	93 81       	ldd	r25, Z+3	; 0x03
     a1a:	96 13       	cpse	r25, r22
     a1c:	06 c0       	rjmp	.+12     	; 0xa2a <udc_update_iface_desc+0x50>
     a1e:	e0 93 78 29 	sts	0x2978, r30
     a22:	f0 93 79 29 	sts	0x2979, r31
     a26:	81 e0       	ldi	r24, 0x01	; 1
     a28:	08 95       	ret
     a2a:	90 81       	ld	r25, Z
     a2c:	e9 0f       	add	r30, r25
     a2e:	f1 1d       	adc	r31, r1
     a30:	e2 17       	cp	r30, r18
     a32:	f3 07       	cpc	r31, r19
     a34:	58 f3       	brcs	.-42     	; 0xa0c <udc_update_iface_desc+0x32>
     a36:	e0 93 78 29 	sts	0x2978, r30
     a3a:	f0 93 79 29 	sts	0x2979, r31
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	08 95       	ret
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	08 95       	ret
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	08 95       	ret
     a4a:	80 e0       	ldi	r24, 0x00	; 0
     a4c:	08 95       	ret

00000a4e <udc_iface_disable>:
     a4e:	ff 92       	push	r15
     a50:	0f 93       	push	r16
     a52:	1f 93       	push	r17
     a54:	cf 93       	push	r28
     a56:	df 93       	push	r29
     a58:	c8 2f       	mov	r28, r24
     a5a:	60 e0       	ldi	r22, 0x00	; 0
     a5c:	be df       	rcall	.-132    	; 0x9da <udc_update_iface_desc>
     a5e:	f8 2e       	mov	r15, r24
     a60:	88 23       	and	r24, r24
     a62:	81 f1       	breq	.+96     	; 0xac4 <udc_iface_disable+0x76>
     a64:	a0 91 7a 29 	lds	r26, 0x297A
     a68:	b0 91 7b 29 	lds	r27, 0x297B
     a6c:	ec 2f       	mov	r30, r28
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	ee 0f       	add	r30, r30
     a72:	ff 1f       	adc	r31, r31
     a74:	12 96       	adiw	r26, 0x02	; 2
     a76:	2d 91       	ld	r18, X+
     a78:	3c 91       	ld	r19, X
     a7a:	13 97       	sbiw	r26, 0x03	; 3
     a7c:	e2 0f       	add	r30, r18
     a7e:	f3 1f       	adc	r31, r19
     a80:	00 81       	ld	r16, Z
     a82:	11 81       	ldd	r17, Z+1	; 0x01
     a84:	d8 01       	movw	r26, r16
     a86:	16 96       	adiw	r26, 0x06	; 6
     a88:	ed 91       	ld	r30, X+
     a8a:	fc 91       	ld	r31, X
     a8c:	17 97       	sbiw	r26, 0x07	; 7
     a8e:	09 95       	icall
     a90:	68 2f       	mov	r22, r24
     a92:	8c 2f       	mov	r24, r28
     a94:	a2 df       	rcall	.-188    	; 0x9da <udc_update_iface_desc>
     a96:	f8 2e       	mov	r15, r24
     a98:	88 23       	and	r24, r24
     a9a:	a1 f0       	breq	.+40     	; 0xac4 <udc_iface_disable+0x76>
     a9c:	c0 91 78 29 	lds	r28, 0x2978
     aa0:	d0 91 79 29 	lds	r29, 0x2979
     aa4:	65 e0       	ldi	r22, 0x05	; 5
     aa6:	ce 01       	movw	r24, r28
     aa8:	5d df       	rcall	.-326    	; 0x964 <udc_next_desc_in_iface>
     aaa:	ec 01       	movw	r28, r24
     aac:	00 97       	sbiw	r24, 0x00	; 0
     aae:	21 f0       	breq	.+8      	; 0xab8 <udc_iface_disable+0x6a>
     ab0:	8a 81       	ldd	r24, Y+2	; 0x02
     ab2:	0e 94 8a 10 	call	0x2114	; 0x2114 <udd_ep_free>
     ab6:	f6 cf       	rjmp	.-20     	; 0xaa4 <udc_iface_disable+0x56>
     ab8:	d8 01       	movw	r26, r16
     aba:	12 96       	adiw	r26, 0x02	; 2
     abc:	ed 91       	ld	r30, X+
     abe:	fc 91       	ld	r31, X
     ac0:	13 97       	sbiw	r26, 0x03	; 3
     ac2:	09 95       	icall
     ac4:	8f 2d       	mov	r24, r15
     ac6:	df 91       	pop	r29
     ac8:	cf 91       	pop	r28
     aca:	1f 91       	pop	r17
     acc:	0f 91       	pop	r16
     ace:	ff 90       	pop	r15
     ad0:	08 95       	ret

00000ad2 <udc_iface_enable>:
     ad2:	1f 93       	push	r17
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
     ad8:	18 2f       	mov	r17, r24
     ada:	7f df       	rcall	.-258    	; 0x9da <udc_update_iface_desc>
     adc:	88 23       	and	r24, r24
     ade:	41 f1       	breq	.+80     	; 0xb30 <udc_iface_enable+0x5e>
     ae0:	c0 91 78 29 	lds	r28, 0x2978
     ae4:	d0 91 79 29 	lds	r29, 0x2979
     ae8:	65 e0       	ldi	r22, 0x05	; 5
     aea:	ce 01       	movw	r24, r28
     aec:	3b df       	rcall	.-394    	; 0x964 <udc_next_desc_in_iface>
     aee:	ec 01       	movw	r28, r24
     af0:	00 97       	sbiw	r24, 0x00	; 0
     af2:	49 f0       	breq	.+18     	; 0xb06 <udc_iface_enable+0x34>
     af4:	4c 81       	ldd	r20, Y+4	; 0x04
     af6:	5d 81       	ldd	r21, Y+5	; 0x05
     af8:	6b 81       	ldd	r22, Y+3	; 0x03
     afa:	8a 81       	ldd	r24, Y+2	; 0x02
     afc:	0e 94 23 0f 	call	0x1e46	; 0x1e46 <udd_ep_alloc>
     b00:	81 11       	cpse	r24, r1
     b02:	f2 cf       	rjmp	.-28     	; 0xae8 <udc_iface_enable+0x16>
     b04:	15 c0       	rjmp	.+42     	; 0xb30 <udc_iface_enable+0x5e>
     b06:	a0 91 7a 29 	lds	r26, 0x297A
     b0a:	b0 91 7b 29 	lds	r27, 0x297B
     b0e:	81 2f       	mov	r24, r17
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	88 0f       	add	r24, r24
     b14:	99 1f       	adc	r25, r25
     b16:	12 96       	adiw	r26, 0x02	; 2
     b18:	ed 91       	ld	r30, X+
     b1a:	fc 91       	ld	r31, X
     b1c:	13 97       	sbiw	r26, 0x03	; 3
     b1e:	e8 0f       	add	r30, r24
     b20:	f9 1f       	adc	r31, r25
     b22:	01 90       	ld	r0, Z+
     b24:	f0 81       	ld	r31, Z
     b26:	e0 2d       	mov	r30, r0
     b28:	01 90       	ld	r0, Z+
     b2a:	f0 81       	ld	r31, Z
     b2c:	e0 2d       	mov	r30, r0
     b2e:	09 95       	icall
     b30:	df 91       	pop	r29
     b32:	cf 91       	pop	r28
     b34:	1f 91       	pop	r17
     b36:	08 95       	ret

00000b38 <udc_start>:
     b38:	0c 94 a0 0e 	jmp	0x1d40	; 0x1d40 <udd_enable>
     b3c:	08 95       	ret

00000b3e <udc_reset>:
     b3e:	cf 93       	push	r28
     b40:	80 91 7c 29 	lds	r24, 0x297C
     b44:	88 23       	and	r24, r24
     b46:	c1 f0       	breq	.+48     	; 0xb78 <udc_reset+0x3a>
     b48:	e0 91 7a 29 	lds	r30, 0x297A
     b4c:	f0 91 7b 29 	lds	r31, 0x297B
     b50:	01 90       	ld	r0, Z+
     b52:	f0 81       	ld	r31, Z
     b54:	e0 2d       	mov	r30, r0
     b56:	84 81       	ldd	r24, Z+4	; 0x04
     b58:	88 23       	and	r24, r24
     b5a:	71 f0       	breq	.+28     	; 0xb78 <udc_reset+0x3a>
     b5c:	c0 e0       	ldi	r28, 0x00	; 0
     b5e:	8c 2f       	mov	r24, r28
     b60:	76 df       	rcall	.-276    	; 0xa4e <udc_iface_disable>
     b62:	cf 5f       	subi	r28, 0xFF	; 255
     b64:	e0 91 7a 29 	lds	r30, 0x297A
     b68:	f0 91 7b 29 	lds	r31, 0x297B
     b6c:	01 90       	ld	r0, Z+
     b6e:	f0 81       	ld	r31, Z
     b70:	e0 2d       	mov	r30, r0
     b72:	84 81       	ldd	r24, Z+4	; 0x04
     b74:	c8 17       	cp	r28, r24
     b76:	98 f3       	brcs	.-26     	; 0xb5e <udc_reset+0x20>
     b78:	10 92 7c 29 	sts	0x297C, r1
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	80 93 80 29 	sts	0x2980, r24
     b84:	90 93 81 29 	sts	0x2981, r25
     b88:	cf 91       	pop	r28
     b8a:	08 95       	ret

00000b8c <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
     b8c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
     b8e:	80 91 7c 29 	lds	r24, 0x297C
     b92:	88 23       	and	r24, r24
     b94:	41 f1       	breq	.+80     	; 0xbe6 <udc_sof_notify+0x5a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     b96:	e0 91 7a 29 	lds	r30, 0x297A
     b9a:	f0 91 7b 29 	lds	r31, 0x297B
     b9e:	a0 81       	ld	r26, Z
     ba0:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     ba2:	14 96       	adiw	r26, 0x04	; 4
     ba4:	8c 91       	ld	r24, X
     ba6:	88 23       	and	r24, r24
     ba8:	f1 f0       	breq	.+60     	; 0xbe6 <udc_sof_notify+0x5a>
     baa:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
     bac:	8c 2f       	mov	r24, r28
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	88 0f       	add	r24, r24
     bb2:	99 1f       	adc	r25, r25
     bb4:	02 80       	ldd	r0, Z+2	; 0x02
     bb6:	f3 81       	ldd	r31, Z+3	; 0x03
     bb8:	e0 2d       	mov	r30, r0
     bba:	e8 0f       	add	r30, r24
     bbc:	f9 1f       	adc	r31, r25
     bbe:	01 90       	ld	r0, Z+
     bc0:	f0 81       	ld	r31, Z
     bc2:	e0 2d       	mov	r30, r0
     bc4:	00 84       	ldd	r0, Z+8	; 0x08
     bc6:	f1 85       	ldd	r31, Z+9	; 0x09
     bc8:	e0 2d       	mov	r30, r0
     bca:	30 97       	sbiw	r30, 0x00	; 0
     bcc:	09 f0       	breq	.+2      	; 0xbd0 <udc_sof_notify+0x44>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
     bce:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
     bd0:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     bd2:	e0 91 7a 29 	lds	r30, 0x297A
     bd6:	f0 91 7b 29 	lds	r31, 0x297B
     bda:	a0 81       	ld	r26, Z
     bdc:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	8c 91       	ld	r24, X
     be2:	c8 17       	cp	r28, r24
     be4:	18 f3       	brcs	.-58     	; 0xbac <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
     be6:	cf 91       	pop	r28
     be8:	08 95       	ret

00000bea <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
     bea:	ef 92       	push	r14
     bec:	ff 92       	push	r15
     bee:	0f 93       	push	r16
     bf0:	1f 93       	push	r17
     bf2:	cf 93       	push	r28
     bf4:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
     bf6:	10 92 6b 2b 	sts	0x2B6B, r1
     bfa:	10 92 6c 2b 	sts	0x2B6C, r1
	udd_g_ctrlreq.callback = NULL;
     bfe:	10 92 6d 2b 	sts	0x2B6D, r1
     c02:	10 92 6e 2b 	sts	0x2B6E, r1
	udd_g_ctrlreq.over_under_run = NULL;
     c06:	10 92 6f 2b 	sts	0x2B6F, r1
     c0a:	10 92 70 2b 	sts	0x2B70, r1

	if (Udd_setup_is_in()) {
     c0e:	20 91 61 2b 	lds	r18, 0x2B61
     c12:	22 23       	and	r18, r18
     c14:	0c f0       	brlt	.+2      	; 0xc18 <udc_process_setup+0x2e>
     c16:	97 c2       	rjmp	.+1326   	; 0x1146 <udc_process_setup+0x55c>
		if (udd_g_ctrlreq.req.wLength == 0) {
     c18:	80 91 67 2b 	lds	r24, 0x2B67
     c1c:	90 91 68 2b 	lds	r25, 0x2B68
     c20:	00 97       	sbiw	r24, 0x00	; 0
     c22:	09 f0       	breq	.+2      	; 0xc26 <udc_process_setup+0x3c>
     c24:	95 c2       	rjmp	.+1322   	; 0x1150 <udc_process_setup+0x566>
     c26:	8b c2       	rjmp	.+1302   	; 0x113e <udc_process_setup+0x554>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     c28:	2f 71       	andi	r18, 0x1F	; 31
     c2a:	09 f0       	breq	.+2      	; 0xc2e <udc_process_setup+0x44>
     c2c:	b9 c0       	rjmp	.+370    	; 0xda0 <udc_process_setup+0x1b6>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     c2e:	30 91 62 2b 	lds	r19, 0x2B62
     c32:	36 30       	cpi	r19, 0x06	; 6
     c34:	89 f0       	breq	.+34     	; 0xc58 <udc_process_setup+0x6e>
     c36:	38 30       	cpi	r19, 0x08	; 8
     c38:	09 f4       	brne	.+2      	; 0xc3c <udc_process_setup+0x52>
     c3a:	a6 c0       	rjmp	.+332    	; 0xd88 <udc_process_setup+0x19e>
     c3c:	31 11       	cpse	r19, r1
     c3e:	b0 c0       	rjmp	.+352    	; 0xda0 <udc_process_setup+0x1b6>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
     c40:	02 97       	sbiw	r24, 0x02	; 2
     c42:	41 f4       	brne	.+16     	; 0xc54 <udc_process_setup+0x6a>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
     c44:	62 e0       	ldi	r22, 0x02	; 2
     c46:	70 e0       	ldi	r23, 0x00	; 0
     c48:	80 e8       	ldi	r24, 0x80	; 128
     c4a:	99 e2       	ldi	r25, 0x29	; 41
     c4c:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
     c50:	01 e0       	ldi	r16, 0x01	; 1
     c52:	f8 c1       	rjmp	.+1008   	; 0x1044 <udc_process_setup+0x45a>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
     c54:	00 e0       	ldi	r16, 0x00	; 0
     c56:	f6 c1       	rjmp	.+1004   	; 0x1044 <udc_process_setup+0x45a>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     c58:	20 91 63 2b 	lds	r18, 0x2B63
     c5c:	30 91 64 2b 	lds	r19, 0x2B64

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     c60:	83 2f       	mov	r24, r19
     c62:	99 27       	eor	r25, r25
     c64:	82 30       	cpi	r24, 0x02	; 2
     c66:	91 05       	cpc	r25, r1
     c68:	a1 f0       	breq	.+40     	; 0xc92 <udc_process_setup+0xa8>
     c6a:	1c f4       	brge	.+6      	; 0xc72 <udc_process_setup+0x88>
     c6c:	01 97       	sbiw	r24, 0x01	; 1
     c6e:	39 f0       	breq	.+14     	; 0xc7e <udc_process_setup+0x94>
     c70:	81 c0       	rjmp	.+258    	; 0xd74 <udc_process_setup+0x18a>
     c72:	83 30       	cpi	r24, 0x03	; 3
     c74:	91 05       	cpc	r25, r1
     c76:	f1 f1       	breq	.+124    	; 0xcf4 <udc_process_setup+0x10a>
     c78:	0f 97       	sbiw	r24, 0x0f	; 15
     c7a:	69 f1       	breq	.+90     	; 0xcd6 <udc_process_setup+0xec>
     c7c:	7b c0       	rjmp	.+246    	; 0xd74 <udc_process_setup+0x18a>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
     c7e:	80 91 34 20 	lds	r24, 0x2034
     c82:	90 91 35 20 	lds	r25, 0x2035
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
     c86:	dc 01       	movw	r26, r24
     c88:	6c 91       	ld	r22, X
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
     c90:	60 c0       	rjmp	.+192    	; 0xd52 <udc_process_setup+0x168>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
     c92:	e0 91 34 20 	lds	r30, 0x2034
     c96:	f0 91 35 20 	lds	r31, 0x2035
     c9a:	81 89       	ldd	r24, Z+17	; 0x11
     c9c:	28 17       	cp	r18, r24
     c9e:	08 f0       	brcs	.+2      	; 0xca2 <udc_process_setup+0xb8>
     ca0:	6b c0       	rjmp	.+214    	; 0xd78 <udc_process_setup+0x18e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
     ca2:	c9 01       	movw	r24, r18
     ca4:	99 27       	eor	r25, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	88 0f       	add	r24, r24
     cac:	99 1f       	adc	r25, r25
     cae:	e0 91 36 20 	lds	r30, 0x2036
     cb2:	f0 91 37 20 	lds	r31, 0x2037
     cb6:	e8 0f       	add	r30, r24
     cb8:	f9 1f       	adc	r31, r25
     cba:	80 81       	ld	r24, Z
     cbc:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
     cbe:	fc 01       	movw	r30, r24
     cc0:	62 81       	ldd	r22, Z+2	; 0x02
     cc2:	73 81       	ldd	r23, Z+3	; 0x03
     cc4:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
     cc8:	e0 91 69 2b 	lds	r30, 0x2B69
     ccc:	f0 91 6a 2b 	lds	r31, 0x2B6A
     cd0:	82 e0       	ldi	r24, 0x02	; 2
     cd2:	81 83       	std	Z+1, r24	; 0x01
     cd4:	3e c0       	rjmp	.+124    	; 0xd52 <udc_process_setup+0x168>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
     cd6:	80 91 38 20 	lds	r24, 0x2038
     cda:	90 91 39 20 	lds	r25, 0x2039
     cde:	00 97       	sbiw	r24, 0x00	; 0
     ce0:	09 f4       	brne	.+2      	; 0xce4 <udc_process_setup+0xfa>
     ce2:	4c c0       	rjmp	.+152    	; 0xd7c <udc_process_setup+0x192>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
     ce4:	dc 01       	movw	r26, r24
     ce6:	12 96       	adiw	r26, 0x02	; 2
     ce8:	6d 91       	ld	r22, X+
     cea:	7c 91       	ld	r23, X
     cec:	13 97       	sbiw	r26, 0x03	; 3
     cee:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
     cf2:	2f c0       	rjmp	.+94     	; 0xd52 <udc_process_setup+0x168>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     cf4:	33 27       	eor	r19, r19
     cf6:	21 30       	cpi	r18, 0x01	; 1
     cf8:	31 05       	cpc	r19, r1
     cfa:	89 f0       	breq	.+34     	; 0xd1e <udc_process_setup+0x134>
     cfc:	48 f0       	brcs	.+18     	; 0xd10 <udc_process_setup+0x126>
     cfe:	22 30       	cpi	r18, 0x02	; 2
     d00:	31 05       	cpc	r19, r1
     d02:	09 f4       	brne	.+2      	; 0xd06 <udc_process_setup+0x11c>
     d04:	2a c2       	rjmp	.+1108   	; 0x115a <udc_process_setup+0x570>
     d06:	23 30       	cpi	r18, 0x03	; 3
     d08:	31 05       	cpc	r19, r1
     d0a:	09 f4       	brne	.+2      	; 0xd0e <udc_process_setup+0x124>
     d0c:	2a c2       	rjmp	.+1108   	; 0x1162 <udc_process_setup+0x578>
     d0e:	38 c0       	rjmp	.+112    	; 0xd80 <udc_process_setup+0x196>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
     d10:	64 e0       	ldi	r22, 0x04	; 4
     d12:	70 e0       	ldi	r23, 0x00	; 0
     d14:	80 e3       	ldi	r24, 0x30	; 48
     d16:	90 e2       	ldi	r25, 0x20	; 32
     d18:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
     d1c:	1a c0       	rjmp	.+52     	; 0xd52 <udc_process_setup+0x168>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
     d1e:	89 e2       	ldi	r24, 0x29	; 41
     d20:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
     d22:	25 e0       	ldi	r18, 0x05	; 5
     d24:	38 2f       	mov	r19, r24
     d26:	a6 e1       	ldi	r26, 0x16	; 22
     d28:	b0 e2       	ldi	r27, 0x20	; 32
     d2a:	e8 2f       	mov	r30, r24
     d2c:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
     d2e:	81 91       	ld	r24, Z+
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	8d 93       	st	X+, r24
     d34:	9d 93       	st	X+, r25
     d36:	8e 2f       	mov	r24, r30
     d38:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
     d3a:	82 17       	cp	r24, r18
     d3c:	c0 f3       	brcs	.-16     	; 0xd2e <udc_process_setup+0x144>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
     d3e:	22 0f       	add	r18, r18
     d40:	62 e0       	ldi	r22, 0x02	; 2
     d42:	62 0f       	add	r22, r18
     d44:	60 93 14 20 	sts	0x2014, r22
		udd_set_setup_payload(
     d48:	70 e0       	ldi	r23, 0x00	; 0
     d4a:	84 e1       	ldi	r24, 0x14	; 20
     d4c:	90 e2       	ldi	r25, 0x20	; 32
     d4e:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
     d52:	80 91 67 2b 	lds	r24, 0x2B67
     d56:	90 91 68 2b 	lds	r25, 0x2B68
     d5a:	20 91 6b 2b 	lds	r18, 0x2B6B
     d5e:	30 91 6c 2b 	lds	r19, 0x2B6C
     d62:	82 17       	cp	r24, r18
     d64:	93 07       	cpc	r25, r19
     d66:	70 f4       	brcc	.+28     	; 0xd84 <udc_process_setup+0x19a>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
     d68:	80 93 6b 2b 	sts	0x2B6B, r24
     d6c:	90 93 6c 2b 	sts	0x2B6C, r25
	}
	return true;
     d70:	01 e0       	ldi	r16, 0x01	; 1
     d72:	68 c1       	rjmp	.+720    	; 0x1044 <udc_process_setup+0x45a>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
     d74:	00 e0       	ldi	r16, 0x00	; 0
     d76:	66 c1       	rjmp	.+716    	; 0x1044 <udc_process_setup+0x45a>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
     d78:	00 e0       	ldi	r16, 0x00	; 0
     d7a:	64 c1       	rjmp	.+712    	; 0x1044 <udc_process_setup+0x45a>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
     d7c:	00 e0       	ldi	r16, 0x00	; 0
     d7e:	62 c1       	rjmp	.+708    	; 0x1044 <udc_process_setup+0x45a>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
     d80:	00 e0       	ldi	r16, 0x00	; 0
     d82:	60 c1       	rjmp	.+704    	; 0x1044 <udc_process_setup+0x45a>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
     d84:	01 e0       	ldi	r16, 0x01	; 1
     d86:	5e c1       	rjmp	.+700    	; 0x1044 <udc_process_setup+0x45a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
     d88:	01 97       	sbiw	r24, 0x01	; 1
     d8a:	41 f4       	brne	.+16     	; 0xd9c <udc_process_setup+0x1b2>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
     d8c:	61 e0       	ldi	r22, 0x01	; 1
     d8e:	70 e0       	ldi	r23, 0x00	; 0
     d90:	8c e7       	ldi	r24, 0x7C	; 124
     d92:	99 e2       	ldi	r25, 0x29	; 41
     d94:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
	return true;
     d98:	01 e0       	ldi	r16, 0x01	; 1
     d9a:	54 c1       	rjmp	.+680    	; 0x1044 <udc_process_setup+0x45a>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
     d9c:	00 e0       	ldi	r16, 0x00	; 0
     d9e:	52 c1       	rjmp	.+676    	; 0x1044 <udc_process_setup+0x45a>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     da0:	21 30       	cpi	r18, 0x01	; 1
     da2:	09 f0       	breq	.+2      	; 0xda6 <udc_process_setup+0x1bc>
     da4:	40 c0       	rjmp	.+128    	; 0xe26 <udc_process_setup+0x23c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     da6:	30 91 62 2b 	lds	r19, 0x2B62
     daa:	3a 30       	cpi	r19, 0x0A	; 10
     dac:	e1 f5       	brne	.+120    	; 0xe26 <udc_process_setup+0x23c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
     dae:	01 97       	sbiw	r24, 0x01	; 1
     db0:	a1 f5       	brne	.+104    	; 0xe1a <udc_process_setup+0x230>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     db2:	80 91 7c 29 	lds	r24, 0x297C
     db6:	88 23       	and	r24, r24
     db8:	91 f1       	breq	.+100    	; 0xe1e <udc_process_setup+0x234>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     dba:	c0 91 65 2b 	lds	r28, 0x2B65
     dbe:	d0 91 66 2b 	lds	r29, 0x2B66
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     dc2:	e0 90 7a 29 	lds	r14, 0x297A
     dc6:	f0 90 7b 29 	lds	r15, 0x297B
     dca:	d7 01       	movw	r26, r14
     dcc:	ed 91       	ld	r30, X+
     dce:	fc 91       	ld	r31, X
     dd0:	84 81       	ldd	r24, Z+4	; 0x04
     dd2:	c8 17       	cp	r28, r24
     dd4:	30 f5       	brcc	.+76     	; 0xe22 <udc_process_setup+0x238>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     dd6:	60 e0       	ldi	r22, 0x00	; 0
     dd8:	8c 2f       	mov	r24, r28
     dda:	ff dd       	rcall	.-1026   	; 0x9da <udc_update_iface_desc>
     ddc:	08 2f       	mov	r16, r24
     dde:	88 23       	and	r24, r24
     de0:	09 f4       	brne	.+2      	; 0xde4 <udc_process_setup+0x1fa>
     de2:	30 c1       	rjmp	.+608    	; 0x1044 <udc_process_setup+0x45a>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     de4:	ce 01       	movw	r24, r28
     de6:	99 27       	eor	r25, r25
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	d7 01       	movw	r26, r14
     dee:	12 96       	adiw	r26, 0x02	; 2
     df0:	ed 91       	ld	r30, X+
     df2:	fc 91       	ld	r31, X
     df4:	13 97       	sbiw	r26, 0x03	; 3
     df6:	e8 0f       	add	r30, r24
     df8:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
     dfa:	01 90       	ld	r0, Z+
     dfc:	f0 81       	ld	r31, Z
     dfe:	e0 2d       	mov	r30, r0
     e00:	06 80       	ldd	r0, Z+6	; 0x06
     e02:	f7 81       	ldd	r31, Z+7	; 0x07
     e04:	e0 2d       	mov	r30, r0
     e06:	09 95       	icall
     e08:	80 93 7e 29 	sts	0x297E, r24

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
     e0c:	61 e0       	ldi	r22, 0x01	; 1
     e0e:	70 e0       	ldi	r23, 0x00	; 0
     e10:	8e e7       	ldi	r24, 0x7E	; 126
     e12:	99 e2       	ldi	r25, 0x29	; 41
     e14:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <udd_set_setup_payload>
     e18:	15 c1       	rjmp	.+554    	; 0x1044 <udc_process_setup+0x45a>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
     e1a:	00 e0       	ldi	r16, 0x00	; 0
     e1c:	13 c1       	rjmp	.+550    	; 0x1044 <udc_process_setup+0x45a>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
     e1e:	00 e0       	ldi	r16, 0x00	; 0
     e20:	11 c1       	rjmp	.+546    	; 0x1044 <udc_process_setup+0x45a>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
     e22:	00 e0       	ldi	r16, 0x00	; 0
     e24:	0f c1       	rjmp	.+542    	; 0x1044 <udc_process_setup+0x45a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     e26:	22 30       	cpi	r18, 0x02	; 2
     e28:	09 f0       	breq	.+2      	; 0xe2c <udc_process_setup+0x242>
     e2a:	0e c1       	rjmp	.+540    	; 0x1048 <udc_process_setup+0x45e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     e2c:	20 91 62 2b 	lds	r18, 0x2B62
     e30:	21 11       	cpse	r18, r1
     e32:	03 c1       	rjmp	.+518    	; 0x103a <udc_process_setup+0x450>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
     e34:	02 97       	sbiw	r24, 0x02	; 2
     e36:	81 f4       	brne	.+32     	; 0xe58 <udc_process_setup+0x26e>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
     e38:	80 91 65 2b 	lds	r24, 0x2B65
     e3c:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <udd_ep_is_halted>
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	80 93 76 29 	sts	0x2976, r24
     e46:	90 93 77 29 	sts	0x2977, r25
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
     e4a:	62 e0       	ldi	r22, 0x02	; 2
     e4c:	70 e0       	ldi	r23, 0x00	; 0
     e4e:	86 e7       	ldi	r24, 0x76	; 118
     e50:	99 e2       	ldi	r25, 0x29	; 41
     e52:	f0 d7       	rcall	.+4064   	; 0x1e34 <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
     e54:	01 e0       	ldi	r16, 0x01	; 1
     e56:	f6 c0       	rjmp	.+492    	; 0x1044 <udc_process_setup+0x45a>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
     e58:	00 e0       	ldi	r16, 0x00	; 0
     e5a:	f4 c0       	rjmp	.+488    	; 0x1044 <udc_process_setup+0x45a>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     e5c:	2f 71       	andi	r18, 0x1F	; 31
     e5e:	09 f0       	breq	.+2      	; 0xe62 <udc_process_setup+0x278>
     e60:	90 c0       	rjmp	.+288    	; 0xf82 <udc_process_setup+0x398>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     e62:	80 91 62 2b 	lds	r24, 0x2B62
     e66:	83 30       	cpi	r24, 0x03	; 3
     e68:	09 f4       	brne	.+2      	; 0xe6c <udc_process_setup+0x282>
     e6a:	e9 c0       	rjmp	.+466    	; 0x103e <udc_process_setup+0x454>
     e6c:	18 f4       	brcc	.+6      	; 0xe74 <udc_process_setup+0x28a>
     e6e:	81 30       	cpi	r24, 0x01	; 1
     e70:	b1 f0       	breq	.+44     	; 0xe9e <udc_process_setup+0x2b4>
     e72:	87 c0       	rjmp	.+270    	; 0xf82 <udc_process_setup+0x398>
     e74:	85 30       	cpi	r24, 0x05	; 5
     e76:	19 f0       	breq	.+6      	; 0xe7e <udc_process_setup+0x294>
     e78:	89 30       	cpi	r24, 0x09	; 9
     e7a:	61 f1       	breq	.+88     	; 0xed4 <udc_process_setup+0x2ea>
     e7c:	82 c0       	rjmp	.+260    	; 0xf82 <udc_process_setup+0x398>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     e7e:	80 91 67 2b 	lds	r24, 0x2B67
     e82:	90 91 68 2b 	lds	r25, 0x2B68
     e86:	89 2b       	or	r24, r25
     e88:	41 f4       	brne	.+16     	; 0xe9a <udc_process_setup+0x2b0>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
     e8a:	87 ee       	ldi	r24, 0xE7	; 231
     e8c:	94 e0       	ldi	r25, 0x04	; 4
     e8e:	80 93 6d 2b 	sts	0x2B6D, r24
     e92:	90 93 6e 2b 	sts	0x2B6E, r25
	return true;
     e96:	01 e0       	ldi	r16, 0x01	; 1
     e98:	d5 c0       	rjmp	.+426    	; 0x1044 <udc_process_setup+0x45a>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     e9a:	00 e0       	ldi	r16, 0x00	; 0
     e9c:	d3 c0       	rjmp	.+422    	; 0x1044 <udc_process_setup+0x45a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     e9e:	80 91 67 2b 	lds	r24, 0x2B67
     ea2:	90 91 68 2b 	lds	r25, 0x2B68
     ea6:	89 2b       	or	r24, r25
     ea8:	89 f4       	brne	.+34     	; 0xecc <udc_process_setup+0x2e2>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
     eaa:	80 91 63 2b 	lds	r24, 0x2B63
     eae:	90 91 64 2b 	lds	r25, 0x2B64
     eb2:	01 97       	sbiw	r24, 0x01	; 1
     eb4:	69 f4       	brne	.+26     	; 0xed0 <udc_process_setup+0x2e6>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
     eb6:	80 91 80 29 	lds	r24, 0x2980
     eba:	90 91 81 29 	lds	r25, 0x2981
     ebe:	8d 7f       	andi	r24, 0xFD	; 253
     ec0:	80 93 80 29 	sts	0x2980, r24
     ec4:	90 93 81 29 	sts	0x2981, r25
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
     ec8:	01 e0       	ldi	r16, 0x01	; 1
     eca:	bc c0       	rjmp	.+376    	; 0x1044 <udc_process_setup+0x45a>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     ecc:	00 e0       	ldi	r16, 0x00	; 0
     ece:	ba c0       	rjmp	.+372    	; 0x1044 <udc_process_setup+0x45a>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
     ed0:	00 e0       	ldi	r16, 0x00	; 0
     ed2:	b8 c0       	rjmp	.+368    	; 0x1044 <udc_process_setup+0x45a>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
     ed4:	80 91 67 2b 	lds	r24, 0x2B67
     ed8:	90 91 68 2b 	lds	r25, 0x2B68
     edc:	89 2b       	or	r24, r25
     ede:	09 f0       	breq	.+2      	; 0xee2 <udc_process_setup+0x2f8>
     ee0:	46 c0       	rjmp	.+140    	; 0xf6e <udc_process_setup+0x384>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
     ee2:	9d d7       	rcall	.+3898   	; 0x1e1e <udd_getaddress>
     ee4:	88 23       	and	r24, r24
     ee6:	09 f4       	brne	.+2      	; 0xeea <udc_process_setup+0x300>
     ee8:	44 c0       	rjmp	.+136    	; 0xf72 <udc_process_setup+0x388>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     eea:	20 91 63 2b 	lds	r18, 0x2B63
     eee:	30 91 64 2b 	lds	r19, 0x2B64
     ef2:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
     ef4:	e0 91 34 20 	lds	r30, 0x2034
     ef8:	f0 91 35 20 	lds	r31, 0x2035
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     efc:	81 89       	ldd	r24, Z+17	; 0x11
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	82 17       	cp	r24, r18
     f02:	93 07       	cpc	r25, r19
     f04:	c0 f1       	brcs	.+112    	; 0xf76 <udc_process_setup+0x38c>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
     f06:	1b de       	rcall	.-970    	; 0xb3e <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
     f08:	80 91 63 2b 	lds	r24, 0x2B63
     f0c:	90 91 64 2b 	lds	r25, 0x2B64
     f10:	80 93 7c 29 	sts	0x297C, r24
	if (udc_num_configuration == 0) {
     f14:	88 23       	and	r24, r24
     f16:	89 f1       	breq	.+98     	; 0xf7a <udc_process_setup+0x390>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
     f18:	99 27       	eor	r25, r25
     f1a:	81 50       	subi	r24, 0x01	; 1
     f1c:	90 4c       	sbci	r25, 0xC0	; 192
     f1e:	88 0f       	add	r24, r24
     f20:	99 1f       	adc	r25, r25
     f22:	88 0f       	add	r24, r24
     f24:	99 1f       	adc	r25, r25
     f26:	e0 91 36 20 	lds	r30, 0x2036
     f2a:	f0 91 37 20 	lds	r31, 0x2037
     f2e:	e8 0f       	add	r30, r24
     f30:	f9 1f       	adc	r31, r25
     f32:	e0 93 7a 29 	sts	0x297A, r30
     f36:	f0 93 7b 29 	sts	0x297B, r31
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     f3a:	01 90       	ld	r0, Z+
     f3c:	f0 81       	ld	r31, Z
     f3e:	e0 2d       	mov	r30, r0
     f40:	84 81       	ldd	r24, Z+4	; 0x04
     f42:	88 23       	and	r24, r24
     f44:	e1 f0       	breq	.+56     	; 0xf7e <udc_process_setup+0x394>
     f46:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
     f48:	60 e0       	ldi	r22, 0x00	; 0
     f4a:	8c 2f       	mov	r24, r28
     f4c:	c2 dd       	rcall	.-1148   	; 0xad2 <udc_iface_enable>
     f4e:	08 2f       	mov	r16, r24
     f50:	88 23       	and	r24, r24
     f52:	09 f4       	brne	.+2      	; 0xf56 <udc_process_setup+0x36c>
     f54:	77 c0       	rjmp	.+238    	; 0x1044 <udc_process_setup+0x45a>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     f56:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     f58:	e0 91 7a 29 	lds	r30, 0x297A
     f5c:	f0 91 7b 29 	lds	r31, 0x297B
     f60:	01 90       	ld	r0, Z+
     f62:	f0 81       	ld	r31, Z
     f64:	e0 2d       	mov	r30, r0
     f66:	84 81       	ldd	r24, Z+4	; 0x04
     f68:	c8 17       	cp	r28, r24
     f6a:	70 f3       	brcs	.-36     	; 0xf48 <udc_process_setup+0x35e>
     f6c:	6b c0       	rjmp	.+214    	; 0x1044 <udc_process_setup+0x45a>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     f6e:	00 e0       	ldi	r16, 0x00	; 0
     f70:	69 c0       	rjmp	.+210    	; 0x1044 <udc_process_setup+0x45a>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
     f72:	00 e0       	ldi	r16, 0x00	; 0
     f74:	67 c0       	rjmp	.+206    	; 0x1044 <udc_process_setup+0x45a>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
     f76:	00 e0       	ldi	r16, 0x00	; 0
     f78:	65 c0       	rjmp	.+202    	; 0x1044 <udc_process_setup+0x45a>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
     f7a:	01 e0       	ldi	r16, 0x01	; 1
     f7c:	63 c0       	rjmp	.+198    	; 0x1044 <udc_process_setup+0x45a>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
     f7e:	01 e0       	ldi	r16, 0x01	; 1
     f80:	61 c0       	rjmp	.+194    	; 0x1044 <udc_process_setup+0x45a>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     f82:	21 30       	cpi	r18, 0x01	; 1
     f84:	09 f5       	brne	.+66     	; 0xfc8 <udc_process_setup+0x3de>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     f86:	80 91 62 2b 	lds	r24, 0x2B62
     f8a:	8b 30       	cpi	r24, 0x0B	; 11
     f8c:	e9 f4       	brne	.+58     	; 0xfc8 <udc_process_setup+0x3de>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
     f8e:	80 91 67 2b 	lds	r24, 0x2B67
     f92:	90 91 68 2b 	lds	r25, 0x2B68
     f96:	89 2b       	or	r24, r25
     f98:	99 f4       	brne	.+38     	; 0xfc0 <udc_process_setup+0x3d6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     f9a:	80 91 7c 29 	lds	r24, 0x297C
     f9e:	88 23       	and	r24, r24
     fa0:	89 f0       	breq	.+34     	; 0xfc4 <udc_process_setup+0x3da>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     fa2:	c0 91 65 2b 	lds	r28, 0x2B65
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
     fa6:	d0 91 63 2b 	lds	r29, 0x2B63

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
     faa:	8c 2f       	mov	r24, r28
     fac:	50 dd       	rcall	.-1376   	; 0xa4e <udc_iface_disable>
     fae:	08 2f       	mov	r16, r24
     fb0:	88 23       	and	r24, r24
     fb2:	09 f4       	brne	.+2      	; 0xfb6 <udc_process_setup+0x3cc>
     fb4:	47 c0       	rjmp	.+142    	; 0x1044 <udc_process_setup+0x45a>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
     fb6:	6d 2f       	mov	r22, r29
     fb8:	8c 2f       	mov	r24, r28
     fba:	8b dd       	rcall	.-1258   	; 0xad2 <udc_iface_enable>
     fbc:	08 2f       	mov	r16, r24
     fbe:	42 c0       	rjmp	.+132    	; 0x1044 <udc_process_setup+0x45a>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
     fc0:	00 e0       	ldi	r16, 0x00	; 0
     fc2:	40 c0       	rjmp	.+128    	; 0x1044 <udc_process_setup+0x45a>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
     fc4:	00 e0       	ldi	r16, 0x00	; 0
     fc6:	3e c0       	rjmp	.+124    	; 0x1044 <udc_process_setup+0x45a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     fc8:	22 30       	cpi	r18, 0x02	; 2
     fca:	09 f0       	breq	.+2      	; 0xfce <udc_process_setup+0x3e4>
     fcc:	3d c0       	rjmp	.+122    	; 0x1048 <udc_process_setup+0x45e>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     fce:	80 91 62 2b 	lds	r24, 0x2B62
     fd2:	81 30       	cpi	r24, 0x01	; 1
     fd4:	19 f0       	breq	.+6      	; 0xfdc <udc_process_setup+0x3f2>
     fd6:	83 30       	cpi	r24, 0x03	; 3
     fd8:	b1 f0       	breq	.+44     	; 0x1006 <udc_process_setup+0x41c>
     fda:	33 c0       	rjmp	.+102    	; 0x1042 <udc_process_setup+0x458>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     fdc:	80 91 67 2b 	lds	r24, 0x2B67
     fe0:	90 91 68 2b 	lds	r25, 0x2B68
     fe4:	89 2b       	or	r24, r25
     fe6:	59 f4       	brne	.+22     	; 0xffe <udc_process_setup+0x414>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     fe8:	80 91 63 2b 	lds	r24, 0x2B63
     fec:	90 91 64 2b 	lds	r25, 0x2B64
     ff0:	89 2b       	or	r24, r25
     ff2:	39 f4       	brne	.+14     	; 0x1002 <udc_process_setup+0x418>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     ff4:	80 91 65 2b 	lds	r24, 0x2B65
     ff8:	a2 d7       	rcall	.+3908   	; 0x1f3e <udd_ep_clear_halt>
     ffa:	08 2f       	mov	r16, r24
     ffc:	23 c0       	rjmp	.+70     	; 0x1044 <udc_process_setup+0x45a>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     ffe:	00 e0       	ldi	r16, 0x00	; 0
    1000:	21 c0       	rjmp	.+66     	; 0x1044 <udc_process_setup+0x45a>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
    1002:	00 e0       	ldi	r16, 0x00	; 0
    1004:	1f c0       	rjmp	.+62     	; 0x1044 <udc_process_setup+0x45a>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1006:	80 91 67 2b 	lds	r24, 0x2B67
    100a:	90 91 68 2b 	lds	r25, 0x2B68
    100e:	89 2b       	or	r24, r25
    1010:	81 f4       	brne	.+32     	; 0x1032 <udc_process_setup+0x448>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1012:	80 91 63 2b 	lds	r24, 0x2B63
    1016:	90 91 64 2b 	lds	r25, 0x2B64
    101a:	89 2b       	or	r24, r25
    101c:	61 f4       	brne	.+24     	; 0x1036 <udc_process_setup+0x44c>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    101e:	c5 e6       	ldi	r28, 0x65	; 101
    1020:	db e2       	ldi	r29, 0x2B	; 43
    1022:	88 81       	ld	r24, Y
    1024:	0e 94 51 10 	call	0x20a2	; 0x20a2 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1028:	88 81       	ld	r24, Y
    102a:	0e 94 a7 10 	call	0x214e	; 0x214e <udd_ep_set_halt>
    102e:	08 2f       	mov	r16, r24
    1030:	09 c0       	rjmp	.+18     	; 0x1044 <udc_process_setup+0x45a>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    1032:	00 e0       	ldi	r16, 0x00	; 0
    1034:	07 c0       	rjmp	.+14     	; 0x1044 <udc_process_setup+0x45a>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
    1036:	00 e0       	ldi	r16, 0x00	; 0
    1038:	05 c0       	rjmp	.+10     	; 0x1044 <udc_process_setup+0x45a>
				break;
			}
		}
#endif
	}
	return false;
    103a:	00 e0       	ldi	r16, 0x00	; 0
    103c:	03 c0       	rjmp	.+6      	; 0x1044 <udc_process_setup+0x45a>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    103e:	00 e0       	ldi	r16, 0x00	; 0
    1040:	01 c0       	rjmp	.+2      	; 0x1044 <udc_process_setup+0x45a>
				break;
			}
		}
#endif
	}
	return false;
    1042:	00 e0       	ldi	r16, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1044:	01 11       	cpse	r16, r1
    1046:	91 c0       	rjmp	.+290    	; 0x116a <udc_process_setup+0x580>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1048:	80 91 61 2b 	lds	r24, 0x2B61
    104c:	8f 71       	andi	r24, 0x1F	; 31
    104e:	81 30       	cpi	r24, 0x01	; 1
    1050:	c1 f5       	brne	.+112    	; 0x10c2 <udc_process_setup+0x4d8>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1052:	80 91 7c 29 	lds	r24, 0x297C
    1056:	88 23       	and	r24, r24
    1058:	a1 f1       	breq	.+104    	; 0x10c2 <udc_process_setup+0x4d8>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    105a:	c0 91 65 2b 	lds	r28, 0x2B65
    105e:	d0 91 66 2b 	lds	r29, 0x2B66
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1062:	00 91 7a 29 	lds	r16, 0x297A
    1066:	10 91 7b 29 	lds	r17, 0x297B
    106a:	d8 01       	movw	r26, r16
    106c:	ed 91       	ld	r30, X+
    106e:	fc 91       	ld	r31, X
    1070:	84 81       	ldd	r24, Z+4	; 0x04
    1072:	c8 17       	cp	r28, r24
    1074:	30 f5       	brcc	.+76     	; 0x10c2 <udc_process_setup+0x4d8>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1076:	60 e0       	ldi	r22, 0x00	; 0
    1078:	8c 2f       	mov	r24, r28
    107a:	af dc       	rcall	.-1698   	; 0x9da <udc_update_iface_desc>
    107c:	88 23       	and	r24, r24
    107e:	09 f1       	breq	.+66     	; 0x10c2 <udc_process_setup+0x4d8>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1080:	ce 01       	movw	r24, r28
    1082:	99 27       	eor	r25, r25
    1084:	88 0f       	add	r24, r24
    1086:	99 1f       	adc	r25, r25
    1088:	d8 01       	movw	r26, r16
    108a:	12 96       	adiw	r26, 0x02	; 2
    108c:	ed 91       	ld	r30, X+
    108e:	fc 91       	ld	r31, X
    1090:	13 97       	sbiw	r26, 0x03	; 3
    1092:	e8 0f       	add	r30, r24
    1094:	f9 1f       	adc	r31, r25
    1096:	00 81       	ld	r16, Z
    1098:	11 81       	ldd	r17, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    109a:	d8 01       	movw	r26, r16
    109c:	16 96       	adiw	r26, 0x06	; 6
    109e:	ed 91       	ld	r30, X+
    10a0:	fc 91       	ld	r31, X
    10a2:	17 97       	sbiw	r26, 0x07	; 7
    10a4:	09 95       	icall
    10a6:	68 2f       	mov	r22, r24
    10a8:	8c 2f       	mov	r24, r28
    10aa:	97 dc       	rcall	.-1746   	; 0x9da <udc_update_iface_desc>
    10ac:	88 23       	and	r24, r24
    10ae:	49 f0       	breq	.+18     	; 0x10c2 <udc_process_setup+0x4d8>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    10b0:	d8 01       	movw	r26, r16
    10b2:	14 96       	adiw	r26, 0x04	; 4
    10b4:	ed 91       	ld	r30, X+
    10b6:	fc 91       	ld	r31, X
    10b8:	15 97       	sbiw	r26, 0x05	; 5
    10ba:	09 95       	icall
    10bc:	08 2f       	mov	r16, r24
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    10be:	81 11       	cpse	r24, r1
    10c0:	54 c0       	rjmp	.+168    	; 0x116a <udc_process_setup+0x580>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    10c2:	80 91 61 2b 	lds	r24, 0x2B61
    10c6:	8f 71       	andi	r24, 0x1F	; 31
    10c8:	82 30       	cpi	r24, 0x02	; 2
    10ca:	d9 f5       	brne	.+118    	; 0x1142 <udc_process_setup+0x558>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    10cc:	80 91 7c 29 	lds	r24, 0x297C
    10d0:	88 23       	and	r24, r24
    10d2:	89 f1       	breq	.+98     	; 0x1136 <udc_process_setup+0x54c>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    10d4:	e0 91 7a 29 	lds	r30, 0x297A
    10d8:	f0 91 7b 29 	lds	r31, 0x297B
    10dc:	a0 81       	ld	r26, Z
    10de:	b1 81       	ldd	r27, Z+1	; 0x01
    10e0:	14 96       	adiw	r26, 0x04	; 4
    10e2:	8c 91       	ld	r24, X
    10e4:	88 23       	and	r24, r24
    10e6:	49 f1       	breq	.+82     	; 0x113a <udc_process_setup+0x550>
    10e8:	10 e0       	ldi	r17, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    10ea:	21 2f       	mov	r18, r17
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	22 0f       	add	r18, r18
    10f0:	33 1f       	adc	r19, r19
    10f2:	02 80       	ldd	r0, Z+2	; 0x02
    10f4:	f3 81       	ldd	r31, Z+3	; 0x03
    10f6:	e0 2d       	mov	r30, r0
    10f8:	e2 0f       	add	r30, r18
    10fa:	f3 1f       	adc	r31, r19
    10fc:	c0 81       	ld	r28, Z
    10fe:	d1 81       	ldd	r29, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1100:	ee 81       	ldd	r30, Y+6	; 0x06
    1102:	ff 81       	ldd	r31, Y+7	; 0x07
    1104:	09 95       	icall
    1106:	68 2f       	mov	r22, r24
    1108:	81 2f       	mov	r24, r17
    110a:	67 dc       	rcall	.-1842   	; 0x9da <udc_update_iface_desc>
    110c:	08 2f       	mov	r16, r24
    110e:	88 23       	and	r24, r24
    1110:	61 f1       	breq	.+88     	; 0x116a <udc_process_setup+0x580>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1112:	ec 81       	ldd	r30, Y+4	; 0x04
    1114:	fd 81       	ldd	r31, Y+5	; 0x05
    1116:	09 95       	icall
    1118:	08 2f       	mov	r16, r24
    111a:	81 11       	cpse	r24, r1
    111c:	26 c0       	rjmp	.+76     	; 0x116a <udc_process_setup+0x580>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    111e:	1f 5f       	subi	r17, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1120:	e0 91 7a 29 	lds	r30, 0x297A
    1124:	f0 91 7b 29 	lds	r31, 0x297B
    1128:	a0 81       	ld	r26, Z
    112a:	b1 81       	ldd	r27, Z+1	; 0x01
    112c:	14 96       	adiw	r26, 0x04	; 4
    112e:	8c 91       	ld	r24, X
    1130:	18 17       	cp	r17, r24
    1132:	d8 f2       	brcs	.-74     	; 0x10ea <udc_process_setup+0x500>
    1134:	1a c0       	rjmp	.+52     	; 0x116a <udc_process_setup+0x580>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1136:	00 e0       	ldi	r16, 0x00	; 0
    1138:	18 c0       	rjmp	.+48     	; 0x116a <udc_process_setup+0x580>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    113a:	00 e0       	ldi	r16, 0x00	; 0
    113c:	16 c0       	rjmp	.+44     	; 0x116a <udc_process_setup+0x580>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    113e:	00 e0       	ldi	r16, 0x00	; 0
    1140:	14 c0       	rjmp	.+40     	; 0x116a <udc_process_setup+0x580>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1142:	00 e0       	ldi	r16, 0x00	; 0
    1144:	12 c0       	rjmp	.+36     	; 0x116a <udc_process_setup+0x580>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1146:	82 2f       	mov	r24, r18
    1148:	80 76       	andi	r24, 0x60	; 96
    114a:	09 f0       	breq	.+2      	; 0x114e <udc_process_setup+0x564>
    114c:	7d cf       	rjmp	.-262    	; 0x1048 <udc_process_setup+0x45e>
    114e:	86 ce       	rjmp	.-756    	; 0xe5c <udc_process_setup+0x272>
    1150:	32 2f       	mov	r19, r18
    1152:	30 76       	andi	r19, 0x60	; 96
    1154:	09 f0       	breq	.+2      	; 0x1158 <udc_process_setup+0x56e>
    1156:	78 cf       	rjmp	.-272    	; 0x1048 <udc_process_setup+0x45e>
    1158:	67 cd       	rjmp	.-1330   	; 0xc28 <udc_process_setup+0x3e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    115a:	26 e0       	ldi	r18, 0x06	; 6
		str = udc_string_product_name;
    115c:	82 e2       	ldi	r24, 0x22	; 34
    115e:	90 e2       	ldi	r25, 0x20	; 32
    1160:	e1 cd       	rjmp	.-1086   	; 0xd24 <udc_process_setup+0x13a>
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    1162:	24 e0       	ldi	r18, 0x04	; 4
		str = udc_get_string_serial_name();
    1164:	8b ed       	ldi	r24, 0xDB	; 219
    1166:	90 e2       	ldi	r25, 0x20	; 32
    1168:	dd cd       	rjmp	.-1094   	; 0xd24 <udc_process_setup+0x13a>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    116a:	80 2f       	mov	r24, r16
    116c:	df 91       	pop	r29
    116e:	cf 91       	pop	r28
    1170:	1f 91       	pop	r17
    1172:	0f 91       	pop	r16
    1174:	ff 90       	pop	r15
    1176:	ef 90       	pop	r14
    1178:	08 95       	ret

0000117a <spi_xmega_set_baud_div>:
 * \return Status of operation.
 *   \retval >=0  Success.
 *   \retval  <0  Error.
 */
int8_t spi_xmega_set_baud_div(SPI_t *spi, uint32_t baudrate, uint32_t clkper_hz)
{
    117a:	cf 92       	push	r12
    117c:	df 92       	push	r13
    117e:	ef 92       	push	r14
    1180:	ff 92       	push	r15
    1182:	0f 93       	push	r16
    1184:	1f 93       	push	r17
    1186:	cf 93       	push	r28
    1188:	df 93       	push	r29
    118a:	ec 01       	movw	r28, r24
    118c:	6a 01       	movw	r12, r20
    118e:	7b 01       	movw	r14, r22

	/*
	 * Get wanted divisor rounded up so we don't get speed higher than
	 * requested baudrate.
	 */
	divisor = (clkper_hz + baudrate - 1) / baudrate;
    1190:	db 01       	movw	r26, r22
    1192:	ca 01       	movw	r24, r20
    1194:	01 97       	sbiw	r24, 0x01	; 1
    1196:	a1 09       	sbc	r26, r1
    1198:	b1 09       	sbc	r27, r1
    119a:	bc 01       	movw	r22, r24
    119c:	cd 01       	movw	r24, r26
    119e:	60 0f       	add	r22, r16
    11a0:	71 1f       	adc	r23, r17
    11a2:	82 1f       	adc	r24, r18
    11a4:	93 1f       	adc	r25, r19
    11a6:	a7 01       	movw	r20, r14
    11a8:	96 01       	movw	r18, r12
    11aa:	0e 94 19 25 	call	0x4a32	; 0x4a32 <__udivmodsi4>

	if (divisor > 128) {
    11ae:	21 38       	cpi	r18, 0x81	; 129
    11b0:	31 05       	cpc	r19, r1
    11b2:	41 05       	cpc	r20, r1
    11b4:	51 05       	cpc	r21, r1
    11b6:	f8 f4       	brcc	.+62     	; 0x11f6 <spi_xmega_set_baud_div+0x7c>

	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
    11b8:	21 34       	cpi	r18, 0x41	; 65
    11ba:	60 f4       	brcc	.+24     	; 0x11d4 <spi_xmega_set_baud_div+0x5a>
		ctrl = SPI_PRESCALER_DIV128_gc;
	}
	else if (divisor_8bit > 32) {
    11bc:	21 32       	cpi	r18, 0x21	; 33
    11be:	60 f4       	brcc	.+24     	; 0x11d8 <spi_xmega_set_baud_div+0x5e>
		ctrl = SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 16) {
    11c0:	21 31       	cpi	r18, 0x11	; 17
    11c2:	60 f4       	brcc	.+24     	; 0x11dc <spi_xmega_set_baud_div+0x62>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 8) {
    11c4:	29 30       	cpi	r18, 0x09	; 9
    11c6:	60 f4       	brcc	.+24     	; 0x11e0 <spi_xmega_set_baud_div+0x66>
		ctrl = SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 4) {
    11c8:	25 30       	cpi	r18, 0x05	; 5
    11ca:	60 f4       	brcc	.+24     	; 0x11e4 <spi_xmega_set_baud_div+0x6a>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 2) {
    11cc:	23 30       	cpi	r18, 0x03	; 3
    11ce:	60 f0       	brcs	.+24     	; 0x11e8 <spi_xmega_set_baud_div+0x6e>
		ctrl = SPI_PRESCALER_DIV4_gc;
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	0b c0       	rjmp	.+22     	; 0x11ea <spi_xmega_set_baud_div+0x70>
	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
		ctrl = SPI_PRESCALER_DIV128_gc;
    11d4:	93 e0       	ldi	r25, 0x03	; 3
    11d6:	09 c0       	rjmp	.+18     	; 0x11ea <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 32) {
		ctrl = SPI_PRESCALER_DIV64_gc;
    11d8:	92 e0       	ldi	r25, 0x02	; 2
    11da:	07 c0       	rjmp	.+14     	; 0x11ea <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 16) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
    11dc:	92 e8       	ldi	r25, 0x82	; 130
    11de:	05 c0       	rjmp	.+10     	; 0x11ea <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 8) {
		ctrl = SPI_PRESCALER_DIV16_gc;
    11e0:	91 e0       	ldi	r25, 0x01	; 1
    11e2:	03 c0       	rjmp	.+6      	; 0x11ea <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 4) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
    11e4:	91 e8       	ldi	r25, 0x81	; 129
    11e6:	01 c0       	rjmp	.+2      	; 0x11ea <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 2) {
		ctrl = SPI_PRESCALER_DIV4_gc;
	}
	else {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV4_gc;
    11e8:	90 e8       	ldi	r25, 0x80	; 128
	}

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;
    11ea:	88 81       	ld	r24, Y
    11ec:	8c 77       	andi	r24, 0x7C	; 124
    11ee:	89 2b       	or	r24, r25
    11f0:	88 83       	st	Y, r24

	return 1;
    11f2:	81 e0       	ldi	r24, 0x01	; 1
    11f4:	01 c0       	rjmp	.+2      	; 0x11f8 <spi_xmega_set_baud_div+0x7e>
	if (divisor > 128) {
		/*
		 * Highest possible divisor is 128 so fail since we can't get
		 * low enough baudrate.
		 */
		return -1;
    11f6:	8f ef       	ldi	r24, 0xFF	; 255

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;

	return 1;
}
    11f8:	df 91       	pop	r29
    11fa:	cf 91       	pop	r28
    11fc:	1f 91       	pop	r17
    11fe:	0f 91       	pop	r16
    1200:	ff 90       	pop	r15
    1202:	ef 90       	pop	r14
    1204:	df 90       	pop	r13
    1206:	cf 90       	pop	r12
    1208:	08 95       	ret

0000120a <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    120a:	cf 93       	push	r28
    120c:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    120e:	e0 91 82 29 	lds	r30, 0x2982
    1212:	f0 91 83 29 	lds	r31, 0x2983
    1216:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    1218:	83 ff       	sbrs	r24, 3
    121a:	08 c0       	rjmp	.+16     	; 0x122c <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    121c:	88 60       	ori	r24, 0x08	; 8
    121e:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    1220:	83 e0       	ldi	r24, 0x03	; 3
    1222:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    1224:	86 ef       	ldi	r24, 0xF6	; 246
    1226:	80 93 8c 29 	sts	0x298C, r24
    122a:	89 c0       	rjmp	.+274    	; 0x133e <twim_interrupt_handler+0x134>
    122c:	98 2f       	mov	r25, r24
    122e:	94 71       	andi	r25, 0x14	; 20

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    1230:	31 f0       	breq	.+12     	; 0x123e <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1232:	83 e0       	ldi	r24, 0x03	; 3
    1234:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    1236:	8f ef       	ldi	r24, 0xFF	; 255
    1238:	80 93 8c 29 	sts	0x298C, r24
    123c:	80 c0       	rjmp	.+256    	; 0x133e <twim_interrupt_handler+0x134>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    123e:	86 ff       	sbrs	r24, 6
    1240:	45 c0       	rjmp	.+138    	; 0x12cc <twim_interrupt_handler+0xc2>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1242:	a0 91 84 29 	lds	r26, 0x2984
    1246:	b0 91 85 29 	lds	r27, 0x2985

	if (transfer.addr_count < pkg->addr_length) {
    124a:	80 91 86 29 	lds	r24, 0x2986
    124e:	90 91 87 29 	lds	r25, 0x2987
    1252:	14 96       	adiw	r26, 0x04	; 4
    1254:	2d 91       	ld	r18, X+
    1256:	3c 91       	ld	r19, X
    1258:	15 97       	sbiw	r26, 0x05	; 5
    125a:	82 17       	cp	r24, r18
    125c:	93 07       	cpc	r25, r19
    125e:	6c f4       	brge	.+26     	; 0x127a <twim_interrupt_handler+0x70>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    1260:	9c 01       	movw	r18, r24
    1262:	2f 5f       	subi	r18, 0xFF	; 255
    1264:	3f 4f       	sbci	r19, 0xFF	; 255
    1266:	20 93 86 29 	sts	0x2986, r18
    126a:	30 93 87 29 	sts	0x2987, r19
    126e:	a8 0f       	add	r26, r24
    1270:	b9 1f       	adc	r27, r25
    1272:	11 96       	adiw	r26, 0x01	; 1
    1274:	8c 91       	ld	r24, X
    1276:	87 83       	std	Z+7, r24	; 0x07
    1278:	62 c0       	rjmp	.+196    	; 0x133e <twim_interrupt_handler+0x134>

	} else if (transfer.data_count < pkg->length) {
    127a:	80 91 88 29 	lds	r24, 0x2988
    127e:	90 91 89 29 	lds	r25, 0x2989
    1282:	18 96       	adiw	r26, 0x08	; 8
    1284:	2d 91       	ld	r18, X+
    1286:	3c 91       	ld	r19, X
    1288:	19 97       	sbiw	r26, 0x09	; 9
    128a:	82 17       	cp	r24, r18
    128c:	93 07       	cpc	r25, r19
    128e:	c8 f4       	brcc	.+50     	; 0x12c2 <twim_interrupt_handler+0xb8>

		if (transfer.read) {
    1290:	20 91 8a 29 	lds	r18, 0x298A
    1294:	22 23       	and	r18, r18
    1296:	21 f0       	breq	.+8      	; 0x12a0 <twim_interrupt_handler+0x96>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    1298:	86 81       	ldd	r24, Z+6	; 0x06
    129a:	81 60       	ori	r24, 0x01	; 1
    129c:	86 83       	std	Z+6, r24	; 0x06
    129e:	4f c0       	rjmp	.+158    	; 0x133e <twim_interrupt_handler+0x134>

		} else {
			const uint8_t * const data = pkg->buffer;
    12a0:	16 96       	adiw	r26, 0x06	; 6
    12a2:	2d 91       	ld	r18, X+
    12a4:	3c 91       	ld	r19, X
    12a6:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    12a8:	ac 01       	movw	r20, r24
    12aa:	4f 5f       	subi	r20, 0xFF	; 255
    12ac:	5f 4f       	sbci	r21, 0xFF	; 255
    12ae:	40 93 88 29 	sts	0x2988, r20
    12b2:	50 93 89 29 	sts	0x2989, r21
    12b6:	d9 01       	movw	r26, r18
    12b8:	a8 0f       	add	r26, r24
    12ba:	b9 1f       	adc	r27, r25
    12bc:	8c 91       	ld	r24, X
    12be:	87 83       	std	Z+7, r24	; 0x07
    12c0:	3e c0       	rjmp	.+124    	; 0x133e <twim_interrupt_handler+0x134>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    12c2:	83 e0       	ldi	r24, 0x03	; 3
    12c4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    12c6:	10 92 8c 29 	sts	0x298C, r1
    12ca:	39 c0       	rjmp	.+114    	; 0x133e <twim_interrupt_handler+0x134>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    12cc:	88 23       	and	r24, r24
    12ce:	a4 f5       	brge	.+104    	; 0x1338 <twim_interrupt_handler+0x12e>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    12d0:	a0 91 84 29 	lds	r26, 0x2984
    12d4:	b0 91 85 29 	lds	r27, 0x2985

	if (transfer.data_count < pkg->length) {
    12d8:	80 91 88 29 	lds	r24, 0x2988
    12dc:	90 91 89 29 	lds	r25, 0x2989
    12e0:	18 96       	adiw	r26, 0x08	; 8
    12e2:	2d 91       	ld	r18, X+
    12e4:	3c 91       	ld	r19, X
    12e6:	19 97       	sbiw	r26, 0x09	; 9
    12e8:	82 17       	cp	r24, r18
    12ea:	93 07       	cpc	r25, r19
    12ec:	f8 f4       	brcc	.+62     	; 0x132c <twim_interrupt_handler+0x122>

		uint8_t * const data = pkg->buffer;
    12ee:	16 96       	adiw	r26, 0x06	; 6
    12f0:	4d 91       	ld	r20, X+
    12f2:	5c 91       	ld	r21, X
    12f4:	17 97       	sbiw	r26, 0x07	; 7
		data[transfer.data_count++] = bus->MASTER.DATA;
    12f6:	9c 01       	movw	r18, r24
    12f8:	2f 5f       	subi	r18, 0xFF	; 255
    12fa:	3f 4f       	sbci	r19, 0xFF	; 255
    12fc:	20 93 88 29 	sts	0x2988, r18
    1300:	30 93 89 29 	sts	0x2989, r19
    1304:	67 81       	ldd	r22, Z+7	; 0x07
    1306:	ea 01       	movw	r28, r20
    1308:	c8 0f       	add	r28, r24
    130a:	d9 1f       	adc	r29, r25
    130c:	68 83       	st	Y, r22

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    130e:	18 96       	adiw	r26, 0x08	; 8
    1310:	8d 91       	ld	r24, X+
    1312:	9c 91       	ld	r25, X
    1314:	19 97       	sbiw	r26, 0x09	; 9
    1316:	28 17       	cp	r18, r24
    1318:	39 07       	cpc	r19, r25
    131a:	18 f4       	brcc	.+6      	; 0x1322 <twim_interrupt_handler+0x118>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    131c:	82 e0       	ldi	r24, 0x02	; 2
    131e:	83 83       	std	Z+3, r24	; 0x03
    1320:	0e c0       	rjmp	.+28     	; 0x133e <twim_interrupt_handler+0x134>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    1322:	87 e0       	ldi	r24, 0x07	; 7
    1324:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    1326:	10 92 8c 29 	sts	0x298C, r1
    132a:	09 c0       	rjmp	.+18     	; 0x133e <twim_interrupt_handler+0x134>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    132c:	83 e0       	ldi	r24, 0x03	; 3
    132e:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    1330:	89 ef       	ldi	r24, 0xF9	; 249
    1332:	80 93 8c 29 	sts	0x298C, r24
    1336:	03 c0       	rjmp	.+6      	; 0x133e <twim_interrupt_handler+0x134>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    1338:	8b ef       	ldi	r24, 0xFB	; 251
    133a:	80 93 8c 29 	sts	0x298C, r24
	}
}
    133e:	df 91       	pop	r29
    1340:	cf 91       	pop	r28
    1342:	08 95       	ret

00001344 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    1344:	1f 92       	push	r1
    1346:	0f 92       	push	r0
    1348:	0f b6       	in	r0, 0x3f	; 63
    134a:	0f 92       	push	r0
    134c:	11 24       	eor	r1, r1
    134e:	2f 93       	push	r18
    1350:	3f 93       	push	r19
    1352:	4f 93       	push	r20
    1354:	5f 93       	push	r21
    1356:	6f 93       	push	r22
    1358:	7f 93       	push	r23
    135a:	8f 93       	push	r24
    135c:	9f 93       	push	r25
    135e:	af 93       	push	r26
    1360:	bf 93       	push	r27
    1362:	ef 93       	push	r30
    1364:	ff 93       	push	r31
    1366:	51 df       	rcall	.-350    	; 0x120a <twim_interrupt_handler>
    1368:	ff 91       	pop	r31
    136a:	ef 91       	pop	r30
    136c:	bf 91       	pop	r27
    136e:	af 91       	pop	r26
    1370:	9f 91       	pop	r25
    1372:	8f 91       	pop	r24
    1374:	7f 91       	pop	r23
    1376:	6f 91       	pop	r22
    1378:	5f 91       	pop	r21
    137a:	4f 91       	pop	r20
    137c:	3f 91       	pop	r19
    137e:	2f 91       	pop	r18
    1380:	0f 90       	pop	r0
    1382:	0f be       	out	0x3f, r0	; 63
    1384:	0f 90       	pop	r0
    1386:	1f 90       	pop	r1
    1388:	18 95       	reti

0000138a <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    138a:	1f 92       	push	r1
    138c:	0f 92       	push	r0
    138e:	0f b6       	in	r0, 0x3f	; 63
    1390:	0f 92       	push	r0
    1392:	11 24       	eor	r1, r1
    1394:	2f 93       	push	r18
    1396:	3f 93       	push	r19
    1398:	4f 93       	push	r20
    139a:	5f 93       	push	r21
    139c:	6f 93       	push	r22
    139e:	7f 93       	push	r23
    13a0:	8f 93       	push	r24
    13a2:	9f 93       	push	r25
    13a4:	af 93       	push	r26
    13a6:	bf 93       	push	r27
    13a8:	ef 93       	push	r30
    13aa:	ff 93       	push	r31
    13ac:	2e df       	rcall	.-420    	; 0x120a <twim_interrupt_handler>
    13ae:	ff 91       	pop	r31
    13b0:	ef 91       	pop	r30
    13b2:	bf 91       	pop	r27
    13b4:	af 91       	pop	r26
    13b6:	9f 91       	pop	r25
    13b8:	8f 91       	pop	r24
    13ba:	7f 91       	pop	r23
    13bc:	6f 91       	pop	r22
    13be:	5f 91       	pop	r21
    13c0:	4f 91       	pop	r20
    13c2:	3f 91       	pop	r19
    13c4:	2f 91       	pop	r18
    13c6:	0f 90       	pop	r0
    13c8:	0f be       	out	0x3f, r0	; 63
    13ca:	0f 90       	pop	r0
    13cc:	1f 90       	pop	r1
    13ce:	18 95       	reti

000013d0 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    13d0:	4f 92       	push	r4
    13d2:	5f 92       	push	r5
    13d4:	6f 92       	push	r6
    13d6:	7f 92       	push	r7
    13d8:	8f 92       	push	r8
    13da:	9f 92       	push	r9
    13dc:	af 92       	push	r10
    13de:	bf 92       	push	r11
    13e0:	cf 92       	push	r12
    13e2:	df 92       	push	r13
    13e4:	ef 92       	push	r14
    13e6:	ff 92       	push	r15
    13e8:	0f 93       	push	r16
    13ea:	1f 93       	push	r17
    13ec:	cf 93       	push	r28
    13ee:	df 93       	push	r29
    13f0:	ec 01       	movw	r28, r24
    13f2:	4a 01       	movw	r8, r20
    13f4:	5b 01       	movw	r10, r22
    13f6:	28 01       	movw	r4, r16
    13f8:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    13fa:	d9 01       	movw	r26, r18
    13fc:	c8 01       	movw	r24, r16
    13fe:	68 94       	set
    1400:	12 f8       	bld	r1, 2
    1402:	b6 95       	lsr	r27
    1404:	a7 95       	ror	r26
    1406:	97 95       	ror	r25
    1408:	87 95       	ror	r24
    140a:	16 94       	lsr	r1
    140c:	d1 f7       	brne	.-12     	; 0x1402 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    140e:	b9 01       	movw	r22, r18
    1410:	a8 01       	movw	r20, r16
    1412:	03 2e       	mov	r0, r19
    1414:	36 e1       	ldi	r19, 0x16	; 22
    1416:	76 95       	lsr	r23
    1418:	67 95       	ror	r22
    141a:	57 95       	ror	r21
    141c:	47 95       	ror	r20
    141e:	3a 95       	dec	r19
    1420:	d1 f7       	brne	.-12     	; 0x1416 <usart_set_baudrate+0x46>
    1422:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1424:	2c 81       	ldd	r18, Y+4	; 0x04
    1426:	22 fd       	sbrc	r18, 2
    1428:	08 c0       	rjmp	.+16     	; 0x143a <usart_set_baudrate+0x6a>
		max_rate /= 2;
    142a:	b6 95       	lsr	r27
    142c:	a7 95       	ror	r26
    142e:	97 95       	ror	r25
    1430:	87 95       	ror	r24
		min_rate /= 2;
    1432:	76 95       	lsr	r23
    1434:	67 95       	ror	r22
    1436:	57 95       	ror	r21
    1438:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    143a:	88 15       	cp	r24, r8
    143c:	99 05       	cpc	r25, r9
    143e:	aa 05       	cpc	r26, r10
    1440:	bb 05       	cpc	r27, r11
    1442:	08 f4       	brcc	.+2      	; 0x1446 <usart_set_baudrate+0x76>
    1444:	a6 c0       	rjmp	.+332    	; 0x1592 <usart_set_baudrate+0x1c2>
    1446:	84 16       	cp	r8, r20
    1448:	95 06       	cpc	r9, r21
    144a:	a6 06       	cpc	r10, r22
    144c:	b7 06       	cpc	r11, r23
    144e:	08 f4       	brcc	.+2      	; 0x1452 <usart_set_baudrate+0x82>
    1450:	a2 c0       	rjmp	.+324    	; 0x1596 <usart_set_baudrate+0x1c6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1452:	8c 81       	ldd	r24, Y+4	; 0x04
    1454:	82 fd       	sbrc	r24, 2
    1456:	04 c0       	rjmp	.+8      	; 0x1460 <usart_set_baudrate+0x90>
		baud *= 2;
    1458:	88 0c       	add	r8, r8
    145a:	99 1c       	adc	r9, r9
    145c:	aa 1c       	adc	r10, r10
    145e:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1460:	c3 01       	movw	r24, r6
    1462:	b2 01       	movw	r22, r4
    1464:	a5 01       	movw	r20, r10
    1466:	94 01       	movw	r18, r8
    1468:	0e 94 19 25 	call	0x4a32	; 0x4a32 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    146c:	2f 3f       	cpi	r18, 0xFF	; 255
    146e:	31 05       	cpc	r19, r1
    1470:	41 05       	cpc	r20, r1
    1472:	51 05       	cpc	r21, r1
    1474:	08 f4       	brcc	.+2      	; 0x1478 <usart_set_baudrate+0xa8>
    1476:	91 c0       	rjmp	.+290    	; 0x159a <usart_set_baudrate+0x1ca>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1478:	c1 2c       	mov	r12, r1
    147a:	d1 2c       	mov	r13, r1
    147c:	76 01       	movw	r14, r12
    147e:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1480:	19 ef       	ldi	r17, 0xF9	; 249
    1482:	05 c0       	rjmp	.+10     	; 0x148e <usart_set_baudrate+0xbe>
		if (ratio < limit) {
    1484:	2c 15       	cp	r18, r12
    1486:	3d 05       	cpc	r19, r13
    1488:	4e 05       	cpc	r20, r14
    148a:	5f 05       	cpc	r21, r15
    148c:	68 f0       	brcs	.+26     	; 0x14a8 <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
    148e:	cc 0c       	add	r12, r12
    1490:	dd 1c       	adc	r13, r13
    1492:	ee 1c       	adc	r14, r14
    1494:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1496:	1d 3f       	cpi	r17, 0xFD	; 253
    1498:	14 f4       	brge	.+4      	; 0x149e <usart_set_baudrate+0xce>
			limit |= 1;
    149a:	68 94       	set
    149c:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    149e:	1f 5f       	subi	r17, 0xFF	; 255
    14a0:	17 30       	cpi	r17, 0x07	; 7
    14a2:	81 f7       	brne	.-32     	; 0x1484 <usart_set_baudrate+0xb4>
    14a4:	21 2f       	mov	r18, r17
    14a6:	50 c0       	rjmp	.+160    	; 0x1548 <usart_set_baudrate+0x178>
    14a8:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    14aa:	11 23       	and	r17, r17
    14ac:	0c f0       	brlt	.+2      	; 0x14b0 <usart_set_baudrate+0xe0>
    14ae:	4c c0       	rjmp	.+152    	; 0x1548 <usart_set_baudrate+0x178>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    14b0:	d5 01       	movw	r26, r10
    14b2:	c4 01       	movw	r24, r8
    14b4:	88 0f       	add	r24, r24
    14b6:	99 1f       	adc	r25, r25
    14b8:	aa 1f       	adc	r26, r26
    14ba:	bb 1f       	adc	r27, r27
    14bc:	88 0f       	add	r24, r24
    14be:	99 1f       	adc	r25, r25
    14c0:	aa 1f       	adc	r26, r26
    14c2:	bb 1f       	adc	r27, r27
    14c4:	88 0f       	add	r24, r24
    14c6:	99 1f       	adc	r25, r25
    14c8:	aa 1f       	adc	r26, r26
    14ca:	bb 1f       	adc	r27, r27
    14cc:	48 1a       	sub	r4, r24
    14ce:	59 0a       	sbc	r5, r25
    14d0:	6a 0a       	sbc	r6, r26
    14d2:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    14d4:	1e 3f       	cpi	r17, 0xFE	; 254
    14d6:	f4 f4       	brge	.+60     	; 0x1514 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    14d8:	6d ef       	ldi	r22, 0xFD	; 253
    14da:	7f ef       	ldi	r23, 0xFF	; 255
    14dc:	61 1b       	sub	r22, r17
    14de:	71 09       	sbc	r23, r1
    14e0:	17 fd       	sbrc	r17, 7
    14e2:	73 95       	inc	r23
    14e4:	04 c0       	rjmp	.+8      	; 0x14ee <usart_set_baudrate+0x11e>
    14e6:	44 0c       	add	r4, r4
    14e8:	55 1c       	adc	r5, r5
    14ea:	66 1c       	adc	r6, r6
    14ec:	77 1c       	adc	r7, r7
    14ee:	6a 95       	dec	r22
    14f0:	d2 f7       	brpl	.-12     	; 0x14e6 <usart_set_baudrate+0x116>
    14f2:	d5 01       	movw	r26, r10
    14f4:	c4 01       	movw	r24, r8
    14f6:	b6 95       	lsr	r27
    14f8:	a7 95       	ror	r26
    14fa:	97 95       	ror	r25
    14fc:	87 95       	ror	r24
    14fe:	bc 01       	movw	r22, r24
    1500:	cd 01       	movw	r24, r26
    1502:	64 0d       	add	r22, r4
    1504:	75 1d       	adc	r23, r5
    1506:	86 1d       	adc	r24, r6
    1508:	97 1d       	adc	r25, r7
    150a:	a5 01       	movw	r20, r10
    150c:	94 01       	movw	r18, r8
    150e:	0e 94 19 25 	call	0x4a32	; 0x4a32 <__udivmodsi4>
    1512:	36 c0       	rjmp	.+108    	; 0x1580 <usart_set_baudrate+0x1b0>
		} else {
			baud <<= exp + 3;
    1514:	23 e0       	ldi	r18, 0x03	; 3
    1516:	21 0f       	add	r18, r17
    1518:	d5 01       	movw	r26, r10
    151a:	c4 01       	movw	r24, r8
    151c:	04 c0       	rjmp	.+8      	; 0x1526 <usart_set_baudrate+0x156>
    151e:	88 0f       	add	r24, r24
    1520:	99 1f       	adc	r25, r25
    1522:	aa 1f       	adc	r26, r26
    1524:	bb 1f       	adc	r27, r27
    1526:	2a 95       	dec	r18
    1528:	d2 f7       	brpl	.-12     	; 0x151e <usart_set_baudrate+0x14e>
    152a:	9c 01       	movw	r18, r24
    152c:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    152e:	b6 95       	lsr	r27
    1530:	a7 95       	ror	r26
    1532:	97 95       	ror	r25
    1534:	87 95       	ror	r24
    1536:	bc 01       	movw	r22, r24
    1538:	cd 01       	movw	r24, r26
    153a:	64 0d       	add	r22, r4
    153c:	75 1d       	adc	r23, r5
    153e:	86 1d       	adc	r24, r6
    1540:	97 1d       	adc	r25, r7
    1542:	0e 94 19 25 	call	0x4a32	; 0x4a32 <__udivmodsi4>
    1546:	1c c0       	rjmp	.+56     	; 0x1580 <usart_set_baudrate+0x1b0>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1548:	2d 5f       	subi	r18, 0xFD	; 253
    154a:	d5 01       	movw	r26, r10
    154c:	c4 01       	movw	r24, r8
    154e:	04 c0       	rjmp	.+8      	; 0x1558 <usart_set_baudrate+0x188>
    1550:	88 0f       	add	r24, r24
    1552:	99 1f       	adc	r25, r25
    1554:	aa 1f       	adc	r26, r26
    1556:	bb 1f       	adc	r27, r27
    1558:	2a 95       	dec	r18
    155a:	d2 f7       	brpl	.-12     	; 0x1550 <usart_set_baudrate+0x180>
    155c:	9c 01       	movw	r18, r24
    155e:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1560:	b6 95       	lsr	r27
    1562:	a7 95       	ror	r26
    1564:	97 95       	ror	r25
    1566:	87 95       	ror	r24
    1568:	bc 01       	movw	r22, r24
    156a:	cd 01       	movw	r24, r26
    156c:	64 0d       	add	r22, r4
    156e:	75 1d       	adc	r23, r5
    1570:	86 1d       	adc	r24, r6
    1572:	97 1d       	adc	r25, r7
    1574:	0e 94 19 25 	call	0x4a32	; 0x4a32 <__udivmodsi4>
    1578:	21 50       	subi	r18, 0x01	; 1
    157a:	31 09       	sbc	r19, r1
    157c:	41 09       	sbc	r20, r1
    157e:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1580:	83 2f       	mov	r24, r19
    1582:	8f 70       	andi	r24, 0x0F	; 15
    1584:	12 95       	swap	r17
    1586:	10 7f       	andi	r17, 0xF0	; 240
    1588:	18 2b       	or	r17, r24
    158a:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    158c:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    158e:	81 e0       	ldi	r24, 0x01	; 1
    1590:	18 c0       	rjmp	.+48     	; 0x15c2 <usart_set_baudrate+0x1f2>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1592:	80 e0       	ldi	r24, 0x00	; 0
    1594:	16 c0       	rjmp	.+44     	; 0x15c2 <usart_set_baudrate+0x1f2>
    1596:	80 e0       	ldi	r24, 0x00	; 0
    1598:	14 c0       	rjmp	.+40     	; 0x15c2 <usart_set_baudrate+0x1f2>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    159a:	d5 01       	movw	r26, r10
    159c:	c4 01       	movw	r24, r8
    159e:	88 0f       	add	r24, r24
    15a0:	99 1f       	adc	r25, r25
    15a2:	aa 1f       	adc	r26, r26
    15a4:	bb 1f       	adc	r27, r27
    15a6:	88 0f       	add	r24, r24
    15a8:	99 1f       	adc	r25, r25
    15aa:	aa 1f       	adc	r26, r26
    15ac:	bb 1f       	adc	r27, r27
    15ae:	88 0f       	add	r24, r24
    15b0:	99 1f       	adc	r25, r25
    15b2:	aa 1f       	adc	r26, r26
    15b4:	bb 1f       	adc	r27, r27
    15b6:	48 1a       	sub	r4, r24
    15b8:	59 0a       	sbc	r5, r25
    15ba:	6a 0a       	sbc	r6, r26
    15bc:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    15be:	19 ef       	ldi	r17, 0xF9	; 249
    15c0:	8b cf       	rjmp	.-234    	; 0x14d8 <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	1f 91       	pop	r17
    15c8:	0f 91       	pop	r16
    15ca:	ff 90       	pop	r15
    15cc:	ef 90       	pop	r14
    15ce:	df 90       	pop	r13
    15d0:	cf 90       	pop	r12
    15d2:	bf 90       	pop	r11
    15d4:	af 90       	pop	r10
    15d6:	9f 90       	pop	r9
    15d8:	8f 90       	pop	r8
    15da:	7f 90       	pop	r7
    15dc:	6f 90       	pop	r6
    15de:	5f 90       	pop	r5
    15e0:	4f 90       	pop	r4
    15e2:	08 95       	ret

000015e4 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    15e4:	0f 93       	push	r16
    15e6:	1f 93       	push	r17
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
    15ec:	ec 01       	movw	r28, r24
    15ee:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    15f0:	00 97       	sbiw	r24, 0x00	; 0
    15f2:	09 f4       	brne	.+2      	; 0x15f6 <usart_init_rs232+0x12>
    15f4:	be c0       	rjmp	.+380    	; 0x1772 <usart_init_rs232+0x18e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    15f6:	80 3c       	cpi	r24, 0xC0	; 192
    15f8:	91 05       	cpc	r25, r1
    15fa:	21 f4       	brne	.+8      	; 0x1604 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    15fc:	60 e1       	ldi	r22, 0x10	; 16
    15fe:	80 e0       	ldi	r24, 0x00	; 0
    1600:	b4 d7       	rcall	.+3944   	; 0x256a <sysclk_enable_module>
    1602:	b7 c0       	rjmp	.+366    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    1604:	c1 15       	cp	r28, r1
    1606:	84 e0       	ldi	r24, 0x04	; 4
    1608:	d8 07       	cpc	r29, r24
    160a:	21 f4       	brne	.+8      	; 0x1614 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    160c:	64 e0       	ldi	r22, 0x04	; 4
    160e:	80 e0       	ldi	r24, 0x00	; 0
    1610:	ac d7       	rcall	.+3928   	; 0x256a <sysclk_enable_module>
    1612:	af c0       	rjmp	.+350    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1614:	c0 38       	cpi	r28, 0x80	; 128
    1616:	e1 e0       	ldi	r30, 0x01	; 1
    1618:	de 07       	cpc	r29, r30
    161a:	21 f4       	brne	.+8      	; 0x1624 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    161c:	62 e0       	ldi	r22, 0x02	; 2
    161e:	80 e0       	ldi	r24, 0x00	; 0
    1620:	a4 d7       	rcall	.+3912   	; 0x256a <sysclk_enable_module>
    1622:	a7 c0       	rjmp	.+334    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1624:	c1 15       	cp	r28, r1
    1626:	f1 e0       	ldi	r31, 0x01	; 1
    1628:	df 07       	cpc	r29, r31
    162a:	21 f4       	brne	.+8      	; 0x1634 <usart_init_rs232+0x50>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    162c:	61 e0       	ldi	r22, 0x01	; 1
    162e:	80 e0       	ldi	r24, 0x00	; 0
    1630:	9c d7       	rcall	.+3896   	; 0x256a <sysclk_enable_module>
    1632:	9f c0       	rjmp	.+318    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1634:	c0 38       	cpi	r28, 0x80	; 128
    1636:	83 e0       	ldi	r24, 0x03	; 3
    1638:	d8 07       	cpc	r29, r24
    163a:	21 f4       	brne	.+8      	; 0x1644 <usart_init_rs232+0x60>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    163c:	61 e0       	ldi	r22, 0x01	; 1
    163e:	81 e0       	ldi	r24, 0x01	; 1
    1640:	94 d7       	rcall	.+3880   	; 0x256a <sysclk_enable_module>
    1642:	97 c0       	rjmp	.+302    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1644:	c1 15       	cp	r28, r1
    1646:	e2 e0       	ldi	r30, 0x02	; 2
    1648:	de 07       	cpc	r29, r30
    164a:	21 f4       	brne	.+8      	; 0x1654 <usart_init_rs232+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    164c:	62 e0       	ldi	r22, 0x02	; 2
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	8c d7       	rcall	.+3864   	; 0x256a <sysclk_enable_module>
    1652:	8f c0       	rjmp	.+286    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1654:	c0 32       	cpi	r28, 0x20	; 32
    1656:	f3 e0       	ldi	r31, 0x03	; 3
    1658:	df 07       	cpc	r29, r31
    165a:	21 f4       	brne	.+8      	; 0x1664 <usart_init_rs232+0x80>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    165c:	64 e0       	ldi	r22, 0x04	; 4
    165e:	82 e0       	ldi	r24, 0x02	; 2
    1660:	84 d7       	rcall	.+3848   	; 0x256a <sysclk_enable_module>
    1662:	87 c0       	rjmp	.+270    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1664:	c1 15       	cp	r28, r1
    1666:	88 e0       	ldi	r24, 0x08	; 8
    1668:	d8 07       	cpc	r29, r24
    166a:	21 f4       	brne	.+8      	; 0x1674 <usart_init_rs232+0x90>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    166c:	61 e0       	ldi	r22, 0x01	; 1
    166e:	83 e0       	ldi	r24, 0x03	; 3
    1670:	7c d7       	rcall	.+3832   	; 0x256a <sysclk_enable_module>
    1672:	7f c0       	rjmp	.+254    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1674:	c1 15       	cp	r28, r1
    1676:	e9 e0       	ldi	r30, 0x09	; 9
    1678:	de 07       	cpc	r29, r30
    167a:	21 f4       	brne	.+8      	; 0x1684 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    167c:	61 e0       	ldi	r22, 0x01	; 1
    167e:	84 e0       	ldi	r24, 0x04	; 4
    1680:	74 d7       	rcall	.+3816   	; 0x256a <sysclk_enable_module>
    1682:	77 c0       	rjmp	.+238    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1684:	c1 15       	cp	r28, r1
    1686:	fa e0       	ldi	r31, 0x0A	; 10
    1688:	df 07       	cpc	r29, r31
    168a:	21 f4       	brne	.+8      	; 0x1694 <usart_init_rs232+0xb0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    168c:	61 e0       	ldi	r22, 0x01	; 1
    168e:	85 e0       	ldi	r24, 0x05	; 5
    1690:	6c d7       	rcall	.+3800   	; 0x256a <sysclk_enable_module>
    1692:	6f c0       	rjmp	.+222    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1694:	c0 34       	cpi	r28, 0x40	; 64
    1696:	88 e0       	ldi	r24, 0x08	; 8
    1698:	d8 07       	cpc	r29, r24
    169a:	21 f4       	brne	.+8      	; 0x16a4 <usart_init_rs232+0xc0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    169c:	62 e0       	ldi	r22, 0x02	; 2
    169e:	83 e0       	ldi	r24, 0x03	; 3
    16a0:	64 d7       	rcall	.+3784   	; 0x256a <sysclk_enable_module>
    16a2:	67 c0       	rjmp	.+206    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    16a4:	c0 34       	cpi	r28, 0x40	; 64
    16a6:	e9 e0       	ldi	r30, 0x09	; 9
    16a8:	de 07       	cpc	r29, r30
    16aa:	21 f4       	brne	.+8      	; 0x16b4 <usart_init_rs232+0xd0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    16ac:	62 e0       	ldi	r22, 0x02	; 2
    16ae:	84 e0       	ldi	r24, 0x04	; 4
    16b0:	5c d7       	rcall	.+3768   	; 0x256a <sysclk_enable_module>
    16b2:	5f c0       	rjmp	.+190    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    16b4:	c0 39       	cpi	r28, 0x90	; 144
    16b6:	f8 e0       	ldi	r31, 0x08	; 8
    16b8:	df 07       	cpc	r29, r31
    16ba:	21 f4       	brne	.+8      	; 0x16c4 <usart_init_rs232+0xe0>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    16bc:	64 e0       	ldi	r22, 0x04	; 4
    16be:	83 e0       	ldi	r24, 0x03	; 3
    16c0:	54 d7       	rcall	.+3752   	; 0x256a <sysclk_enable_module>
    16c2:	57 c0       	rjmp	.+174    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    16c4:	c0 39       	cpi	r28, 0x90	; 144
    16c6:	89 e0       	ldi	r24, 0x09	; 9
    16c8:	d8 07       	cpc	r29, r24
    16ca:	21 f4       	brne	.+8      	; 0x16d4 <usart_init_rs232+0xf0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    16cc:	64 e0       	ldi	r22, 0x04	; 4
    16ce:	84 e0       	ldi	r24, 0x04	; 4
    16d0:	4c d7       	rcall	.+3736   	; 0x256a <sysclk_enable_module>
    16d2:	4f c0       	rjmp	.+158    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    16d4:	c0 39       	cpi	r28, 0x90	; 144
    16d6:	ea e0       	ldi	r30, 0x0A	; 10
    16d8:	de 07       	cpc	r29, r30
    16da:	21 f4       	brne	.+8      	; 0x16e4 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    16dc:	64 e0       	ldi	r22, 0x04	; 4
    16de:	85 e0       	ldi	r24, 0x05	; 5
    16e0:	44 d7       	rcall	.+3720   	; 0x256a <sysclk_enable_module>
    16e2:	47 c0       	rjmp	.+142    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    16e4:	c0 3c       	cpi	r28, 0xC0	; 192
    16e6:	f8 e0       	ldi	r31, 0x08	; 8
    16e8:	df 07       	cpc	r29, r31
    16ea:	21 f4       	brne	.+8      	; 0x16f4 <usart_init_rs232+0x110>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    16ec:	68 e0       	ldi	r22, 0x08	; 8
    16ee:	83 e0       	ldi	r24, 0x03	; 3
    16f0:	3c d7       	rcall	.+3704   	; 0x256a <sysclk_enable_module>
    16f2:	3f c0       	rjmp	.+126    	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    16f4:	c0 3c       	cpi	r28, 0xC0	; 192
    16f6:	89 e0       	ldi	r24, 0x09	; 9
    16f8:	d8 07       	cpc	r29, r24
    16fa:	21 f4       	brne	.+8      	; 0x1704 <usart_init_rs232+0x120>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    16fc:	68 e0       	ldi	r22, 0x08	; 8
    16fe:	84 e0       	ldi	r24, 0x04	; 4
    1700:	34 d7       	rcall	.+3688   	; 0x256a <sysclk_enable_module>
    1702:	37 c0       	rjmp	.+110    	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1704:	c0 3a       	cpi	r28, 0xA0	; 160
    1706:	e8 e0       	ldi	r30, 0x08	; 8
    1708:	de 07       	cpc	r29, r30
    170a:	21 f4       	brne	.+8      	; 0x1714 <usart_init_rs232+0x130>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    170c:	60 e1       	ldi	r22, 0x10	; 16
    170e:	83 e0       	ldi	r24, 0x03	; 3
    1710:	2c d7       	rcall	.+3672   	; 0x256a <sysclk_enable_module>
    1712:	2f c0       	rjmp	.+94     	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1714:	c0 3a       	cpi	r28, 0xA0	; 160
    1716:	f9 e0       	ldi	r31, 0x09	; 9
    1718:	df 07       	cpc	r29, r31
    171a:	21 f4       	brne	.+8      	; 0x1724 <usart_init_rs232+0x140>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    171c:	60 e1       	ldi	r22, 0x10	; 16
    171e:	84 e0       	ldi	r24, 0x04	; 4
    1720:	24 d7       	rcall	.+3656   	; 0x256a <sysclk_enable_module>
    1722:	27 c0       	rjmp	.+78     	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1724:	c0 3a       	cpi	r28, 0xA0	; 160
    1726:	8a e0       	ldi	r24, 0x0A	; 10
    1728:	d8 07       	cpc	r29, r24
    172a:	21 f4       	brne	.+8      	; 0x1734 <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    172c:	60 e1       	ldi	r22, 0x10	; 16
    172e:	85 e0       	ldi	r24, 0x05	; 5
    1730:	1c d7       	rcall	.+3640   	; 0x256a <sysclk_enable_module>
    1732:	1f c0       	rjmp	.+62     	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1734:	c0 3b       	cpi	r28, 0xB0	; 176
    1736:	e8 e0       	ldi	r30, 0x08	; 8
    1738:	de 07       	cpc	r29, r30
    173a:	21 f4       	brne	.+8      	; 0x1744 <usart_init_rs232+0x160>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    173c:	60 e2       	ldi	r22, 0x20	; 32
    173e:	83 e0       	ldi	r24, 0x03	; 3
    1740:	14 d7       	rcall	.+3624   	; 0x256a <sysclk_enable_module>
    1742:	17 c0       	rjmp	.+46     	; 0x1772 <usart_init_rs232+0x18e>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1744:	c0 3b       	cpi	r28, 0xB0	; 176
    1746:	f9 e0       	ldi	r31, 0x09	; 9
    1748:	df 07       	cpc	r29, r31
    174a:	21 f4       	brne	.+8      	; 0x1754 <usart_init_rs232+0x170>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    174c:	60 e2       	ldi	r22, 0x20	; 32
    174e:	84 e0       	ldi	r24, 0x04	; 4
    1750:	0c d7       	rcall	.+3608   	; 0x256a <sysclk_enable_module>
    1752:	0f c0       	rjmp	.+30     	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1754:	c0 38       	cpi	r28, 0x80	; 128
    1756:	84 e0       	ldi	r24, 0x04	; 4
    1758:	d8 07       	cpc	r29, r24
    175a:	21 f4       	brne	.+8      	; 0x1764 <usart_init_rs232+0x180>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    175c:	60 e4       	ldi	r22, 0x40	; 64
    175e:	83 e0       	ldi	r24, 0x03	; 3
    1760:	04 d7       	rcall	.+3592   	; 0x256a <sysclk_enable_module>
    1762:	07 c0       	rjmp	.+14     	; 0x1772 <usart_init_rs232+0x18e>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1764:	c0 3a       	cpi	r28, 0xA0	; 160
    1766:	e4 e0       	ldi	r30, 0x04	; 4
    1768:	de 07       	cpc	r29, r30
    176a:	19 f4       	brne	.+6      	; 0x1772 <usart_init_rs232+0x18e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    176c:	60 e4       	ldi	r22, 0x40	; 64
    176e:	85 e0       	ldi	r24, 0x05	; 5
    1770:	fc d6       	rcall	.+3576   	; 0x256a <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1772:	8d 81       	ldd	r24, Y+5	; 0x05
    1774:	8f 73       	andi	r24, 0x3F	; 63
    1776:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1778:	f8 01       	movw	r30, r16
    177a:	94 81       	ldd	r25, Z+4	; 0x04
    177c:	85 81       	ldd	r24, Z+5	; 0x05
    177e:	89 2b       	or	r24, r25
    1780:	96 81       	ldd	r25, Z+6	; 0x06
    1782:	99 23       	and	r25, r25
    1784:	11 f0       	breq	.+4      	; 0x178a <usart_init_rs232+0x1a6>
    1786:	98 e0       	ldi	r25, 0x08	; 8
    1788:	01 c0       	rjmp	.+2      	; 0x178c <usart_init_rs232+0x1a8>
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	89 2b       	or	r24, r25
    178e:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1790:	f8 01       	movw	r30, r16
    1792:	40 81       	ld	r20, Z
    1794:	51 81       	ldd	r21, Z+1	; 0x01
    1796:	62 81       	ldd	r22, Z+2	; 0x02
    1798:	73 81       	ldd	r23, Z+3	; 0x03
    179a:	00 e0       	ldi	r16, 0x00	; 0
    179c:	1c e6       	ldi	r17, 0x6C	; 108
    179e:	2c ed       	ldi	r18, 0xDC	; 220
    17a0:	32 e0       	ldi	r19, 0x02	; 2
    17a2:	ce 01       	movw	r24, r28
    17a4:	15 de       	rcall	.-982    	; 0x13d0 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    17a6:	9c 81       	ldd	r25, Y+4	; 0x04
    17a8:	98 60       	ori	r25, 0x08	; 8
    17aa:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    17ac:	9c 81       	ldd	r25, Y+4	; 0x04
    17ae:	90 61       	ori	r25, 0x10	; 16
    17b0:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    17b2:	df 91       	pop	r29
    17b4:	cf 91       	pop	r28
    17b6:	1f 91       	pop	r17
    17b8:	0f 91       	pop	r16
    17ba:	08 95       	ret

000017bc <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    17bc:	81 11       	cpse	r24, r1
    17be:	18 c0       	rjmp	.+48     	; 0x17f0 <udd_sleep_mode+0x34>
    17c0:	90 91 b8 2a 	lds	r25, 0x2AB8
    17c4:	99 23       	and	r25, r25
    17c6:	89 f0       	breq	.+34     	; 0x17ea <udd_sleep_mode+0x2e>
    17c8:	9f b7       	in	r25, 0x3f	; 63
    17ca:	f8 94       	cli
    17cc:	e2 e7       	ldi	r30, 0x72	; 114
    17ce:	fb e2       	ldi	r31, 0x2B	; 43
    17d0:	20 81       	ld	r18, Z
    17d2:	21 50       	subi	r18, 0x01	; 1
    17d4:	20 83       	st	Z, r18
    17d6:	9f bf       	out	0x3f, r25	; 63
    17d8:	08 c0       	rjmp	.+16     	; 0x17ea <udd_sleep_mode+0x2e>
    17da:	9f b7       	in	r25, 0x3f	; 63
    17dc:	f8 94       	cli
    17de:	e2 e7       	ldi	r30, 0x72	; 114
    17e0:	fb e2       	ldi	r31, 0x2B	; 43
    17e2:	20 81       	ld	r18, Z
    17e4:	2f 5f       	subi	r18, 0xFF	; 255
    17e6:	20 83       	st	Z, r18
    17e8:	9f bf       	out	0x3f, r25	; 63
    17ea:	80 93 b8 2a 	sts	0x2AB8, r24
    17ee:	08 95       	ret
    17f0:	90 91 b8 2a 	lds	r25, 0x2AB8
    17f4:	99 23       	and	r25, r25
    17f6:	89 f3       	breq	.-30     	; 0x17da <udd_sleep_mode+0x1e>
    17f8:	f8 cf       	rjmp	.-16     	; 0x17ea <udd_sleep_mode+0x2e>

000017fa <udd_ctrl_init>:
    17fa:	0f 93       	push	r16
    17fc:	e8 ec       	ldi	r30, 0xC8	; 200
    17fe:	f4 e0       	ldi	r31, 0x04	; 4
    1800:	80 81       	ld	r24, Z
    1802:	8f 7d       	andi	r24, 0xDF	; 223
    1804:	80 83       	st	Z, r24
    1806:	80 81       	ld	r24, Z
    1808:	8f 7d       	andi	r24, 0xDF	; 223
    180a:	80 83       	st	Z, r24
    180c:	ec e8       	ldi	r30, 0x8C	; 140
    180e:	fa e2       	ldi	r31, 0x2A	; 42
    1810:	02 e0       	ldi	r16, 0x02	; 2
    1812:	05 93       	las	Z, r16
    1814:	10 92 8e 2a 	sts	0x2A8E, r1
    1818:	10 92 8f 2a 	sts	0x2A8F, r1
    181c:	00 e2       	ldi	r16, 0x20	; 32
    181e:	06 93       	lac	Z, r16
    1820:	00 e4       	ldi	r16, 0x40	; 64
    1822:	06 93       	lac	Z, r16
    1824:	e4 e8       	ldi	r30, 0x84	; 132
    1826:	fa e2       	ldi	r31, 0x2A	; 42
    1828:	00 e2       	ldi	r16, 0x20	; 32
    182a:	06 93       	lac	Z, r16
    182c:	00 e4       	ldi	r16, 0x40	; 64
    182e:	06 93       	lac	Z, r16
    1830:	10 92 6d 2b 	sts	0x2B6D, r1
    1834:	10 92 6e 2b 	sts	0x2B6E, r1
    1838:	10 92 6f 2b 	sts	0x2B6F, r1
    183c:	10 92 70 2b 	sts	0x2B70, r1
    1840:	10 92 6b 2b 	sts	0x2B6B, r1
    1844:	10 92 6c 2b 	sts	0x2B6C, r1
    1848:	10 92 76 2a 	sts	0x2A76, r1
    184c:	0f 91       	pop	r16
    184e:	08 95       	ret

00001850 <udd_ctrl_stall_data>:
    1850:	0f 93       	push	r16
    1852:	85 e0       	ldi	r24, 0x05	; 5
    1854:	80 93 76 2a 	sts	0x2A76, r24
    1858:	ed e8       	ldi	r30, 0x8D	; 141
    185a:	fa e2       	ldi	r31, 0x2A	; 42
    185c:	04 e0       	ldi	r16, 0x04	; 4
    185e:	05 93       	las	Z, r16
    1860:	e5 e8       	ldi	r30, 0x85	; 133
    1862:	fa e2       	ldi	r31, 0x2A	; 42
    1864:	04 e0       	ldi	r16, 0x04	; 4
    1866:	05 93       	las	Z, r16
    1868:	0f 91       	pop	r16
    186a:	08 95       	ret

0000186c <udd_ctrl_send_zlp_in>:
    186c:	0f 93       	push	r16
    186e:	83 e0       	ldi	r24, 0x03	; 3
    1870:	80 93 76 2a 	sts	0x2A76, r24
    1874:	10 92 8e 2a 	sts	0x2A8E, r1
    1878:	10 92 8f 2a 	sts	0x2A8F, r1
    187c:	ec e8       	ldi	r30, 0x8C	; 140
    187e:	fa e2       	ldi	r31, 0x2A	; 42
    1880:	02 e0       	ldi	r16, 0x02	; 2
    1882:	06 93       	lac	Z, r16
    1884:	0f 91       	pop	r16
    1886:	08 95       	ret

00001888 <udd_ctrl_endofrequest>:
    1888:	e0 91 6d 2b 	lds	r30, 0x2B6D
    188c:	f0 91 6e 2b 	lds	r31, 0x2B6E
    1890:	30 97       	sbiw	r30, 0x00	; 0
    1892:	09 f0       	breq	.+2      	; 0x1896 <udd_ctrl_endofrequest+0xe>
    1894:	09 95       	icall
    1896:	08 95       	ret

00001898 <udd_ctrl_in_sent>:
    1898:	0f 93       	push	r16
    189a:	cf 93       	push	r28
    189c:	df 93       	push	r29
    189e:	80 91 76 2a 	lds	r24, 0x2A76
    18a2:	83 30       	cpi	r24, 0x03	; 3
    18a4:	19 f4       	brne	.+6      	; 0x18ac <udd_ctrl_in_sent+0x14>
    18a6:	f0 df       	rcall	.-32     	; 0x1888 <udd_ctrl_endofrequest>
    18a8:	a8 df       	rcall	.-176    	; 0x17fa <udd_ctrl_init>
    18aa:	60 c0       	rjmp	.+192    	; 0x196c <udd_ctrl_in_sent+0xd4>
    18ac:	80 91 72 2a 	lds	r24, 0x2A72
    18b0:	90 91 73 2a 	lds	r25, 0x2A73
    18b4:	c0 91 6b 2b 	lds	r28, 0x2B6B
    18b8:	d0 91 6c 2b 	lds	r29, 0x2B6C
    18bc:	c8 1b       	sub	r28, r24
    18be:	d9 0b       	sbc	r29, r25
    18c0:	71 f5       	brne	.+92     	; 0x191e <udd_ctrl_in_sent+0x86>
    18c2:	20 91 74 2a 	lds	r18, 0x2A74
    18c6:	30 91 75 2a 	lds	r19, 0x2A75
    18ca:	82 0f       	add	r24, r18
    18cc:	93 1f       	adc	r25, r19
    18ce:	80 93 74 2a 	sts	0x2A74, r24
    18d2:	90 93 75 2a 	sts	0x2A75, r25
    18d6:	20 91 67 2b 	lds	r18, 0x2B67
    18da:	30 91 68 2b 	lds	r19, 0x2B68
    18de:	82 17       	cp	r24, r18
    18e0:	93 07       	cpc	r25, r19
    18e2:	21 f0       	breq	.+8      	; 0x18ec <udd_ctrl_in_sent+0x54>
    18e4:	80 91 8d 29 	lds	r24, 0x298D
    18e8:	88 23       	and	r24, r24
    18ea:	41 f0       	breq	.+16     	; 0x18fc <udd_ctrl_in_sent+0x64>
    18ec:	84 e0       	ldi	r24, 0x04	; 4
    18ee:	80 93 76 2a 	sts	0x2A76, r24
    18f2:	e4 e8       	ldi	r30, 0x84	; 132
    18f4:	fa e2       	ldi	r31, 0x2A	; 42
    18f6:	02 e0       	ldi	r16, 0x02	; 2
    18f8:	06 93       	lac	Z, r16
    18fa:	38 c0       	rjmp	.+112    	; 0x196c <udd_ctrl_in_sent+0xd4>
    18fc:	e0 91 6f 2b 	lds	r30, 0x2B6F
    1900:	f0 91 70 2b 	lds	r31, 0x2B70
    1904:	30 97       	sbiw	r30, 0x00	; 0
    1906:	99 f0       	breq	.+38     	; 0x192e <udd_ctrl_in_sent+0x96>
    1908:	09 95       	icall
    190a:	88 23       	and	r24, r24
    190c:	81 f0       	breq	.+32     	; 0x192e <udd_ctrl_in_sent+0x96>
    190e:	10 92 72 2a 	sts	0x2A72, r1
    1912:	10 92 73 2a 	sts	0x2A73, r1
    1916:	c0 91 6b 2b 	lds	r28, 0x2B6B
    191a:	d0 91 6c 2b 	lds	r29, 0x2B6C
    191e:	c0 34       	cpi	r28, 0x40	; 64
    1920:	d1 05       	cpc	r29, r1
    1922:	28 f0       	brcs	.+10     	; 0x192e <udd_ctrl_in_sent+0x96>
    1924:	10 92 8d 29 	sts	0x298D, r1
    1928:	c0 e4       	ldi	r28, 0x40	; 64
    192a:	d0 e0       	ldi	r29, 0x00	; 0
    192c:	03 c0       	rjmp	.+6      	; 0x1934 <udd_ctrl_in_sent+0x9c>
    192e:	81 e0       	ldi	r24, 0x01	; 1
    1930:	80 93 8d 29 	sts	0x298D, r24
    1934:	c0 93 8e 2a 	sts	0x2A8E, r28
    1938:	d0 93 8f 2a 	sts	0x2A8F, r29
    193c:	80 91 72 2a 	lds	r24, 0x2A72
    1940:	90 91 73 2a 	lds	r25, 0x2A73
    1944:	20 91 69 2b 	lds	r18, 0x2B69
    1948:	30 91 6a 2b 	lds	r19, 0x2B6A
    194c:	28 0f       	add	r18, r24
    194e:	39 1f       	adc	r19, r25
    1950:	20 93 90 2a 	sts	0x2A90, r18
    1954:	30 93 91 2a 	sts	0x2A91, r19
    1958:	c8 0f       	add	r28, r24
    195a:	d9 1f       	adc	r29, r25
    195c:	c0 93 72 2a 	sts	0x2A72, r28
    1960:	d0 93 73 2a 	sts	0x2A73, r29
    1964:	ec e8       	ldi	r30, 0x8C	; 140
    1966:	fa e2       	ldi	r31, 0x2A	; 42
    1968:	02 e0       	ldi	r16, 0x02	; 2
    196a:	06 93       	lac	Z, r16
    196c:	df 91       	pop	r29
    196e:	cf 91       	pop	r28
    1970:	0f 91       	pop	r16
    1972:	08 95       	ret

00001974 <udd_ep_get_size>:
    1974:	fc 01       	movw	r30, r24
    1976:	81 81       	ldd	r24, Z+1	; 0x01
    1978:	87 70       	andi	r24, 0x07	; 7
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	fc 01       	movw	r30, r24
    197e:	31 97       	sbiw	r30, 0x01	; 1
    1980:	e7 30       	cpi	r30, 0x07	; 7
    1982:	f1 05       	cpc	r31, r1
    1984:	20 f4       	brcc	.+8      	; 0x198e <udd_ep_get_size+0x1a>
    1986:	e2 50       	subi	r30, 0x02	; 2
    1988:	ff 4f       	sbci	r31, 0xFF	; 255
    198a:	0c 94 3b 25 	jmp	0x4a76	; 0x4a76 <__tablejump2__>
    198e:	88 e0       	ldi	r24, 0x08	; 8
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	08 95       	ret
    1994:	80 e2       	ldi	r24, 0x20	; 32
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	08 95       	ret
    199a:	80 e4       	ldi	r24, 0x40	; 64
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	08 95       	ret
    19a0:	80 e8       	ldi	r24, 0x80	; 128
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	08 95       	ret
    19a6:	80 e0       	ldi	r24, 0x00	; 0
    19a8:	91 e0       	ldi	r25, 0x01	; 1
    19aa:	08 95       	ret
    19ac:	80 e0       	ldi	r24, 0x00	; 0
    19ae:	92 e0       	ldi	r25, 0x02	; 2
    19b0:	08 95       	ret
    19b2:	8f ef       	ldi	r24, 0xFF	; 255
    19b4:	93 e0       	ldi	r25, 0x03	; 3
    19b6:	08 95       	ret
    19b8:	80 e1       	ldi	r24, 0x10	; 16
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	08 95       	ret

000019be <udd_ep_get_job>:
    19be:	28 2f       	mov	r18, r24
    19c0:	2f 70       	andi	r18, 0x0F	; 15
    19c2:	30 e0       	ldi	r19, 0x00	; 0
    19c4:	22 0f       	add	r18, r18
    19c6:	33 1f       	adc	r19, r19
    19c8:	99 27       	eor	r25, r25
    19ca:	87 fd       	sbrc	r24, 7
    19cc:	90 95       	com	r25
    19ce:	88 27       	eor	r24, r24
    19d0:	99 0f       	add	r25, r25
    19d2:	88 1f       	adc	r24, r24
    19d4:	99 27       	eor	r25, r25
    19d6:	82 0f       	add	r24, r18
    19d8:	93 1f       	adc	r25, r19
    19da:	02 97       	sbiw	r24, 0x02	; 2
    19dc:	9c 01       	movw	r18, r24
    19de:	22 0f       	add	r18, r18
    19e0:	33 1f       	adc	r19, r19
    19e2:	22 0f       	add	r18, r18
    19e4:	33 1f       	adc	r19, r19
    19e6:	22 0f       	add	r18, r18
    19e8:	33 1f       	adc	r19, r19
    19ea:	82 0f       	add	r24, r18
    19ec:	93 1f       	adc	r25, r19
    19ee:	82 5f       	subi	r24, 0xF2	; 242
    19f0:	95 4d       	sbci	r25, 0xD5	; 213
    19f2:	08 95       	ret

000019f4 <udd_ctrl_interrupt_tc_setup>:
    19f4:	0f 93       	push	r16
    19f6:	cf 93       	push	r28
    19f8:	80 91 cc 04 	lds	r24, 0x04CC
    19fc:	80 ff       	sbrs	r24, 0
    19fe:	62 c0       	rjmp	.+196    	; 0x1ac4 <udd_ctrl_interrupt_tc_setup+0xd0>
    1a00:	81 e0       	ldi	r24, 0x01	; 1
    1a02:	80 93 cc 04 	sts	0x04CC, r24
    1a06:	e4 e8       	ldi	r30, 0x84	; 132
    1a08:	fa e2       	ldi	r31, 0x2A	; 42
    1a0a:	00 e8       	ldi	r16, 0x80	; 128
    1a0c:	06 93       	lac	Z, r16
    1a0e:	ec e8       	ldi	r30, 0x8C	; 140
    1a10:	fa e2       	ldi	r31, 0x2A	; 42
    1a12:	00 e8       	ldi	r16, 0x80	; 128
    1a14:	06 93       	lac	Z, r16
    1a16:	80 93 ca 04 	sts	0x04CA, r24
    1a1a:	e4 e8       	ldi	r30, 0x84	; 132
    1a1c:	fa e2       	ldi	r31, 0x2A	; 42
    1a1e:	00 e1       	ldi	r16, 0x10	; 16
    1a20:	06 93       	lac	Z, r16
    1a22:	80 91 76 2a 	lds	r24, 0x2A76
    1a26:	88 23       	and	r24, r24
    1a28:	29 f0       	breq	.+10     	; 0x1a34 <udd_ctrl_interrupt_tc_setup+0x40>
    1a2a:	83 50       	subi	r24, 0x03	; 3
    1a2c:	82 30       	cpi	r24, 0x02	; 2
    1a2e:	08 f4       	brcc	.+2      	; 0x1a32 <udd_ctrl_interrupt_tc_setup+0x3e>
    1a30:	2b df       	rcall	.-426    	; 0x1888 <udd_ctrl_endofrequest>
    1a32:	e3 de       	rcall	.-570    	; 0x17fa <udd_ctrl_init>
    1a34:	80 91 86 2a 	lds	r24, 0x2A86
    1a38:	90 91 87 2a 	lds	r25, 0x2A87
    1a3c:	08 97       	sbiw	r24, 0x08	; 8
    1a3e:	09 f0       	breq	.+2      	; 0x1a42 <udd_ctrl_interrupt_tc_setup+0x4e>
    1a40:	43 c0       	rjmp	.+134    	; 0x1ac8 <udd_ctrl_interrupt_tc_setup+0xd4>
    1a42:	88 e0       	ldi	r24, 0x08	; 8
    1a44:	e2 e3       	ldi	r30, 0x32	; 50
    1a46:	fa e2       	ldi	r31, 0x2A	; 42
    1a48:	a1 e6       	ldi	r26, 0x61	; 97
    1a4a:	bb e2       	ldi	r27, 0x2B	; 43
    1a4c:	01 90       	ld	r0, Z+
    1a4e:	0d 92       	st	X+, r0
    1a50:	8a 95       	dec	r24
    1a52:	e1 f7       	brne	.-8      	; 0x1a4c <udd_ctrl_interrupt_tc_setup+0x58>
    1a54:	e8 ec       	ldi	r30, 0xC8	; 200
    1a56:	f4 e0       	ldi	r31, 0x04	; 4
    1a58:	80 81       	ld	r24, Z
    1a5a:	80 62       	ori	r24, 0x20	; 32
    1a5c:	80 83       	st	Z, r24
    1a5e:	80 81       	ld	r24, Z
    1a60:	80 62       	ori	r24, 0x20	; 32
    1a62:	80 83       	st	Z, r24
    1a64:	c2 d8       	rcall	.-3708   	; 0xbea <udc_process_setup>
    1a66:	c8 2f       	mov	r28, r24
    1a68:	81 11       	cpse	r24, r1
    1a6a:	03 c0       	rjmp	.+6      	; 0x1a72 <udd_ctrl_interrupt_tc_setup+0x7e>
    1a6c:	f1 de       	rcall	.-542    	; 0x1850 <udd_ctrl_stall_data>
    1a6e:	c1 e0       	ldi	r28, 0x01	; 1
    1a70:	2c c0       	rjmp	.+88     	; 0x1aca <udd_ctrl_interrupt_tc_setup+0xd6>
    1a72:	80 91 61 2b 	lds	r24, 0x2B61
    1a76:	88 23       	and	r24, r24
    1a78:	6c f4       	brge	.+26     	; 0x1a94 <udd_ctrl_interrupt_tc_setup+0xa0>
    1a7a:	10 92 74 2a 	sts	0x2A74, r1
    1a7e:	10 92 75 2a 	sts	0x2A75, r1
    1a82:	10 92 72 2a 	sts	0x2A72, r1
    1a86:	10 92 73 2a 	sts	0x2A73, r1
    1a8a:	82 e0       	ldi	r24, 0x02	; 2
    1a8c:	80 93 76 2a 	sts	0x2A76, r24
    1a90:	03 df       	rcall	.-506    	; 0x1898 <udd_ctrl_in_sent>
    1a92:	1b c0       	rjmp	.+54     	; 0x1aca <udd_ctrl_interrupt_tc_setup+0xd6>
    1a94:	20 91 67 2b 	lds	r18, 0x2B67
    1a98:	30 91 68 2b 	lds	r19, 0x2B68
    1a9c:	23 2b       	or	r18, r19
    1a9e:	11 f4       	brne	.+4      	; 0x1aa4 <udd_ctrl_interrupt_tc_setup+0xb0>
    1aa0:	e5 de       	rcall	.-566    	; 0x186c <udd_ctrl_send_zlp_in>
    1aa2:	13 c0       	rjmp	.+38     	; 0x1aca <udd_ctrl_interrupt_tc_setup+0xd6>
    1aa4:	10 92 74 2a 	sts	0x2A74, r1
    1aa8:	10 92 75 2a 	sts	0x2A75, r1
    1aac:	10 92 72 2a 	sts	0x2A72, r1
    1ab0:	10 92 73 2a 	sts	0x2A73, r1
    1ab4:	81 e0       	ldi	r24, 0x01	; 1
    1ab6:	80 93 76 2a 	sts	0x2A76, r24
    1aba:	e4 e8       	ldi	r30, 0x84	; 132
    1abc:	fa e2       	ldi	r31, 0x2A	; 42
    1abe:	02 e0       	ldi	r16, 0x02	; 2
    1ac0:	06 93       	lac	Z, r16
    1ac2:	03 c0       	rjmp	.+6      	; 0x1aca <udd_ctrl_interrupt_tc_setup+0xd6>
    1ac4:	c0 e0       	ldi	r28, 0x00	; 0
    1ac6:	01 c0       	rjmp	.+2      	; 0x1aca <udd_ctrl_interrupt_tc_setup+0xd6>
    1ac8:	c1 e0       	ldi	r28, 0x01	; 1
    1aca:	8c 2f       	mov	r24, r28
    1acc:	cf 91       	pop	r28
    1ace:	0f 91       	pop	r16
    1ad0:	08 95       	ret

00001ad2 <udd_ep_trans_complet>:
    1ad2:	bf 92       	push	r11
    1ad4:	cf 92       	push	r12
    1ad6:	df 92       	push	r13
    1ad8:	ef 92       	push	r14
    1ada:	ff 92       	push	r15
    1adc:	0f 93       	push	r16
    1ade:	1f 93       	push	r17
    1ae0:	cf 93       	push	r28
    1ae2:	df 93       	push	r29
    1ae4:	b8 2e       	mov	r11, r24
    1ae6:	6b df       	rcall	.-298    	; 0x19be <udd_ep_get_job>
    1ae8:	ec 01       	movw	r28, r24
    1aea:	1b 2d       	mov	r17, r11
    1aec:	11 1f       	adc	r17, r17
    1aee:	11 27       	eor	r17, r17
    1af0:	11 1f       	adc	r17, r17
    1af2:	8b 2d       	mov	r24, r11
    1af4:	8f 70       	andi	r24, 0x0F	; 15
    1af6:	e8 2e       	mov	r14, r24
    1af8:	f1 2c       	mov	r15, r1
    1afa:	ee 0c       	add	r14, r14
    1afc:	ff 1c       	adc	r15, r15
    1afe:	e1 0e       	add	r14, r17
    1b00:	f1 1c       	adc	r15, r1
    1b02:	c7 01       	movw	r24, r14
    1b04:	88 0f       	add	r24, r24
    1b06:	99 1f       	adc	r25, r25
    1b08:	88 0f       	add	r24, r24
    1b0a:	99 1f       	adc	r25, r25
    1b0c:	88 0f       	add	r24, r24
    1b0e:	99 1f       	adc	r25, r25
    1b10:	9c 01       	movw	r18, r24
    1b12:	2c 57       	subi	r18, 0x7C	; 124
    1b14:	35 4d       	sbci	r19, 0xD5	; 213
    1b16:	79 01       	movw	r14, r18
    1b18:	c9 01       	movw	r24, r18
    1b1a:	2c df       	rcall	.-424    	; 0x1974 <udd_ep_get_size>
    1b1c:	6c 01       	movw	r12, r24
    1b1e:	11 23       	and	r17, r17
    1b20:	09 f4       	brne	.+2      	; 0x1b24 <udd_ep_trans_complet+0x52>
    1b22:	5b c0       	rjmp	.+182    	; 0x1bda <udd_ep_trans_complet+0x108>
    1b24:	d7 01       	movw	r26, r14
    1b26:	16 96       	adiw	r26, 0x06	; 6
    1b28:	2d 91       	ld	r18, X+
    1b2a:	3c 91       	ld	r19, X
    1b2c:	17 97       	sbiw	r26, 0x07	; 7
    1b2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b30:	9e 81       	ldd	r25, Y+6	; 0x06
    1b32:	28 0f       	add	r18, r24
    1b34:	39 1f       	adc	r19, r25
    1b36:	2d 83       	std	Y+5, r18	; 0x05
    1b38:	3e 83       	std	Y+6, r19	; 0x06
    1b3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b3e:	28 17       	cp	r18, r24
    1b40:	39 07       	cpc	r19, r25
    1b42:	c9 f1       	breq	.+114    	; 0x1bb6 <udd_ep_trans_complet+0xe4>
    1b44:	fc 01       	movw	r30, r24
    1b46:	e2 1b       	sub	r30, r18
    1b48:	f3 0b       	sbc	r31, r19
    1b4a:	9f 01       	movw	r18, r30
    1b4c:	21 15       	cp	r18, r1
    1b4e:	f4 e0       	ldi	r31, 0x04	; 4
    1b50:	3f 07       	cpc	r19, r31
    1b52:	40 f0       	brcs	.+16     	; 0x1b64 <udd_ep_trans_complet+0x92>
    1b54:	2f ef       	ldi	r18, 0xFF	; 255
    1b56:	33 e0       	ldi	r19, 0x03	; 3
    1b58:	c9 01       	movw	r24, r18
    1b5a:	b6 01       	movw	r22, r12
    1b5c:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <__udivmodhi4>
    1b60:	28 1b       	sub	r18, r24
    1b62:	39 0b       	sbc	r19, r25
    1b64:	88 81       	ld	r24, Y
    1b66:	81 ff       	sbrs	r24, 1
    1b68:	0a c0       	rjmp	.+20     	; 0x1b7e <udd_ep_trans_complet+0xac>
    1b6a:	c9 01       	movw	r24, r18
    1b6c:	b6 01       	movw	r22, r12
    1b6e:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <__udivmodhi4>
    1b72:	41 e0       	ldi	r20, 0x01	; 1
    1b74:	89 2b       	or	r24, r25
    1b76:	09 f0       	breq	.+2      	; 0x1b7a <udd_ep_trans_complet+0xa8>
    1b78:	40 e0       	ldi	r20, 0x00	; 0
    1b7a:	94 2f       	mov	r25, r20
    1b7c:	01 c0       	rjmp	.+2      	; 0x1b80 <udd_ep_trans_complet+0xae>
    1b7e:	90 e0       	ldi	r25, 0x00	; 0
    1b80:	88 81       	ld	r24, Y
    1b82:	90 fb       	bst	r25, 0
    1b84:	81 f9       	bld	r24, 1
    1b86:	88 83       	st	Y, r24
    1b88:	d7 01       	movw	r26, r14
    1b8a:	16 96       	adiw	r26, 0x06	; 6
    1b8c:	1d 92       	st	X+, r1
    1b8e:	1c 92       	st	X, r1
    1b90:	17 97       	sbiw	r26, 0x07	; 7
    1b92:	12 96       	adiw	r26, 0x02	; 2
    1b94:	2d 93       	st	X+, r18
    1b96:	3c 93       	st	X, r19
    1b98:	13 97       	sbiw	r26, 0x03	; 3
    1b9a:	29 81       	ldd	r18, Y+1	; 0x01
    1b9c:	3a 81       	ldd	r19, Y+2	; 0x02
    1b9e:	8d 81       	ldd	r24, Y+5	; 0x05
    1ba0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ba2:	82 0f       	add	r24, r18
    1ba4:	93 1f       	adc	r25, r19
    1ba6:	14 96       	adiw	r26, 0x04	; 4
    1ba8:	8d 93       	st	X+, r24
    1baa:	9c 93       	st	X, r25
    1bac:	15 97       	sbiw	r26, 0x05	; 5
    1bae:	f7 01       	movw	r30, r14
    1bb0:	02 e0       	ldi	r16, 0x02	; 2
    1bb2:	06 93       	lac	Z, r16
    1bb4:	98 c0       	rjmp	.+304    	; 0x1ce6 <udd_ep_trans_complet+0x214>
    1bb6:	88 81       	ld	r24, Y
    1bb8:	81 ff       	sbrs	r24, 1
    1bba:	87 c0       	rjmp	.+270    	; 0x1cca <udd_ep_trans_complet+0x1f8>
    1bbc:	8d 7f       	andi	r24, 0xFD	; 253
    1bbe:	88 83       	st	Y, r24
    1bc0:	d7 01       	movw	r26, r14
    1bc2:	16 96       	adiw	r26, 0x06	; 6
    1bc4:	1d 92       	st	X+, r1
    1bc6:	1c 92       	st	X, r1
    1bc8:	17 97       	sbiw	r26, 0x07	; 7
    1bca:	12 96       	adiw	r26, 0x02	; 2
    1bcc:	1d 92       	st	X+, r1
    1bce:	1c 92       	st	X, r1
    1bd0:	13 97       	sbiw	r26, 0x03	; 3
    1bd2:	f7 01       	movw	r30, r14
    1bd4:	02 e0       	ldi	r16, 0x02	; 2
    1bd6:	06 93       	lac	Z, r16
    1bd8:	86 c0       	rjmp	.+268    	; 0x1ce6 <udd_ep_trans_complet+0x214>
    1bda:	d7 01       	movw	r26, r14
    1bdc:	12 96       	adiw	r26, 0x02	; 2
    1bde:	0d 91       	ld	r16, X+
    1be0:	1c 91       	ld	r17, X
    1be2:	13 97       	sbiw	r26, 0x03	; 3
    1be4:	88 81       	ld	r24, Y
    1be6:	82 ff       	sbrs	r24, 2
    1be8:	15 c0       	rjmp	.+42     	; 0x1c14 <udd_ep_trans_complet+0x142>
    1bea:	e9 81       	ldd	r30, Y+1	; 0x01
    1bec:	fa 81       	ldd	r31, Y+2	; 0x02
    1bee:	2d 81       	ldd	r18, Y+5	; 0x05
    1bf0:	3e 81       	ldd	r19, Y+6	; 0x06
    1bf2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf4:	9c 81       	ldd	r25, Y+4	; 0x04
    1bf6:	b6 01       	movw	r22, r12
    1bf8:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <__udivmodhi4>
    1bfc:	b0 e4       	ldi	r27, 0x40	; 64
    1bfe:	bb 9e       	mul	r11, r27
    1c00:	b0 01       	movw	r22, r0
    1c02:	11 24       	eor	r1, r1
    1c04:	62 5b       	subi	r22, 0xB2	; 178
    1c06:	76 4d       	sbci	r23, 0xD6	; 214
    1c08:	ac 01       	movw	r20, r24
    1c0a:	cf 01       	movw	r24, r30
    1c0c:	82 0f       	add	r24, r18
    1c0e:	93 1f       	adc	r25, r19
    1c10:	0e 94 a1 25 	call	0x4b42	; 0x4b42 <memcpy>
    1c14:	2d 81       	ldd	r18, Y+5	; 0x05
    1c16:	3e 81       	ldd	r19, Y+6	; 0x06
    1c18:	20 0f       	add	r18, r16
    1c1a:	31 1f       	adc	r19, r17
    1c1c:	2d 83       	std	Y+5, r18	; 0x05
    1c1e:	3e 83       	std	Y+6, r19	; 0x06
    1c20:	eb 81       	ldd	r30, Y+3	; 0x03
    1c22:	fc 81       	ldd	r31, Y+4	; 0x04
    1c24:	e2 17       	cp	r30, r18
    1c26:	f3 07       	cpc	r31, r19
    1c28:	10 f4       	brcc	.+4      	; 0x1c2e <udd_ep_trans_complet+0x15c>
    1c2a:	ed 83       	std	Y+5, r30	; 0x05
    1c2c:	fe 83       	std	Y+6, r31	; 0x06
    1c2e:	d7 01       	movw	r26, r14
    1c30:	16 96       	adiw	r26, 0x06	; 6
    1c32:	8d 91       	ld	r24, X+
    1c34:	9c 91       	ld	r25, X
    1c36:	17 97       	sbiw	r26, 0x07	; 7
    1c38:	80 17       	cp	r24, r16
    1c3a:	91 07       	cpc	r25, r17
    1c3c:	09 f0       	breq	.+2      	; 0x1c40 <udd_ep_trans_complet+0x16e>
    1c3e:	45 c0       	rjmp	.+138    	; 0x1cca <udd_ep_trans_complet+0x1f8>
    1c40:	8d 81       	ldd	r24, Y+5	; 0x05
    1c42:	9e 81       	ldd	r25, Y+6	; 0x06
    1c44:	e8 17       	cp	r30, r24
    1c46:	f9 07       	cpc	r31, r25
    1c48:	09 f4       	brne	.+2      	; 0x1c4c <udd_ep_trans_complet+0x17a>
    1c4a:	3f c0       	rjmp	.+126    	; 0x1cca <udd_ep_trans_complet+0x1f8>
    1c4c:	e8 1b       	sub	r30, r24
    1c4e:	f9 0b       	sbc	r31, r25
    1c50:	e1 15       	cp	r30, r1
    1c52:	b4 e0       	ldi	r27, 0x04	; 4
    1c54:	fb 07       	cpc	r31, r27
    1c56:	48 f0       	brcs	.+18     	; 0x1c6a <udd_ep_trans_complet+0x198>
    1c58:	ef ef       	ldi	r30, 0xFF	; 255
    1c5a:	f3 e0       	ldi	r31, 0x03	; 3
    1c5c:	cf 01       	movw	r24, r30
    1c5e:	b6 01       	movw	r22, r12
    1c60:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <__udivmodhi4>
    1c64:	e8 1b       	sub	r30, r24
    1c66:	f9 0b       	sbc	r31, r25
    1c68:	06 c0       	rjmp	.+12     	; 0x1c76 <udd_ep_trans_complet+0x1a4>
    1c6a:	cf 01       	movw	r24, r30
    1c6c:	b6 01       	movw	r22, r12
    1c6e:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <__udivmodhi4>
    1c72:	e8 1b       	sub	r30, r24
    1c74:	f9 0b       	sbc	r31, r25
    1c76:	d7 01       	movw	r26, r14
    1c78:	12 96       	adiw	r26, 0x02	; 2
    1c7a:	1d 92       	st	X+, r1
    1c7c:	1c 92       	st	X, r1
    1c7e:	13 97       	sbiw	r26, 0x03	; 3
    1c80:	ec 15       	cp	r30, r12
    1c82:	fd 05       	cpc	r31, r13
    1c84:	78 f4       	brcc	.+30     	; 0x1ca4 <udd_ep_trans_complet+0x1d2>
    1c86:	88 81       	ld	r24, Y
    1c88:	84 60       	ori	r24, 0x04	; 4
    1c8a:	88 83       	st	Y, r24
    1c8c:	b0 e4       	ldi	r27, 0x40	; 64
    1c8e:	bb 9e       	mul	r11, r27
    1c90:	c0 01       	movw	r24, r0
    1c92:	11 24       	eor	r1, r1
    1c94:	82 5b       	subi	r24, 0xB2	; 178
    1c96:	96 4d       	sbci	r25, 0xD6	; 214
    1c98:	f7 01       	movw	r30, r14
    1c9a:	84 83       	std	Z+4, r24	; 0x04
    1c9c:	95 83       	std	Z+5, r25	; 0x05
    1c9e:	c6 82       	std	Z+6, r12	; 0x06
    1ca0:	d7 82       	std	Z+7, r13	; 0x07
    1ca2:	0f c0       	rjmp	.+30     	; 0x1cc2 <udd_ep_trans_complet+0x1f0>
    1ca4:	29 81       	ldd	r18, Y+1	; 0x01
    1ca6:	3a 81       	ldd	r19, Y+2	; 0x02
    1ca8:	8d 81       	ldd	r24, Y+5	; 0x05
    1caa:	9e 81       	ldd	r25, Y+6	; 0x06
    1cac:	82 0f       	add	r24, r18
    1cae:	93 1f       	adc	r25, r19
    1cb0:	d7 01       	movw	r26, r14
    1cb2:	14 96       	adiw	r26, 0x04	; 4
    1cb4:	8d 93       	st	X+, r24
    1cb6:	9c 93       	st	X, r25
    1cb8:	15 97       	sbiw	r26, 0x05	; 5
    1cba:	16 96       	adiw	r26, 0x06	; 6
    1cbc:	ed 93       	st	X+, r30
    1cbe:	fc 93       	st	X, r31
    1cc0:	17 97       	sbiw	r26, 0x07	; 7
    1cc2:	f7 01       	movw	r30, r14
    1cc4:	02 e0       	ldi	r16, 0x02	; 2
    1cc6:	06 93       	lac	Z, r16
    1cc8:	0e c0       	rjmp	.+28     	; 0x1ce6 <udd_ep_trans_complet+0x214>
    1cca:	88 81       	ld	r24, Y
    1ccc:	80 ff       	sbrs	r24, 0
    1cce:	0b c0       	rjmp	.+22     	; 0x1ce6 <udd_ep_trans_complet+0x214>
    1cd0:	8e 7f       	andi	r24, 0xFE	; 254
    1cd2:	88 83       	st	Y, r24
    1cd4:	ef 81       	ldd	r30, Y+7	; 0x07
    1cd6:	f8 85       	ldd	r31, Y+8	; 0x08
    1cd8:	30 97       	sbiw	r30, 0x00	; 0
    1cda:	29 f0       	breq	.+10     	; 0x1ce6 <udd_ep_trans_complet+0x214>
    1cdc:	6d 81       	ldd	r22, Y+5	; 0x05
    1cde:	7e 81       	ldd	r23, Y+6	; 0x06
    1ce0:	4b 2d       	mov	r20, r11
    1ce2:	80 e0       	ldi	r24, 0x00	; 0
    1ce4:	09 95       	icall
    1ce6:	df 91       	pop	r29
    1ce8:	cf 91       	pop	r28
    1cea:	1f 91       	pop	r17
    1cec:	0f 91       	pop	r16
    1cee:	ff 90       	pop	r15
    1cf0:	ef 90       	pop	r14
    1cf2:	df 90       	pop	r13
    1cf4:	cf 90       	pop	r12
    1cf6:	bf 90       	pop	r11
    1cf8:	08 95       	ret

00001cfa <udd_attach>:
    1cfa:	cf 93       	push	r28
    1cfc:	cf b7       	in	r28, 0x3f	; 63
    1cfe:	f8 94       	cli
    1d00:	81 e0       	ldi	r24, 0x01	; 1
    1d02:	5c dd       	rcall	.-1352   	; 0x17bc <udd_sleep_mode>
    1d04:	ea ec       	ldi	r30, 0xCA	; 202
    1d06:	f4 e0       	ldi	r31, 0x04	; 4
    1d08:	80 e4       	ldi	r24, 0x40	; 64
    1d0a:	80 83       	st	Z, r24
    1d0c:	80 e2       	ldi	r24, 0x20	; 32
    1d0e:	80 83       	st	Z, r24
    1d10:	e1 ec       	ldi	r30, 0xC1	; 193
    1d12:	f4 e0       	ldi	r31, 0x04	; 4
    1d14:	80 81       	ld	r24, Z
    1d16:	81 60       	ori	r24, 0x01	; 1
    1d18:	80 83       	st	Z, r24
    1d1a:	a9 ec       	ldi	r26, 0xC9	; 201
    1d1c:	b4 e0       	ldi	r27, 0x04	; 4
    1d1e:	8c 91       	ld	r24, X
    1d20:	82 60       	ori	r24, 0x02	; 2
    1d22:	8c 93       	st	X, r24
    1d24:	e8 ec       	ldi	r30, 0xC8	; 200
    1d26:	f4 e0       	ldi	r31, 0x04	; 4
    1d28:	80 81       	ld	r24, Z
    1d2a:	80 64       	ori	r24, 0x40	; 64
    1d2c:	80 83       	st	Z, r24
    1d2e:	8c 91       	ld	r24, X
    1d30:	81 60       	ori	r24, 0x01	; 1
    1d32:	8c 93       	st	X, r24
    1d34:	80 81       	ld	r24, Z
    1d36:	80 68       	ori	r24, 0x80	; 128
    1d38:	80 83       	st	Z, r24
    1d3a:	cf bf       	out	0x3f, r28	; 63
    1d3c:	cf 91       	pop	r28
    1d3e:	08 95       	ret

00001d40 <udd_enable>:
    1d40:	cf 93       	push	r28
    1d42:	80 e3       	ldi	r24, 0x30	; 48
    1d44:	1e d4       	rcall	.+2108   	; 0x2582 <sysclk_enable_usb>
    1d46:	e0 ec       	ldi	r30, 0xC0	; 192
    1d48:	f4 e0       	ldi	r31, 0x04	; 4
    1d4a:	80 81       	ld	r24, Z
    1d4c:	80 64       	ori	r24, 0x40	; 64
    1d4e:	80 83       	st	Z, r24
    1d50:	cf b7       	in	r28, 0x3f	; 63
    1d52:	f8 94       	cli
    1d54:	10 92 85 2a 	sts	0x2A85, r1
    1d58:	10 92 8d 2a 	sts	0x2A8D, r1
    1d5c:	10 92 95 2a 	sts	0x2A95, r1
    1d60:	10 92 9d 2a 	sts	0x2A9D, r1
    1d64:	10 92 a5 2a 	sts	0x2AA5, r1
    1d68:	10 92 ad 2a 	sts	0x2AAD, r1
    1d6c:	ee e0       	ldi	r30, 0x0E	; 14
    1d6e:	fa e2       	ldi	r31, 0x2A	; 42
    1d70:	80 81       	ld	r24, Z
    1d72:	8e 7f       	andi	r24, 0xFE	; 254
    1d74:	80 83       	st	Z, r24
    1d76:	e7 e1       	ldi	r30, 0x17	; 23
    1d78:	fa e2       	ldi	r31, 0x2A	; 42
    1d7a:	80 81       	ld	r24, Z
    1d7c:	8e 7f       	andi	r24, 0xFE	; 254
    1d7e:	80 83       	st	Z, r24
    1d80:	e0 e2       	ldi	r30, 0x20	; 32
    1d82:	fa e2       	ldi	r31, 0x2A	; 42
    1d84:	80 81       	ld	r24, Z
    1d86:	8e 7f       	andi	r24, 0xFE	; 254
    1d88:	80 83       	st	Z, r24
    1d8a:	e9 e2       	ldi	r30, 0x29	; 41
    1d8c:	fa e2       	ldi	r31, 0x2A	; 42
    1d8e:	80 81       	ld	r24, Z
    1d90:	8e 7f       	andi	r24, 0xFE	; 254
    1d92:	80 83       	st	Z, r24
    1d94:	6a e1       	ldi	r22, 0x1A	; 26
    1d96:	70 e0       	ldi	r23, 0x00	; 0
    1d98:	82 e0       	ldi	r24, 0x02	; 2
    1d9a:	ec d4       	rcall	.+2520   	; 0x2774 <nvm_read_byte>
    1d9c:	8f 3f       	cpi	r24, 0xFF	; 255
    1d9e:	19 f0       	breq	.+6      	; 0x1da6 <udd_enable+0x66>
    1da0:	80 93 fa 04 	sts	0x04FA, r24
    1da4:	03 c0       	rjmp	.+6      	; 0x1dac <udd_enable+0x6c>
    1da6:	8f e1       	ldi	r24, 0x1F	; 31
    1da8:	80 93 fa 04 	sts	0x04FA, r24
    1dac:	6b e1       	ldi	r22, 0x1B	; 27
    1dae:	70 e0       	ldi	r23, 0x00	; 0
    1db0:	82 e0       	ldi	r24, 0x02	; 2
    1db2:	e0 d4       	rcall	.+2496   	; 0x2774 <nvm_read_byte>
    1db4:	8f 3f       	cpi	r24, 0xFF	; 255
    1db6:	19 f0       	breq	.+6      	; 0x1dbe <udd_enable+0x7e>
    1db8:	80 93 fb 04 	sts	0x04FB, r24
    1dbc:	03 c0       	rjmp	.+6      	; 0x1dc4 <udd_enable+0x84>
    1dbe:	8f e1       	ldi	r24, 0x1F	; 31
    1dc0:	80 93 fb 04 	sts	0x04FB, r24
    1dc4:	e0 ec       	ldi	r30, 0xC0	; 192
    1dc6:	f4 e0       	ldi	r31, 0x04	; 4
    1dc8:	80 81       	ld	r24, Z
    1dca:	82 60       	ori	r24, 0x02	; 2
    1dcc:	80 83       	st	Z, r24
    1dce:	80 81       	ld	r24, Z
    1dd0:	80 68       	ori	r24, 0x80	; 128
    1dd2:	80 83       	st	Z, r24
    1dd4:	80 81       	ld	r24, Z
    1dd6:	80 61       	ori	r24, 0x10	; 16
    1dd8:	80 83       	st	Z, r24
    1dda:	84 e8       	ldi	r24, 0x84	; 132
    1ddc:	9a e2       	ldi	r25, 0x2A	; 42
    1dde:	86 83       	std	Z+6, r24	; 0x06
    1de0:	97 83       	std	Z+7, r25	; 0x07
    1de2:	80 81       	ld	r24, Z
    1de4:	80 62       	ori	r24, 0x20	; 32
    1de6:	80 83       	st	Z, r24
    1de8:	8f ef       	ldi	r24, 0xFF	; 255
    1dea:	80 93 c5 04 	sts	0x04C5, r24
    1dee:	e8 ec       	ldi	r30, 0xC8	; 200
    1df0:	f4 e0       	ldi	r31, 0x04	; 4
    1df2:	80 81       	ld	r24, Z
    1df4:	81 60       	ori	r24, 0x01	; 1
    1df6:	80 83       	st	Z, r24
    1df8:	10 92 b8 2a 	sts	0x2AB8, r1
    1dfc:	8f b7       	in	r24, 0x3f	; 63
    1dfe:	f8 94       	cli
    1e00:	e6 e7       	ldi	r30, 0x76	; 118
    1e02:	fb e2       	ldi	r31, 0x2B	; 43
    1e04:	90 81       	ld	r25, Z
    1e06:	9f 5f       	subi	r25, 0xFF	; 255
    1e08:	90 83       	st	Z, r25
    1e0a:	8f bf       	out	0x3f, r24	; 63
    1e0c:	76 df       	rcall	.-276    	; 0x1cfa <udd_attach>
    1e0e:	cf bf       	out	0x3f, r28	; 63
    1e10:	cf 91       	pop	r28
    1e12:	08 95       	ret

00001e14 <udd_is_high_speed>:
    1e14:	80 e0       	ldi	r24, 0x00	; 0
    1e16:	08 95       	ret

00001e18 <udd_set_address>:
    1e18:	80 93 c3 04 	sts	0x04C3, r24
    1e1c:	08 95       	ret

00001e1e <udd_getaddress>:
    1e1e:	80 91 c3 04 	lds	r24, 0x04C3
    1e22:	08 95       	ret

00001e24 <udd_get_frame_number>:
    1e24:	80 91 b4 2a 	lds	r24, 0x2AB4
    1e28:	90 91 b5 2a 	lds	r25, 0x2AB5
    1e2c:	08 95       	ret

00001e2e <udd_get_micro_frame_number>:
    1e2e:	80 e0       	ldi	r24, 0x00	; 0
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	08 95       	ret

00001e34 <udd_set_setup_payload>:
    1e34:	80 93 69 2b 	sts	0x2B69, r24
    1e38:	90 93 6a 2b 	sts	0x2B6A, r25
    1e3c:	60 93 6b 2b 	sts	0x2B6B, r22
    1e40:	70 93 6c 2b 	sts	0x2B6C, r23
    1e44:	08 95       	ret

00001e46 <udd_ep_alloc>:
    1e46:	e8 2f       	mov	r30, r24
    1e48:	ef 70       	andi	r30, 0x0F	; 15
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	ee 0f       	add	r30, r30
    1e4e:	ff 1f       	adc	r31, r31
    1e50:	99 27       	eor	r25, r25
    1e52:	87 fd       	sbrc	r24, 7
    1e54:	90 95       	com	r25
    1e56:	88 27       	eor	r24, r24
    1e58:	99 0f       	add	r25, r25
    1e5a:	88 1f       	adc	r24, r24
    1e5c:	99 27       	eor	r25, r25
    1e5e:	e8 0f       	add	r30, r24
    1e60:	f9 1f       	adc	r31, r25
    1e62:	ee 0f       	add	r30, r30
    1e64:	ff 1f       	adc	r31, r31
    1e66:	ee 0f       	add	r30, r30
    1e68:	ff 1f       	adc	r31, r31
    1e6a:	ee 0f       	add	r30, r30
    1e6c:	ff 1f       	adc	r31, r31
    1e6e:	ec 57       	subi	r30, 0x7C	; 124
    1e70:	f5 4d       	sbci	r31, 0xD5	; 213
    1e72:	81 81       	ldd	r24, Z+1	; 0x01
    1e74:	80 7c       	andi	r24, 0xC0	; 192
    1e76:	09 f0       	breq	.+2      	; 0x1e7a <udd_ep_alloc+0x34>
    1e78:	43 c0       	rjmp	.+134    	; 0x1f00 <udd_ep_alloc+0xba>
    1e7a:	63 70       	andi	r22, 0x03	; 3
    1e7c:	61 30       	cpi	r22, 0x01	; 1
    1e7e:	29 f0       	breq	.+10     	; 0x1e8a <udd_ep_alloc+0x44>
    1e80:	10 f4       	brcc	.+4      	; 0x1e86 <udd_ep_alloc+0x40>
    1e82:	80 e4       	ldi	r24, 0x40	; 64
    1e84:	03 c0       	rjmp	.+6      	; 0x1e8c <udd_ep_alloc+0x46>
    1e86:	80 e8       	ldi	r24, 0x80	; 128
    1e88:	01 c0       	rjmp	.+2      	; 0x1e8c <udd_ep_alloc+0x46>
    1e8a:	80 ec       	ldi	r24, 0xC0	; 192
    1e8c:	40 38       	cpi	r20, 0x80	; 128
    1e8e:	51 05       	cpc	r21, r1
    1e90:	e1 f0       	breq	.+56     	; 0x1eca <udd_ep_alloc+0x84>
    1e92:	50 f4       	brcc	.+20     	; 0x1ea8 <udd_ep_alloc+0x62>
    1e94:	40 32       	cpi	r20, 0x20	; 32
    1e96:	51 05       	cpc	r21, r1
    1e98:	a1 f0       	breq	.+40     	; 0x1ec2 <udd_ep_alloc+0x7c>
    1e9a:	40 34       	cpi	r20, 0x40	; 64
    1e9c:	51 05       	cpc	r21, r1
    1e9e:	99 f0       	breq	.+38     	; 0x1ec6 <udd_ep_alloc+0x80>
    1ea0:	40 31       	cpi	r20, 0x10	; 16
    1ea2:	51 05       	cpc	r21, r1
    1ea4:	61 f4       	brne	.+24     	; 0x1ebe <udd_ep_alloc+0x78>
    1ea6:	19 c0       	rjmp	.+50     	; 0x1eda <udd_ep_alloc+0x94>
    1ea8:	41 15       	cp	r20, r1
    1eaa:	92 e0       	ldi	r25, 0x02	; 2
    1eac:	59 07       	cpc	r21, r25
    1eae:	89 f0       	breq	.+34     	; 0x1ed2 <udd_ep_alloc+0x8c>
    1eb0:	4f 3f       	cpi	r20, 0xFF	; 255
    1eb2:	93 e0       	ldi	r25, 0x03	; 3
    1eb4:	59 07       	cpc	r21, r25
    1eb6:	79 f0       	breq	.+30     	; 0x1ed6 <udd_ep_alloc+0x90>
    1eb8:	41 15       	cp	r20, r1
    1eba:	51 40       	sbci	r21, 0x01	; 1
    1ebc:	41 f0       	breq	.+16     	; 0x1ece <udd_ep_alloc+0x88>
    1ebe:	20 e0       	ldi	r18, 0x00	; 0
    1ec0:	0d c0       	rjmp	.+26     	; 0x1edc <udd_ep_alloc+0x96>
    1ec2:	22 e0       	ldi	r18, 0x02	; 2
    1ec4:	0b c0       	rjmp	.+22     	; 0x1edc <udd_ep_alloc+0x96>
    1ec6:	23 e0       	ldi	r18, 0x03	; 3
    1ec8:	09 c0       	rjmp	.+18     	; 0x1edc <udd_ep_alloc+0x96>
    1eca:	24 e0       	ldi	r18, 0x04	; 4
    1ecc:	07 c0       	rjmp	.+14     	; 0x1edc <udd_ep_alloc+0x96>
    1ece:	25 e0       	ldi	r18, 0x05	; 5
    1ed0:	05 c0       	rjmp	.+10     	; 0x1edc <udd_ep_alloc+0x96>
    1ed2:	26 e0       	ldi	r18, 0x06	; 6
    1ed4:	03 c0       	rjmp	.+6      	; 0x1edc <udd_ep_alloc+0x96>
    1ed6:	27 e0       	ldi	r18, 0x07	; 7
    1ed8:	01 c0       	rjmp	.+2      	; 0x1edc <udd_ep_alloc+0x96>
    1eda:	21 e0       	ldi	r18, 0x01	; 1
    1edc:	11 82       	std	Z+1, r1	; 0x01
    1ede:	96 e0       	ldi	r25, 0x06	; 6
    1ee0:	90 83       	st	Z, r25
    1ee2:	82 2b       	or	r24, r18
    1ee4:	81 83       	std	Z+1, r24	; 0x01
    1ee6:	81 81       	ldd	r24, Z+1	; 0x01
    1ee8:	80 7c       	andi	r24, 0xC0	; 192
    1eea:	80 3c       	cpi	r24, 0xC0	; 192
    1eec:	21 f4       	brne	.+8      	; 0x1ef6 <udd_ep_alloc+0xb0>
    1eee:	81 81       	ldd	r24, Z+1	; 0x01
    1ef0:	87 70       	andi	r24, 0x07	; 7
    1ef2:	87 30       	cpi	r24, 0x07	; 7
    1ef4:	39 f0       	breq	.+14     	; 0x1f04 <udd_ep_alloc+0xbe>
    1ef6:	81 81       	ldd	r24, Z+1	; 0x01
    1ef8:	80 62       	ori	r24, 0x20	; 32
    1efa:	81 83       	std	Z+1, r24	; 0x01
    1efc:	81 e0       	ldi	r24, 0x01	; 1
    1efe:	08 95       	ret
    1f00:	80 e0       	ldi	r24, 0x00	; 0
    1f02:	08 95       	ret
    1f04:	81 e0       	ldi	r24, 0x01	; 1
    1f06:	08 95       	ret

00001f08 <udd_ep_is_halted>:
    1f08:	e8 2f       	mov	r30, r24
    1f0a:	ef 70       	andi	r30, 0x0F	; 15
    1f0c:	f0 e0       	ldi	r31, 0x00	; 0
    1f0e:	ee 0f       	add	r30, r30
    1f10:	ff 1f       	adc	r31, r31
    1f12:	99 27       	eor	r25, r25
    1f14:	87 fd       	sbrc	r24, 7
    1f16:	90 95       	com	r25
    1f18:	88 27       	eor	r24, r24
    1f1a:	99 0f       	add	r25, r25
    1f1c:	88 1f       	adc	r24, r24
    1f1e:	99 27       	eor	r25, r25
    1f20:	e8 0f       	add	r30, r24
    1f22:	f9 1f       	adc	r31, r25
    1f24:	ee 0f       	add	r30, r30
    1f26:	ff 1f       	adc	r31, r31
    1f28:	ee 0f       	add	r30, r30
    1f2a:	ff 1f       	adc	r31, r31
    1f2c:	ee 0f       	add	r30, r30
    1f2e:	ff 1f       	adc	r31, r31
    1f30:	ec 57       	subi	r30, 0x7C	; 124
    1f32:	f5 4d       	sbci	r31, 0xD5	; 213
    1f34:	81 81       	ldd	r24, Z+1	; 0x01
    1f36:	82 fb       	bst	r24, 2
    1f38:	88 27       	eor	r24, r24
    1f3a:	80 f9       	bld	r24, 0
    1f3c:	08 95       	ret

00001f3e <udd_ep_clear_halt>:
    1f3e:	e8 2f       	mov	r30, r24
    1f40:	ef 70       	andi	r30, 0x0F	; 15
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	ee 0f       	add	r30, r30
    1f46:	ff 1f       	adc	r31, r31
    1f48:	28 2f       	mov	r18, r24
    1f4a:	33 27       	eor	r19, r19
    1f4c:	27 fd       	sbrc	r18, 7
    1f4e:	30 95       	com	r19
    1f50:	22 27       	eor	r18, r18
    1f52:	33 0f       	add	r19, r19
    1f54:	22 1f       	adc	r18, r18
    1f56:	33 27       	eor	r19, r19
    1f58:	e2 0f       	add	r30, r18
    1f5a:	f3 1f       	adc	r31, r19
    1f5c:	ee 0f       	add	r30, r30
    1f5e:	ff 1f       	adc	r31, r31
    1f60:	ee 0f       	add	r30, r30
    1f62:	ff 1f       	adc	r31, r31
    1f64:	ee 0f       	add	r30, r30
    1f66:	ff 1f       	adc	r31, r31
    1f68:	ec 57       	subi	r30, 0x7C	; 124
    1f6a:	f5 4d       	sbci	r31, 0xD5	; 213
    1f6c:	91 81       	ldd	r25, Z+1	; 0x01
    1f6e:	92 ff       	sbrs	r25, 2
    1f70:	0e c0       	rjmp	.+28     	; 0x1f8e <udd_ep_clear_halt+0x50>
    1f72:	91 81       	ldd	r25, Z+1	; 0x01
    1f74:	9b 7f       	andi	r25, 0xFB	; 251
    1f76:	91 83       	std	Z+1, r25	; 0x01
    1f78:	22 dd       	rcall	.-1468   	; 0x19be <udd_ep_get_job>
    1f7a:	fc 01       	movw	r30, r24
    1f7c:	80 81       	ld	r24, Z
    1f7e:	80 ff       	sbrs	r24, 0
    1f80:	06 c0       	rjmp	.+12     	; 0x1f8e <udd_ep_clear_halt+0x50>
    1f82:	8e 7f       	andi	r24, 0xFE	; 254
    1f84:	80 83       	st	Z, r24
    1f86:	07 80       	ldd	r0, Z+7	; 0x07
    1f88:	f0 85       	ldd	r31, Z+8	; 0x08
    1f8a:	e0 2d       	mov	r30, r0
    1f8c:	09 95       	icall
    1f8e:	81 e0       	ldi	r24, 0x01	; 1
    1f90:	08 95       	ret

00001f92 <udd_ep_run>:
    1f92:	7f 92       	push	r7
    1f94:	8f 92       	push	r8
    1f96:	9f 92       	push	r9
    1f98:	af 92       	push	r10
    1f9a:	bf 92       	push	r11
    1f9c:	cf 92       	push	r12
    1f9e:	df 92       	push	r13
    1fa0:	ef 92       	push	r14
    1fa2:	ff 92       	push	r15
    1fa4:	0f 93       	push	r16
    1fa6:	1f 93       	push	r17
    1fa8:	cf 93       	push	r28
    1faa:	df 93       	push	r29
    1fac:	98 2e       	mov	r9, r24
    1fae:	86 2e       	mov	r8, r22
    1fb0:	5a 01       	movw	r10, r20
    1fb2:	69 01       	movw	r12, r18
    1fb4:	04 dd       	rcall	.-1528   	; 0x19be <udd_ep_get_job>
    1fb6:	7c 01       	movw	r14, r24
    1fb8:	79 2c       	mov	r7, r9
    1fba:	77 1c       	adc	r7, r7
    1fbc:	77 24       	eor	r7, r7
    1fbe:	77 1c       	adc	r7, r7
    1fc0:	c9 2d       	mov	r28, r9
    1fc2:	cf 70       	andi	r28, 0x0F	; 15
    1fc4:	d0 e0       	ldi	r29, 0x00	; 0
    1fc6:	cc 0f       	add	r28, r28
    1fc8:	dd 1f       	adc	r29, r29
    1fca:	c7 0d       	add	r28, r7
    1fcc:	d1 1d       	adc	r29, r1
    1fce:	cc 0f       	add	r28, r28
    1fd0:	dd 1f       	adc	r29, r29
    1fd2:	cc 0f       	add	r28, r28
    1fd4:	dd 1f       	adc	r29, r29
    1fd6:	cc 0f       	add	r28, r28
    1fd8:	dd 1f       	adc	r29, r29
    1fda:	cc 57       	subi	r28, 0x7C	; 124
    1fdc:	d5 4d       	sbci	r29, 0xD5	; 213
    1fde:	89 81       	ldd	r24, Y+1	; 0x01
    1fe0:	80 7c       	andi	r24, 0xC0	; 192
    1fe2:	09 f4       	brne	.+2      	; 0x1fe6 <udd_ep_run+0x54>
    1fe4:	4c c0       	rjmp	.+152    	; 0x207e <udd_ep_run+0xec>
    1fe6:	89 81       	ldd	r24, Y+1	; 0x01
    1fe8:	80 7c       	andi	r24, 0xC0	; 192
    1fea:	80 3c       	cpi	r24, 0xC0	; 192
    1fec:	19 f0       	breq	.+6      	; 0x1ff4 <udd_ep_run+0x62>
    1fee:	89 81       	ldd	r24, Y+1	; 0x01
    1ff0:	82 fd       	sbrc	r24, 2
    1ff2:	47 c0       	rjmp	.+142    	; 0x2082 <udd_ep_run+0xf0>
    1ff4:	8f b7       	in	r24, 0x3f	; 63
    1ff6:	f8 94       	cli
    1ff8:	f7 01       	movw	r30, r14
    1ffa:	90 81       	ld	r25, Z
    1ffc:	90 ff       	sbrs	r25, 0
    1ffe:	03 c0       	rjmp	.+6      	; 0x2006 <udd_ep_run+0x74>
    2000:	8f bf       	out	0x3f, r24	; 63
    2002:	71 2c       	mov	r7, r1
    2004:	3f c0       	rjmp	.+126    	; 0x2084 <udd_ep_run+0xf2>
    2006:	f7 01       	movw	r30, r14
    2008:	90 81       	ld	r25, Z
    200a:	91 60       	ori	r25, 0x01	; 1
    200c:	90 83       	st	Z, r25
    200e:	8f bf       	out	0x3f, r24	; 63
    2010:	f7 01       	movw	r30, r14
    2012:	a1 82       	std	Z+1, r10	; 0x01
    2014:	b2 82       	std	Z+2, r11	; 0x02
    2016:	c3 82       	std	Z+3, r12	; 0x03
    2018:	d4 82       	std	Z+4, r13	; 0x04
    201a:	15 82       	std	Z+5, r1	; 0x05
    201c:	16 82       	std	Z+6, r1	; 0x06
    201e:	07 83       	std	Z+7, r16	; 0x07
    2020:	10 87       	std	Z+8, r17	; 0x08
    2022:	81 10       	cpse	r8, r1
    2024:	06 c0       	rjmp	.+12     	; 0x2032 <udd_ep_run+0xa0>
    2026:	91 e0       	ldi	r25, 0x01	; 1
    2028:	c1 14       	cp	r12, r1
    202a:	d1 04       	cpc	r13, r1
    202c:	19 f0       	breq	.+6      	; 0x2034 <udd_ep_run+0xa2>
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	01 c0       	rjmp	.+2      	; 0x2034 <udd_ep_run+0xa2>
    2032:	91 e0       	ldi	r25, 0x01	; 1
    2034:	f7 01       	movw	r30, r14
    2036:	80 81       	ld	r24, Z
    2038:	90 fb       	bst	r25, 0
    203a:	81 f9       	bld	r24, 1
    203c:	8b 7f       	andi	r24, 0xFB	; 251
    203e:	80 83       	st	Z, r24
    2040:	77 20       	and	r7, r7
    2042:	19 f0       	breq	.+6      	; 0x204a <udd_ep_run+0xb8>
    2044:	1e 82       	std	Y+6, r1	; 0x06
    2046:	1f 82       	std	Y+7, r1	; 0x07
    2048:	15 c0       	rjmp	.+42     	; 0x2074 <udd_ep_run+0xe2>
    204a:	89 81       	ldd	r24, Y+1	; 0x01
    204c:	80 7c       	andi	r24, 0xC0	; 192
    204e:	80 3c       	cpi	r24, 0xC0	; 192
    2050:	69 f4       	brne	.+26     	; 0x206c <udd_ep_run+0xda>
    2052:	ce 01       	movw	r24, r28
    2054:	8f dc       	rcall	.-1762   	; 0x1974 <udd_ep_get_size>
    2056:	bc 01       	movw	r22, r24
    2058:	c6 01       	movw	r24, r12
    205a:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <__udivmodhi4>
    205e:	89 2b       	or	r24, r25
    2060:	29 f0       	breq	.+10     	; 0x206c <udd_ep_run+0xda>
    2062:	f7 01       	movw	r30, r14
    2064:	80 81       	ld	r24, Z
    2066:	8e 7f       	andi	r24, 0xFE	; 254
    2068:	80 83       	st	Z, r24
    206a:	0c c0       	rjmp	.+24     	; 0x2084 <udd_ep_run+0xf2>
    206c:	1a 82       	std	Y+2, r1	; 0x02
    206e:	1b 82       	std	Y+3, r1	; 0x03
    2070:	1e 82       	std	Y+6, r1	; 0x06
    2072:	1f 82       	std	Y+7, r1	; 0x07
    2074:	89 2d       	mov	r24, r9
    2076:	2d dd       	rcall	.-1446   	; 0x1ad2 <udd_ep_trans_complet>
    2078:	77 24       	eor	r7, r7
    207a:	73 94       	inc	r7
    207c:	03 c0       	rjmp	.+6      	; 0x2084 <udd_ep_run+0xf2>
    207e:	71 2c       	mov	r7, r1
    2080:	01 c0       	rjmp	.+2      	; 0x2084 <udd_ep_run+0xf2>
    2082:	71 2c       	mov	r7, r1
    2084:	87 2d       	mov	r24, r7
    2086:	df 91       	pop	r29
    2088:	cf 91       	pop	r28
    208a:	1f 91       	pop	r17
    208c:	0f 91       	pop	r16
    208e:	ff 90       	pop	r15
    2090:	ef 90       	pop	r14
    2092:	df 90       	pop	r13
    2094:	cf 90       	pop	r12
    2096:	bf 90       	pop	r11
    2098:	af 90       	pop	r10
    209a:	9f 90       	pop	r9
    209c:	8f 90       	pop	r8
    209e:	7f 90       	pop	r7
    20a0:	08 95       	ret

000020a2 <udd_ep_abort>:
    20a2:	ff 92       	push	r15
    20a4:	0f 93       	push	r16
    20a6:	1f 93       	push	r17
    20a8:	cf 93       	push	r28
    20aa:	df 93       	push	r29
    20ac:	18 2f       	mov	r17, r24
    20ae:	f8 2e       	mov	r15, r24
    20b0:	ff 1c       	adc	r15, r15
    20b2:	ff 24       	eor	r15, r15
    20b4:	ff 1c       	adc	r15, r15
    20b6:	c8 2f       	mov	r28, r24
    20b8:	cf 70       	andi	r28, 0x0F	; 15
    20ba:	d0 e0       	ldi	r29, 0x00	; 0
    20bc:	cc 0f       	add	r28, r28
    20be:	dd 1f       	adc	r29, r29
    20c0:	cf 0d       	add	r28, r15
    20c2:	d1 1d       	adc	r29, r1
    20c4:	cc 0f       	add	r28, r28
    20c6:	dd 1f       	adc	r29, r29
    20c8:	cc 0f       	add	r28, r28
    20ca:	dd 1f       	adc	r29, r29
    20cc:	cc 0f       	add	r28, r28
    20ce:	dd 1f       	adc	r29, r29
    20d0:	cc 57       	subi	r28, 0x7C	; 124
    20d2:	d5 4d       	sbci	r29, 0xD5	; 213
    20d4:	74 dc       	rcall	.-1816   	; 0x19be <udd_ep_get_job>
    20d6:	dc 01       	movw	r26, r24
    20d8:	fe 01       	movw	r30, r28
    20da:	02 e0       	ldi	r16, 0x02	; 2
    20dc:	05 93       	las	Z, r16
    20de:	8c 91       	ld	r24, X
    20e0:	80 ff       	sbrs	r24, 0
    20e2:	12 c0       	rjmp	.+36     	; 0x2108 <udd_ep_abort+0x66>
    20e4:	8e 7f       	andi	r24, 0xFE	; 254
    20e6:	8c 93       	st	X, r24
    20e8:	17 96       	adiw	r26, 0x07	; 7
    20ea:	ed 91       	ld	r30, X+
    20ec:	fc 91       	ld	r31, X
    20ee:	18 97       	sbiw	r26, 0x08	; 8
    20f0:	30 97       	sbiw	r30, 0x00	; 0
    20f2:	51 f0       	breq	.+20     	; 0x2108 <udd_ep_abort+0x66>
    20f4:	ff 20       	and	r15, r15
    20f6:	19 f0       	breq	.+6      	; 0x20fe <udd_ep_abort+0x5c>
    20f8:	6e 81       	ldd	r22, Y+6	; 0x06
    20fa:	7f 81       	ldd	r23, Y+7	; 0x07
    20fc:	02 c0       	rjmp	.+4      	; 0x2102 <udd_ep_abort+0x60>
    20fe:	6a 81       	ldd	r22, Y+2	; 0x02
    2100:	7b 81       	ldd	r23, Y+3	; 0x03
    2102:	41 2f       	mov	r20, r17
    2104:	81 e0       	ldi	r24, 0x01	; 1
    2106:	09 95       	icall
    2108:	df 91       	pop	r29
    210a:	cf 91       	pop	r28
    210c:	1f 91       	pop	r17
    210e:	0f 91       	pop	r16
    2110:	ff 90       	pop	r15
    2112:	08 95       	ret

00002114 <udd_ep_free>:
    2114:	cf 93       	push	r28
    2116:	c8 2f       	mov	r28, r24
    2118:	c4 df       	rcall	.-120    	; 0x20a2 <udd_ep_abort>
    211a:	ec 2f       	mov	r30, r28
    211c:	ef 70       	andi	r30, 0x0F	; 15
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	ee 0f       	add	r30, r30
    2122:	ff 1f       	adc	r31, r31
    2124:	8c 2f       	mov	r24, r28
    2126:	99 27       	eor	r25, r25
    2128:	87 fd       	sbrc	r24, 7
    212a:	90 95       	com	r25
    212c:	88 27       	eor	r24, r24
    212e:	99 0f       	add	r25, r25
    2130:	88 1f       	adc	r24, r24
    2132:	99 27       	eor	r25, r25
    2134:	e8 0f       	add	r30, r24
    2136:	f9 1f       	adc	r31, r25
    2138:	ee 0f       	add	r30, r30
    213a:	ff 1f       	adc	r31, r31
    213c:	ee 0f       	add	r30, r30
    213e:	ff 1f       	adc	r31, r31
    2140:	ee 0f       	add	r30, r30
    2142:	ff 1f       	adc	r31, r31
    2144:	ec 57       	subi	r30, 0x7C	; 124
    2146:	f5 4d       	sbci	r31, 0xD5	; 213
    2148:	11 82       	std	Z+1, r1	; 0x01
    214a:	cf 91       	pop	r28
    214c:	08 95       	ret

0000214e <udd_ep_set_halt>:
    214e:	0f 93       	push	r16
    2150:	e8 2f       	mov	r30, r24
    2152:	ef 70       	andi	r30, 0x0F	; 15
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	ee 0f       	add	r30, r30
    2158:	ff 1f       	adc	r31, r31
    215a:	28 2f       	mov	r18, r24
    215c:	33 27       	eor	r19, r19
    215e:	27 fd       	sbrc	r18, 7
    2160:	30 95       	com	r19
    2162:	22 27       	eor	r18, r18
    2164:	33 0f       	add	r19, r19
    2166:	22 1f       	adc	r18, r18
    2168:	33 27       	eor	r19, r19
    216a:	e2 0f       	add	r30, r18
    216c:	f3 1f       	adc	r31, r19
    216e:	ee 0f       	add	r30, r30
    2170:	ff 1f       	adc	r31, r31
    2172:	ee 0f       	add	r30, r30
    2174:	ff 1f       	adc	r31, r31
    2176:	ee 0f       	add	r30, r30
    2178:	ff 1f       	adc	r31, r31
    217a:	ec 57       	subi	r30, 0x7C	; 124
    217c:	f5 4d       	sbci	r31, 0xD5	; 213
    217e:	91 81       	ldd	r25, Z+1	; 0x01
    2180:	94 60       	ori	r25, 0x04	; 4
    2182:	91 83       	std	Z+1, r25	; 0x01
    2184:	01 e0       	ldi	r16, 0x01	; 1
    2186:	06 93       	lac	Z, r16
    2188:	8c df       	rcall	.-232    	; 0x20a2 <udd_ep_abort>
    218a:	81 e0       	ldi	r24, 0x01	; 1
    218c:	0f 91       	pop	r16
    218e:	08 95       	ret

00002190 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2190:	1f 92       	push	r1
    2192:	0f 92       	push	r0
    2194:	0f b6       	in	r0, 0x3f	; 63
    2196:	0f 92       	push	r0
    2198:	11 24       	eor	r1, r1
    219a:	0f 93       	push	r16
    219c:	2f 93       	push	r18
    219e:	3f 93       	push	r19
    21a0:	4f 93       	push	r20
    21a2:	5f 93       	push	r21
    21a4:	6f 93       	push	r22
    21a6:	7f 93       	push	r23
    21a8:	8f 93       	push	r24
    21aa:	9f 93       	push	r25
    21ac:	af 93       	push	r26
    21ae:	bf 93       	push	r27
    21b0:	ef 93       	push	r30
    21b2:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    21b4:	80 91 cb 04 	lds	r24, 0x04CB
    21b8:	88 23       	and	r24, r24
    21ba:	34 f4       	brge	.+12     	; 0x21c8 <__vector_125+0x38>
		udd_ack_start_of_frame_event();
    21bc:	80 e8       	ldi	r24, 0x80	; 128
    21be:	80 93 ca 04 	sts	0x04CA, r24
		udc_sof_notify();
    21c2:	0e 94 c6 05 	call	0xb8c	; 0xb8c <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    21c6:	88 c0       	rjmp	.+272    	; 0x22d8 <__vector_125+0x148>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    21c8:	80 91 cb 04 	lds	r24, 0x04CB
    21cc:	82 ff       	sbrs	r24, 2
    21ce:	20 c0       	rjmp	.+64     	; 0x2210 <__vector_125+0x80>
		udd_ack_underflow_event();
    21d0:	84 e0       	ldi	r24, 0x04	; 4
    21d2:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_in_underflow()) {
    21d6:	80 91 8c 2a 	lds	r24, 0x2A8C
    21da:	86 ff       	sbrs	r24, 6
    21dc:	7d c0       	rjmp	.+250    	; 0x22d8 <__vector_125+0x148>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    21de:	80 91 cc 04 	lds	r24, 0x04CC
    21e2:	81 fd       	sbrc	r24, 1
    21e4:	79 c0       	rjmp	.+242    	; 0x22d8 <__vector_125+0x148>
    21e6:	06 dc       	rcall	.-2036   	; 0x19f4 <udd_ctrl_interrupt_tc_setup>
    21e8:	81 11       	cpse	r24, r1
    21ea:	76 c0       	rjmp	.+236    	; 0x22d8 <__vector_125+0x148>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    21ec:	80 91 76 2a 	lds	r24, 0x2A76
    21f0:	81 30       	cpi	r24, 0x01	; 1
    21f2:	11 f4       	brne	.+4      	; 0x21f8 <__vector_125+0x68>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    21f4:	3b db       	rcall	.-2442   	; 0x186c <udd_ctrl_send_zlp_in>
    21f6:	70 c0       	rjmp	.+224    	; 0x22d8 <__vector_125+0x148>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    21f8:	84 30       	cpi	r24, 0x04	; 4
    21fa:	09 f0       	breq	.+2      	; 0x21fe <__vector_125+0x6e>
    21fc:	6d c0       	rjmp	.+218    	; 0x22d8 <__vector_125+0x148>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    21fe:	ed e8       	ldi	r30, 0x8D	; 141
    2200:	fa e2       	ldi	r31, 0x2A	; 42
    2202:	04 e0       	ldi	r16, 0x04	; 4
    2204:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2206:	e5 e8       	ldi	r30, 0x85	; 133
    2208:	fa e2       	ldi	r31, 0x2A	; 42
    220a:	04 e0       	ldi	r16, 0x04	; 4
    220c:	05 93       	las	Z, r16
    220e:	64 c0       	rjmp	.+200    	; 0x22d8 <__vector_125+0x148>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2210:	80 91 cb 04 	lds	r24, 0x04CB
    2214:	81 ff       	sbrs	r24, 1
    2216:	5b c0       	rjmp	.+182    	; 0x22ce <__vector_125+0x13e>
		udd_ack_overflow_event();
    2218:	82 e0       	ldi	r24, 0x02	; 2
    221a:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_out_overflow()) {
    221e:	80 91 84 2a 	lds	r24, 0x2A84
    2222:	86 ff       	sbrs	r24, 6
    2224:	59 c0       	rjmp	.+178    	; 0x22d8 <__vector_125+0x148>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2226:	80 91 cc 04 	lds	r24, 0x04CC
    222a:	81 fd       	sbrc	r24, 1
    222c:	55 c0       	rjmp	.+170    	; 0x22d8 <__vector_125+0x148>
    222e:	e2 db       	rcall	.-2108   	; 0x19f4 <udd_ctrl_interrupt_tc_setup>
    2230:	81 11       	cpse	r24, r1
    2232:	52 c0       	rjmp	.+164    	; 0x22d8 <__vector_125+0x148>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2234:	80 91 76 2a 	lds	r24, 0x2A76
    2238:	82 30       	cpi	r24, 0x02	; 2
    223a:	41 f4       	brne	.+16     	; 0x224c <__vector_125+0xbc>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    223c:	84 e0       	ldi	r24, 0x04	; 4
    223e:	80 93 76 2a 	sts	0x2A76, r24
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2242:	e4 e8       	ldi	r30, 0x84	; 132
    2244:	fa e2       	ldi	r31, 0x2A	; 42
    2246:	02 e0       	ldi	r16, 0x02	; 2
    2248:	06 93       	lac	Z, r16
    224a:	46 c0       	rjmp	.+140    	; 0x22d8 <__vector_125+0x148>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    224c:	83 30       	cpi	r24, 0x03	; 3
    224e:	09 f0       	breq	.+2      	; 0x2252 <__vector_125+0xc2>
    2250:	43 c0       	rjmp	.+134    	; 0x22d8 <__vector_125+0x148>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2252:	ed e8       	ldi	r30, 0x8D	; 141
    2254:	fa e2       	ldi	r31, 0x2A	; 42
    2256:	04 e0       	ldi	r16, 0x04	; 4
    2258:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    225a:	e5 e8       	ldi	r30, 0x85	; 133
    225c:	fa e2       	ldi	r31, 0x2A	; 42
    225e:	04 e0       	ldi	r16, 0x04	; 4
    2260:	05 93       	las	Z, r16
    2262:	3a c0       	rjmp	.+116    	; 0x22d8 <__vector_125+0x148>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2264:	80 e1       	ldi	r24, 0x10	; 16
    2266:	80 93 ca 04 	sts	0x04CA, r24
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    226a:	81 e0       	ldi	r24, 0x01	; 1
    226c:	1a df       	rcall	.-460    	; 0x20a2 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    226e:	81 e8       	ldi	r24, 0x81	; 129
    2270:	18 df       	rcall	.-464    	; 0x20a2 <udd_ep_abort>
		}
#endif
		udc_reset();
    2272:	0e 94 9f 05 	call	0xb3e	; 0xb3e <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2276:	10 92 c3 04 	sts	0x04C3, r1
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    227a:	e5 e8       	ldi	r30, 0x85	; 133
    227c:	fa e2       	ldi	r31, 0x2A	; 42
    227e:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    2280:	96 e0       	ldi	r25, 0x06	; 6
    2282:	90 93 84 2a 	sts	0x2A84, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2286:	83 e4       	ldi	r24, 0x43	; 67
    2288:	80 83       	st	Z, r24
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    228a:	ed e8       	ldi	r30, 0x8D	; 141
    228c:	fa e2       	ldi	r31, 0x2A	; 42
    228e:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    2290:	90 93 8c 2a 	sts	0x2A8C, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2294:	80 83       	st	Z, r24
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2296:	82 e3       	ldi	r24, 0x32	; 50
    2298:	9a e2       	ldi	r25, 0x2A	; 42
    229a:	80 93 88 2a 	sts	0x2A88, r24
    229e:	90 93 89 2a 	sts	0x2A89, r25
		// Reset endpoint control management
		udd_ctrl_init();
    22a2:	ab da       	rcall	.-2730   	; 0x17fa <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    22a4:	19 c0       	rjmp	.+50     	; 0x22d8 <__vector_125+0x148>
	}

	if (udd_is_suspend_event()) {
    22a6:	80 91 cb 04 	lds	r24, 0x04CB
    22aa:	86 ff       	sbrs	r24, 6
    22ac:	06 c0       	rjmp	.+12     	; 0x22ba <__vector_125+0x12a>
		udd_ack_suspend_event();
    22ae:	80 e4       	ldi	r24, 0x40	; 64
    22b0:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(false); // Enter in SUSPEND mode
    22b4:	80 e0       	ldi	r24, 0x00	; 0
    22b6:	82 da       	rcall	.-2812   	; 0x17bc <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    22b8:	0f c0       	rjmp	.+30     	; 0x22d8 <__vector_125+0x148>
	}

	if (udd_is_resume_event()) {
    22ba:	80 91 cb 04 	lds	r24, 0x04CB
    22be:	85 ff       	sbrs	r24, 5
    22c0:	0b c0       	rjmp	.+22     	; 0x22d8 <__vector_125+0x148>
		udd_ack_resume_event();
    22c2:	80 e2       	ldi	r24, 0x20	; 32
    22c4:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(true); // Enter in power reduction mode
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	78 da       	rcall	.-2832   	; 0x17bc <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    22cc:	05 c0       	rjmp	.+10     	; 0x22d8 <__vector_125+0x148>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    22ce:	80 91 cb 04 	lds	r24, 0x04CB
    22d2:	84 ff       	sbrs	r24, 4
    22d4:	e8 cf       	rjmp	.-48     	; 0x22a6 <__vector_125+0x116>
    22d6:	c6 cf       	rjmp	.-116    	; 0x2264 <__vector_125+0xd4>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    22d8:	ff 91       	pop	r31
    22da:	ef 91       	pop	r30
    22dc:	bf 91       	pop	r27
    22de:	af 91       	pop	r26
    22e0:	9f 91       	pop	r25
    22e2:	8f 91       	pop	r24
    22e4:	7f 91       	pop	r23
    22e6:	6f 91       	pop	r22
    22e8:	5f 91       	pop	r21
    22ea:	4f 91       	pop	r20
    22ec:	3f 91       	pop	r19
    22ee:	2f 91       	pop	r18
    22f0:	0f 91       	pop	r16
    22f2:	0f 90       	pop	r0
    22f4:	0f be       	out	0x3f, r0	; 63
    22f6:	0f 90       	pop	r0
    22f8:	1f 90       	pop	r1
    22fa:	18 95       	reti

000022fc <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    22fc:	1f 92       	push	r1
    22fe:	0f 92       	push	r0
    2300:	0f b6       	in	r0, 0x3f	; 63
    2302:	0f 92       	push	r0
    2304:	11 24       	eor	r1, r1
    2306:	0f 93       	push	r16
    2308:	1f 93       	push	r17
    230a:	2f 93       	push	r18
    230c:	3f 93       	push	r19
    230e:	4f 93       	push	r20
    2310:	5f 93       	push	r21
    2312:	6f 93       	push	r22
    2314:	7f 93       	push	r23
    2316:	8f 93       	push	r24
    2318:	9f 93       	push	r25
    231a:	af 93       	push	r26
    231c:	bf 93       	push	r27
    231e:	cf 93       	push	r28
    2320:	df 93       	push	r29
    2322:	ef 93       	push	r30
    2324:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2326:	80 91 cc 04 	lds	r24, 0x04CC
    232a:	81 fd       	sbrc	r24, 1
    232c:	03 c0       	rjmp	.+6      	; 0x2334 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    232e:	62 db       	rcall	.-2364   	; 0x19f4 <udd_ctrl_interrupt_tc_setup>
    2330:	81 11       	cpse	r24, r1
    2332:	b9 c0       	rjmp	.+370    	; 0x24a6 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2334:	82 e0       	ldi	r24, 0x02	; 2
    2336:	80 93 cc 04 	sts	0x04CC, r24

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    233a:	80 91 c5 04 	lds	r24, 0x04C5
	i_fifo = 2 * (1 + ~rp);
    233e:	81 95       	neg	r24
    2340:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2342:	e4 e8       	ldi	r30, 0x84	; 132
    2344:	fa e2       	ldi	r31, 0x2A	; 42
    2346:	e8 1b       	sub	r30, r24
    2348:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    234a:	20 81       	ld	r18, Z
    234c:	31 81       	ldd	r19, Z+1	; 0x01
    234e:	24 58       	subi	r18, 0x84	; 132
    2350:	3a 42       	sbci	r19, 0x2A	; 42
    2352:	36 95       	lsr	r19
    2354:	27 95       	ror	r18
    2356:	36 95       	lsr	r19
    2358:	27 95       	ror	r18
    235a:	36 95       	lsr	r19
    235c:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    235e:	82 2f       	mov	r24, r18
    2360:	86 95       	lsr	r24
    2362:	20 ff       	sbrs	r18, 0
    2364:	02 c0       	rjmp	.+4      	; 0x236a <__vector_126+0x6e>
    2366:	90 e8       	ldi	r25, 0x80	; 128
    2368:	01 c0       	rjmp	.+2      	; 0x236c <__vector_126+0x70>
    236a:	90 e0       	ldi	r25, 0x00	; 0
    236c:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    236e:	e8 2f       	mov	r30, r24
    2370:	ef 70       	andi	r30, 0x0F	; 15
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	ee 0f       	add	r30, r30
    2376:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2378:	28 2f       	mov	r18, r24
    237a:	33 27       	eor	r19, r19
    237c:	27 fd       	sbrc	r18, 7
    237e:	30 95       	com	r19
    2380:	22 27       	eor	r18, r18
    2382:	33 0f       	add	r19, r19
    2384:	22 1f       	adc	r18, r18
    2386:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2388:	e2 0f       	add	r30, r18
    238a:	f3 1f       	adc	r31, r19
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
    238c:	ee 0f       	add	r30, r30
    238e:	ff 1f       	adc	r31, r31
    2390:	ee 0f       	add	r30, r30
    2392:	ff 1f       	adc	r31, r31
    2394:	ee 0f       	add	r30, r30
    2396:	ff 1f       	adc	r31, r31
    2398:	ec 57       	subi	r30, 0x7C	; 124
    239a:	f5 4d       	sbci	r31, 0xD5	; 213
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    239c:	90 81       	ld	r25, Z
    239e:	95 ff       	sbrs	r25, 5
    23a0:	82 c0       	rjmp	.+260    	; 0x24a6 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    23a2:	00 e2       	ldi	r16, 0x20	; 32
    23a4:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    23a6:	81 11       	cpse	r24, r1
    23a8:	79 c0       	rjmp	.+242    	; 0x249c <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    23aa:	80 91 76 2a 	lds	r24, 0x2A76
    23ae:	84 30       	cpi	r24, 0x04	; 4
    23b0:	19 f4       	brne	.+6      	; 0x23b8 <__vector_126+0xbc>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    23b2:	6a da       	rcall	.-2860   	; 0x1888 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    23b4:	22 da       	rcall	.-3004   	; 0x17fa <udd_ctrl_init>
    23b6:	77 c0       	rjmp	.+238    	; 0x24a6 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    23b8:	c0 91 86 2a 	lds	r28, 0x2A86
    23bc:	d0 91 87 2a 	lds	r29, 0x2A87

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    23c0:	80 91 6b 2b 	lds	r24, 0x2B6B
    23c4:	90 91 6c 2b 	lds	r25, 0x2B6C
    23c8:	00 91 72 2a 	lds	r16, 0x2A72
    23cc:	10 91 73 2a 	lds	r17, 0x2A73
    23d0:	98 01       	movw	r18, r16
    23d2:	2c 0f       	add	r18, r28
    23d4:	3d 1f       	adc	r19, r29
    23d6:	82 17       	cp	r24, r18
    23d8:	93 07       	cpc	r25, r19
    23da:	18 f4       	brcc	.+6      	; 0x23e2 <__vector_126+0xe6>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    23dc:	ec 01       	movw	r28, r24
    23de:	c0 1b       	sub	r28, r16
    23e0:	d1 0b       	sbc	r29, r17
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    23e2:	80 91 69 2b 	lds	r24, 0x2B69
    23e6:	90 91 6a 2b 	lds	r25, 0x2B6A
    23ea:	ae 01       	movw	r20, r28
    23ec:	62 e3       	ldi	r22, 0x32	; 50
    23ee:	7a e2       	ldi	r23, 0x2A	; 42
    23f0:	80 0f       	add	r24, r16
    23f2:	91 1f       	adc	r25, r17
    23f4:	0e 94 a1 25 	call	0x4b42	; 0x4b42 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    23f8:	0c 0f       	add	r16, r28
    23fa:	1d 1f       	adc	r17, r29
    23fc:	00 93 72 2a 	sts	0x2A72, r16
    2400:	10 93 73 2a 	sts	0x2A73, r17

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2404:	c0 34       	cpi	r28, 0x40	; 64
    2406:	d1 05       	cpc	r29, r1
    2408:	69 f4       	brne	.+26     	; 0x2424 <__vector_126+0x128>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    240a:	80 91 74 2a 	lds	r24, 0x2A74
    240e:	90 91 75 2a 	lds	r25, 0x2A75
    2412:	80 0f       	add	r24, r16
    2414:	91 1f       	adc	r25, r17

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2416:	20 91 67 2b 	lds	r18, 0x2B67
    241a:	30 91 68 2b 	lds	r19, 0x2B68
    241e:	82 17       	cp	r24, r18
    2420:	93 07       	cpc	r25, r19
    2422:	88 f0       	brcs	.+34     	; 0x2446 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2424:	00 93 6b 2b 	sts	0x2B6B, r16
    2428:	10 93 6c 2b 	sts	0x2B6C, r17
		if (NULL != udd_g_ctrlreq.over_under_run) {
    242c:	e0 91 6f 2b 	lds	r30, 0x2B6F
    2430:	f0 91 70 2b 	lds	r31, 0x2B70
    2434:	30 97       	sbiw	r30, 0x00	; 0
    2436:	29 f0       	breq	.+10     	; 0x2442 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2438:	09 95       	icall
    243a:	81 11       	cpse	r24, r1
    243c:	02 c0       	rjmp	.+4      	; 0x2442 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    243e:	08 da       	rcall	.-3056   	; 0x1850 <udd_ctrl_stall_data>
    2440:	32 c0       	rjmp	.+100    	; 0x24a6 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2442:	14 da       	rcall	.-3032   	; 0x186c <udd_ctrl_send_zlp_in>
    2444:	30 c0       	rjmp	.+96     	; 0x24a6 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2446:	80 91 6b 2b 	lds	r24, 0x2B6B
    244a:	90 91 6c 2b 	lds	r25, 0x2B6C
    244e:	08 17       	cp	r16, r24
    2450:	19 07       	cpc	r17, r25
    2452:	f9 f4       	brne	.+62     	; 0x2492 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2454:	e0 91 6f 2b 	lds	r30, 0x2B6F
    2458:	f0 91 70 2b 	lds	r31, 0x2B70
    245c:	30 97       	sbiw	r30, 0x00	; 0
    245e:	11 f4       	brne	.+4      	; 0x2464 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2460:	f7 d9       	rcall	.-3090   	; 0x1850 <udd_ctrl_stall_data>
    2462:	21 c0       	rjmp	.+66     	; 0x24a6 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2464:	09 95       	icall
    2466:	81 11       	cpse	r24, r1
    2468:	02 c0       	rjmp	.+4      	; 0x246e <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    246a:	f2 d9       	rcall	.-3100   	; 0x1850 <udd_ctrl_stall_data>
    246c:	1c c0       	rjmp	.+56     	; 0x24a6 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    246e:	20 91 74 2a 	lds	r18, 0x2A74
    2472:	30 91 75 2a 	lds	r19, 0x2A75
    2476:	80 91 72 2a 	lds	r24, 0x2A72
    247a:	90 91 73 2a 	lds	r25, 0x2A73
    247e:	82 0f       	add	r24, r18
    2480:	93 1f       	adc	r25, r19
    2482:	80 93 74 2a 	sts	0x2A74, r24
    2486:	90 93 75 2a 	sts	0x2A75, r25
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    248a:	10 92 72 2a 	sts	0x2A72, r1
    248e:	10 92 73 2a 	sts	0x2A73, r1
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2492:	e4 e8       	ldi	r30, 0x84	; 132
    2494:	fa e2       	ldi	r31, 0x2A	; 42
    2496:	02 e0       	ldi	r16, 0x02	; 2
    2498:	06 93       	lac	Z, r16
    249a:	05 c0       	rjmp	.+10     	; 0x24a6 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    249c:	80 38       	cpi	r24, 0x80	; 128
    249e:	11 f4       	brne	.+4      	; 0x24a4 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    24a0:	fb d9       	rcall	.-3082   	; 0x1898 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    24a2:	01 c0       	rjmp	.+2      	; 0x24a6 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    24a4:	16 db       	rcall	.-2516   	; 0x1ad2 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    24a6:	ff 91       	pop	r31
    24a8:	ef 91       	pop	r30
    24aa:	df 91       	pop	r29
    24ac:	cf 91       	pop	r28
    24ae:	bf 91       	pop	r27
    24b0:	af 91       	pop	r26
    24b2:	9f 91       	pop	r25
    24b4:	8f 91       	pop	r24
    24b6:	7f 91       	pop	r23
    24b8:	6f 91       	pop	r22
    24ba:	5f 91       	pop	r21
    24bc:	4f 91       	pop	r20
    24be:	3f 91       	pop	r19
    24c0:	2f 91       	pop	r18
    24c2:	1f 91       	pop	r17
    24c4:	0f 91       	pop	r16
    24c6:	0f 90       	pop	r0
    24c8:	0f be       	out	0x3f, r0	; 63
    24ca:	0f 90       	pop	r0
    24cc:	1f 90       	pop	r1
    24ce:	18 95       	reti

000024d0 <sysclk_init>:
    24d0:	cf 93       	push	r28
    24d2:	df 93       	push	r29
    24d4:	00 d0       	rcall	.+0      	; 0x24d6 <sysclk_init+0x6>
    24d6:	00 d0       	rcall	.+0      	; 0x24d8 <sysclk_init+0x8>
    24d8:	cd b7       	in	r28, 0x3d	; 61
    24da:	de b7       	in	r29, 0x3e	; 62
    24dc:	8f ef       	ldi	r24, 0xFF	; 255
    24de:	80 93 70 00 	sts	0x0070, r24
    24e2:	80 93 71 00 	sts	0x0071, r24
    24e6:	80 93 72 00 	sts	0x0072, r24
    24ea:	80 93 73 00 	sts	0x0073, r24
    24ee:	80 93 74 00 	sts	0x0074, r24
    24f2:	80 93 75 00 	sts	0x0075, r24
    24f6:	80 93 76 00 	sts	0x0076, r24
    24fa:	6c e1       	ldi	r22, 0x1C	; 28
    24fc:	70 e0       	ldi	r23, 0x00	; 0
    24fe:	82 e0       	ldi	r24, 0x02	; 2
    2500:	39 d1       	rcall	.+626    	; 0x2774 <nvm_read_byte>
    2502:	8a 83       	std	Y+2, r24	; 0x02
    2504:	6d e1       	ldi	r22, 0x1D	; 29
    2506:	70 e0       	ldi	r23, 0x00	; 0
    2508:	82 e0       	ldi	r24, 0x02	; 2
    250a:	34 d1       	rcall	.+616    	; 0x2774 <nvm_read_byte>
    250c:	89 83       	std	Y+1, r24	; 0x01
    250e:	89 81       	ldd	r24, Y+1	; 0x01
    2510:	9a 81       	ldd	r25, Y+2	; 0x02
    2512:	01 96       	adiw	r24, 0x01	; 1
    2514:	21 f4       	brne	.+8      	; 0x251e <sysclk_init+0x4e>
    2516:	80 e4       	ldi	r24, 0x40	; 64
    2518:	93 e2       	ldi	r25, 0x23	; 35
    251a:	89 83       	std	Y+1, r24	; 0x01
    251c:	9a 83       	std	Y+2, r25	; 0x02
    251e:	89 81       	ldd	r24, Y+1	; 0x01
    2520:	9a 81       	ldd	r25, Y+2	; 0x02
    2522:	8b 83       	std	Y+3, r24	; 0x03
    2524:	9c 83       	std	Y+4, r25	; 0x04
    2526:	e0 e6       	ldi	r30, 0x60	; 96
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	82 83       	std	Z+2, r24	; 0x02
    252c:	8c 81       	ldd	r24, Y+4	; 0x04
    252e:	83 83       	std	Z+3, r24	; 0x03
    2530:	8f b7       	in	r24, 0x3f	; 63
    2532:	f8 94       	cli
    2534:	e0 e5       	ldi	r30, 0x50	; 80
    2536:	f0 e0       	ldi	r31, 0x00	; 0
    2538:	90 81       	ld	r25, Z
    253a:	92 60       	ori	r25, 0x02	; 2
    253c:	90 83       	st	Z, r25
    253e:	8f bf       	out	0x3f, r24	; 63
    2540:	81 81       	ldd	r24, Z+1	; 0x01
    2542:	81 ff       	sbrs	r24, 1
    2544:	fd cf       	rjmp	.-6      	; 0x2540 <sysclk_init+0x70>
    2546:	61 e0       	ldi	r22, 0x01	; 1
    2548:	80 e4       	ldi	r24, 0x40	; 64
    254a:	90 e0       	ldi	r25, 0x00	; 0
    254c:	1d d1       	rcall	.+570    	; 0x2788 <ccp_write_io>
    254e:	8f b7       	in	r24, 0x3f	; 63
    2550:	f8 94       	cli
    2552:	e0 e5       	ldi	r30, 0x50	; 80
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	90 81       	ld	r25, Z
    2558:	9e 7f       	andi	r25, 0xFE	; 254
    255a:	90 83       	st	Z, r25
    255c:	8f bf       	out	0x3f, r24	; 63
    255e:	24 96       	adiw	r28, 0x04	; 4
    2560:	cd bf       	out	0x3d, r28	; 61
    2562:	de bf       	out	0x3e, r29	; 62
    2564:	df 91       	pop	r29
    2566:	cf 91       	pop	r28
    2568:	08 95       	ret

0000256a <sysclk_enable_module>:
    256a:	9f b7       	in	r25, 0x3f	; 63
    256c:	f8 94       	cli
    256e:	e8 2f       	mov	r30, r24
    2570:	f0 e0       	ldi	r31, 0x00	; 0
    2572:	e0 59       	subi	r30, 0x90	; 144
    2574:	ff 4f       	sbci	r31, 0xFF	; 255
    2576:	60 95       	com	r22
    2578:	80 81       	ld	r24, Z
    257a:	68 23       	and	r22, r24
    257c:	60 83       	st	Z, r22
    257e:	9f bf       	out	0x3f, r25	; 63
    2580:	08 95       	ret

00002582 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    2582:	86 30       	cpi	r24, 0x06	; 6
    2584:	11 f4       	brne	.+4      	; 0x258a <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
    2586:	68 e1       	ldi	r22, 0x18	; 24
    2588:	01 c0       	rjmp	.+2      	; 0x258c <sysclk_enable_usb+0xa>
	}
	else {
		prescaler = 0;
    258a:	60 e0       	ldi	r22, 0x00	; 0

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    258c:	e0 e5       	ldi	r30, 0x50	; 80
    258e:	f0 e0       	ldi	r31, 0x00	; 0
    2590:	81 81       	ldd	r24, Z+1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    2592:	81 fd       	sbrc	r24, 1
    2594:	09 c0       	rjmp	.+18     	; 0x25a8 <sysclk_enable_usb+0x26>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2596:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    2598:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    259a:	90 81       	ld	r25, Z
    259c:	92 60       	ori	r25, 0x02	; 2
    259e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    25a0:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    25a2:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    25a4:	81 ff       	sbrs	r24, 1
    25a6:	fd cf       	rjmp	.-6      	; 0x25a2 <sysclk_enable_usb+0x20>
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    25a8:	63 60       	ori	r22, 0x03	; 3
    25aa:	84 e4       	ldi	r24, 0x44	; 68
    25ac:	90 e0       	ldi	r25, 0x00	; 0
    25ae:	ec d0       	rcall	.+472    	; 0x2788 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    25b0:	60 e4       	ldi	r22, 0x40	; 64
    25b2:	80 e0       	ldi	r24, 0x00	; 0
    25b4:	da cf       	rjmp	.-76     	; 0x256a <sysclk_enable_module>
    25b6:	08 95       	ret

000025b8 <nvm_eeprom_read_buffer>:
 * \param address   the address to where to read
 * \param buf       pointer to the data
 * \param len       the number of bytes to read
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
    25b8:	cf 93       	push	r28
    25ba:	df 93       	push	r29
    25bc:	9b 01       	movw	r18, r22
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    25be:	e0 ec       	ldi	r30, 0xC0	; 192
    25c0:	f1 e0       	ldi	r31, 0x01	; 1
    25c2:	67 85       	ldd	r22, Z+15	; 0x0f
    25c4:	66 23       	and	r22, r22
    25c6:	ec f3       	brlt	.-6      	; 0x25c2 <nvm_eeprom_read_buffer+0xa>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    25c8:	cc ec       	ldi	r28, 0xCC	; 204
    25ca:	d1 e0       	ldi	r29, 0x01	; 1
    25cc:	68 81       	ld	r22, Y
    25ce:	68 60       	ori	r22, 0x08	; 8
    25d0:	68 83       	st	Y, r22
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    25d2:	bc 01       	movw	r22, r24
    25d4:	70 5f       	subi	r23, 0xF0	; 240
    25d6:	c9 01       	movw	r24, r18
    25d8:	0e 94 a1 25 	call	0x4b42	; 0x4b42 <memcpy>
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    25dc:	88 81       	ld	r24, Y
    25de:	87 7f       	andi	r24, 0xF7	; 247
    25e0:	88 83       	st	Y, r24
	eeprom_disable_mapping();
}
    25e2:	df 91       	pop	r29
    25e4:	cf 91       	pop	r28
    25e6:	08 95       	ret

000025e8 <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    25e8:	e0 ec       	ldi	r30, 0xC0	; 192
    25ea:	f1 e0       	ldi	r31, 0x01	; 1
    25ec:	87 85       	ldd	r24, Z+15	; 0x0f
    25ee:	88 23       	and	r24, r24
    25f0:	ec f3       	brlt	.-6      	; 0x25ec <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    25f2:	e0 ec       	ldi	r30, 0xC0	; 192
    25f4:	f1 e0       	ldi	r31, 0x01	; 1
    25f6:	87 85       	ldd	r24, Z+15	; 0x0f
    25f8:	81 ff       	sbrs	r24, 1
    25fa:	06 c0       	rjmp	.+12     	; 0x2608 <nvm_eeprom_flush_buffer+0x20>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    25fc:	86 e3       	ldi	r24, 0x36	; 54
    25fe:	82 87       	std	Z+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    2600:	61 e0       	ldi	r22, 0x01	; 1
    2602:	8b ec       	ldi	r24, 0xCB	; 203
    2604:	91 e0       	ldi	r25, 0x01	; 1
    2606:	c0 c0       	rjmp	.+384    	; 0x2788 <ccp_write_io>
    2608:	08 95       	ret

0000260a <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    260a:	e0 ec       	ldi	r30, 0xC0	; 192
    260c:	f1 e0       	ldi	r31, 0x01	; 1
    260e:	97 85       	ldd	r25, Z+15	; 0x0f
    2610:	99 23       	and	r25, r25
    2612:	ec f3       	brlt	.-6      	; 0x260e <nvm_eeprom_load_byte_to_buffer+0x4>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    2614:	ec ec       	ldi	r30, 0xCC	; 204
    2616:	f1 e0       	ldi	r31, 0x01	; 1
    2618:	90 81       	ld	r25, Z
    261a:	98 60       	ori	r25, 0x08	; 8
    261c:	90 83       	st	Z, r25
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
    261e:	a8 2f       	mov	r26, r24
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	b0 5f       	subi	r27, 0xF0	; 240
    2624:	6c 93       	st	X, r22
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    2626:	80 81       	ld	r24, Z
    2628:	87 7f       	andi	r24, 0xF7	; 247
    262a:	80 83       	st	Z, r24
    262c:	08 95       	ret

0000262e <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
    262e:	ff 92       	push	r15
    2630:	0f 93       	push	r16
    2632:	1f 93       	push	r17
    2634:	cf 93       	push	r28
    2636:	df 93       	push	r29
    2638:	18 2f       	mov	r17, r24
    263a:	f9 2e       	mov	r15, r25
    263c:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
    263e:	e0 ec       	ldi	r30, 0xC0	; 192
    2640:	f1 e0       	ldi	r31, 0x01	; 1
    2642:	02 85       	ldd	r16, Z+10	; 0x0a
	nvm_eeprom_flush_buffer();
    2644:	d1 df       	rcall	.-94     	; 0x25e8 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    2646:	e0 ec       	ldi	r30, 0xC0	; 192
    2648:	f1 e0       	ldi	r31, 0x01	; 1
    264a:	27 85       	ldd	r18, Z+15	; 0x0f
    264c:	22 23       	and	r18, r18
    264e:	ec f3       	brlt	.-6      	; 0x264a <nvm_eeprom_write_byte+0x1c>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
    2650:	6c 2f       	mov	r22, r28
    2652:	81 2f       	mov	r24, r17
    2654:	da df       	rcall	.-76     	; 0x260a <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
    2656:	c0 ec       	ldi	r28, 0xC0	; 192
    2658:	d1 e0       	ldi	r29, 0x01	; 1
    265a:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    265c:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
    265e:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    2660:	85 e3       	ldi	r24, 0x35	; 53
    2662:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    2664:	61 e0       	ldi	r22, 0x01	; 1
    2666:	8b ec       	ldi	r24, 0xCB	; 203
    2668:	91 e0       	ldi	r25, 0x01	; 1
    266a:	8e d0       	rcall	.+284    	; 0x2788 <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
    266c:	0a 87       	std	Y+10, r16	; 0x0a
}
    266e:	df 91       	pop	r29
    2670:	cf 91       	pop	r28
    2672:	1f 91       	pop	r17
    2674:	0f 91       	pop	r16
    2676:	ff 90       	pop	r15
    2678:	08 95       	ret

0000267a <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
    267a:	ef 92       	push	r14
    267c:	ff 92       	push	r15
    267e:	0f 93       	push	r16
    2680:	1f 93       	push	r17
    2682:	cf 93       	push	r28
    2684:	df 93       	push	r29
    2686:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    2688:	e0 ec       	ldi	r30, 0xC0	; 192
    268a:	f1 e0       	ldi	r31, 0x01	; 1
    268c:	87 85       	ldd	r24, Z+15	; 0x0f
    268e:	88 23       	and	r24, r24
    2690:	ec f3       	brlt	.-6      	; 0x268c <nvm_eeprom_load_page_to_buffer+0x12>
    2692:	78 01       	movw	r14, r16
    2694:	80 e2       	ldi	r24, 0x20	; 32
    2696:	e8 0e       	add	r14, r24
    2698:	f1 1c       	adc	r15, r1
    269a:	e8 01       	movw	r28, r16
    269c:	8c 2f       	mov	r24, r28
    269e:	80 1b       	sub	r24, r16
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
    26a0:	69 91       	ld	r22, Y+
    26a2:	b3 df       	rcall	.-154    	; 0x260a <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    26a4:	ce 15       	cp	r28, r14
    26a6:	df 05       	cpc	r29, r15
    26a8:	c9 f7       	brne	.-14     	; 0x269c <nvm_eeprom_load_page_to_buffer+0x22>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
    26aa:	df 91       	pop	r29
    26ac:	cf 91       	pop	r28
    26ae:	1f 91       	pop	r17
    26b0:	0f 91       	pop	r16
    26b2:	ff 90       	pop	r15
    26b4:	ef 90       	pop	r14
    26b6:	08 95       	ret

000026b8 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
    26b8:	1f 93       	push	r17
    26ba:	cf 93       	push	r28
    26bc:	df 93       	push	r29
    26be:	e0 ec       	ldi	r30, 0xC0	; 192
    26c0:	f1 e0       	ldi	r31, 0x01	; 1
    26c2:	97 85       	ldd	r25, Z+15	; 0x0f
    26c4:	99 23       	and	r25, r25
    26c6:	ec f3       	brlt	.-6      	; 0x26c2 <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    26c8:	20 e2       	ldi	r18, 0x20	; 32
    26ca:	82 9f       	mul	r24, r18
    26cc:	c0 01       	movw	r24, r0
    26ce:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    26d0:	c0 ec       	ldi	r28, 0xC0	; 192
    26d2:	d1 e0       	ldi	r29, 0x01	; 1
    26d4:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    26d6:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    26d8:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    26da:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    26dc:	85 e3       	ldi	r24, 0x35	; 53
    26de:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    26e0:	61 e0       	ldi	r22, 0x01	; 1
    26e2:	8b ec       	ldi	r24, 0xCB	; 203
    26e4:	91 e0       	ldi	r25, 0x01	; 1
    26e6:	50 d0       	rcall	.+160    	; 0x2788 <ccp_write_io>
	NVM.CMD = old_cmd;
    26e8:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
    26ea:	df 91       	pop	r29
    26ec:	cf 91       	pop	r28
    26ee:	1f 91       	pop	r17
    26f0:	08 95       	ret

000026f2 <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
    26f2:	cf 92       	push	r12
    26f4:	df 92       	push	r13
    26f6:	ef 92       	push	r14
    26f8:	ff 92       	push	r15
    26fa:	0f 93       	push	r16
    26fc:	1f 93       	push	r17
    26fe:	cf 93       	push	r28
    2700:	df 93       	push	r29
    2702:	ec 01       	movw	r28, r24
    2704:	7b 01       	movw	r14, r22
    2706:	8a 01       	movw	r16, r20
	while (len) {
    2708:	41 15       	cp	r20, r1
    270a:	51 05       	cpc	r21, r1
    270c:	51 f1       	breq	.+84     	; 0x2762 <nvm_eeprom_erase_and_write_buffer+0x70>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
    270e:	ce 01       	movw	r24, r28
    2710:	8f 71       	andi	r24, 0x1F	; 31
    2712:	99 27       	eor	r25, r25
    2714:	89 2b       	or	r24, r25
    2716:	b1 f4       	brne	.+44     	; 0x2744 <nvm_eeprom_erase_and_write_buffer+0x52>
    2718:	00 32       	cpi	r16, 0x20	; 32
    271a:	11 05       	cpc	r17, r1
    271c:	98 f0       	brcs	.+38     	; 0x2744 <nvm_eeprom_erase_and_write_buffer+0x52>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
    271e:	c7 01       	movw	r24, r14
    2720:	ac df       	rcall	.-168    	; 0x267a <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
    2722:	ce 01       	movw	r24, r28
    2724:	96 95       	lsr	r25
    2726:	87 95       	ror	r24
    2728:	92 95       	swap	r25
    272a:	82 95       	swap	r24
    272c:	8f 70       	andi	r24, 0x0F	; 15
    272e:	89 27       	eor	r24, r25
    2730:	9f 70       	andi	r25, 0x0F	; 15
    2732:	89 27       	eor	r24, r25
    2734:	c1 df       	rcall	.-126    	; 0x26b8 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
    2736:	a0 96       	adiw	r28, 0x20	; 32
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
    2738:	80 e2       	ldi	r24, 0x20	; 32
    273a:	e8 0e       	add	r14, r24
    273c:	f1 1c       	adc	r15, r1
			len -= EEPROM_PAGE_SIZE;
    273e:	00 52       	subi	r16, 0x20	; 32
    2740:	11 09       	sbc	r17, r1
    2742:	0c c0       	rjmp	.+24     	; 0x275c <nvm_eeprom_erase_and_write_buffer+0x6a>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    2744:	6e 01       	movw	r12, r28
    2746:	ef ef       	ldi	r30, 0xFF	; 255
    2748:	ce 1a       	sub	r12, r30
    274a:	de 0a       	sbc	r13, r30
    274c:	f7 01       	movw	r30, r14
    274e:	61 91       	ld	r22, Z+
    2750:	7f 01       	movw	r14, r30
    2752:	ce 01       	movw	r24, r28
    2754:	6c df       	rcall	.-296    	; 0x262e <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
			len--;
    2756:	01 50       	subi	r16, 0x01	; 1
    2758:	11 09       	sbc	r17, r1
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
			address += EEPROM_PAGE_SIZE;
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
			len -= EEPROM_PAGE_SIZE;
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    275a:	e6 01       	movw	r28, r12
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
    275c:	01 15       	cp	r16, r1
    275e:	11 05       	cpc	r17, r1
    2760:	b1 f6       	brne	.-84     	; 0x270e <nvm_eeprom_erase_and_write_buffer+0x1c>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
    2762:	df 91       	pop	r29
    2764:	cf 91       	pop	r28
    2766:	1f 91       	pop	r17
    2768:	0f 91       	pop	r16
    276a:	ff 90       	pop	r15
    276c:	ef 90       	pop	r14
    276e:	df 90       	pop	r13
    2770:	cf 90       	pop	r12
    2772:	08 95       	ret

00002774 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    2774:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    2778:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    277a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    277c:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    2780:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    2782:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    2786:	08 95       	ret

00002788 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    2788:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    278a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    278c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    278e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    2790:	60 83       	st	Z, r22
	ret                             // Return to caller
    2792:	08 95       	ret

00002794 <dwt_writetodevice>:

    temp = dwt_read32bitoffsetreg(DIG_DIAG_ID, EVC_HPW_OFFSET); // Read half period warning events
    counters->HPW = temp & 0xFFF;
    counters->TXW = (temp >> 16) & 0xFFF;                       // Power-up warning events

}
    2794:	0f 93       	push	r16
    2796:	1f 93       	push	r17
    2798:	cf 93       	push	r28
    279a:	df 93       	push	r29
    279c:	00 d0       	rcall	.+0      	; 0x279e <dwt_writetodevice+0xa>
    279e:	1f 92       	push	r1
    27a0:	cd b7       	in	r28, 0x3d	; 61
    27a2:	de b7       	in	r29, 0x3e	; 62
    27a4:	61 15       	cp	r22, r1
    27a6:	71 05       	cpc	r23, r1
    27a8:	29 f4       	brne	.+10     	; 0x27b4 <dwt_writetodevice+0x20>
    27aa:	80 68       	ori	r24, 0x80	; 128
    27ac:	89 83       	std	Y+1, r24	; 0x01
    27ae:	81 e0       	ldi	r24, 0x01	; 1
    27b0:	90 e0       	ldi	r25, 0x00	; 0
    27b2:	14 c0       	rjmp	.+40     	; 0x27dc <dwt_writetodevice+0x48>
    27b4:	80 6c       	ori	r24, 0xC0	; 192
    27b6:	89 83       	std	Y+1, r24	; 0x01
    27b8:	60 38       	cpi	r22, 0x80	; 128
    27ba:	71 05       	cpc	r23, r1
    27bc:	20 f4       	brcc	.+8      	; 0x27c6 <dwt_writetodevice+0x32>
    27be:	6a 83       	std	Y+2, r22	; 0x02
    27c0:	82 e0       	ldi	r24, 0x02	; 2
    27c2:	90 e0       	ldi	r25, 0x00	; 0
    27c4:	0b c0       	rjmp	.+22     	; 0x27dc <dwt_writetodevice+0x48>
    27c6:	86 2f       	mov	r24, r22
    27c8:	80 68       	ori	r24, 0x80	; 128
    27ca:	8a 83       	std	Y+2, r24	; 0x02
    27cc:	66 0f       	add	r22, r22
    27ce:	67 2f       	mov	r22, r23
    27d0:	66 1f       	adc	r22, r22
    27d2:	77 0b       	sbc	r23, r23
    27d4:	71 95       	neg	r23
    27d6:	6b 83       	std	Y+3, r22	; 0x03
    27d8:	83 e0       	ldi	r24, 0x03	; 3
    27da:	90 e0       	ldi	r25, 0x00	; 0
    27dc:	be 01       	movw	r22, r28
    27de:	6f 5f       	subi	r22, 0xFF	; 255
    27e0:	7f 4f       	sbci	r23, 0xFF	; 255
    27e2:	0e 94 07 1e 	call	0x3c0e	; 0x3c0e <writetospi>
    27e6:	23 96       	adiw	r28, 0x03	; 3
    27e8:	cd bf       	out	0x3d, r28	; 61
    27ea:	de bf       	out	0x3e, r29	; 62
    27ec:	df 91       	pop	r29
    27ee:	cf 91       	pop	r28
    27f0:	1f 91       	pop	r17
    27f2:	0f 91       	pop	r16
    27f4:	08 95       	ret

000027f6 <dwt_writetxdata>:
    27f6:	0f 93       	push	r16
    27f8:	1f 93       	push	r17
    27fa:	fa 01       	movw	r30, r20
    27fc:	9a 01       	movw	r18, r20
    27fe:	28 0f       	add	r18, r24
    2800:	39 1f       	adc	r19, r25
    2802:	21 30       	cpi	r18, 0x01	; 1
    2804:	34 40       	sbci	r19, 0x04	; 4
    2806:	68 f4       	brcc	.+26     	; 0x2822 <dwt_writetxdata+0x2c>
    2808:	9c 01       	movw	r18, r24
    280a:	22 50       	subi	r18, 0x02	; 2
    280c:	31 09       	sbc	r19, r1
    280e:	40 e0       	ldi	r20, 0x00	; 0
    2810:	50 e0       	ldi	r21, 0x00	; 0
    2812:	8b 01       	movw	r16, r22
    2814:	bf 01       	movw	r22, r30
    2816:	89 e0       	ldi	r24, 0x09	; 9
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	bc df       	rcall	.-136    	; 0x2794 <dwt_writetodevice>
    281c:	80 e0       	ldi	r24, 0x00	; 0
    281e:	90 e0       	ldi	r25, 0x00	; 0
    2820:	02 c0       	rjmp	.+4      	; 0x2826 <dwt_writetxdata+0x30>
    2822:	8f ef       	ldi	r24, 0xFF	; 255
    2824:	9f ef       	ldi	r25, 0xFF	; 255
    2826:	1f 91       	pop	r17
    2828:	0f 91       	pop	r16
    282a:	08 95       	ret

0000282c <dwt_readfromdevice>:
    282c:	0f 93       	push	r16
    282e:	1f 93       	push	r17
    2830:	cf 93       	push	r28
    2832:	df 93       	push	r29
    2834:	00 d0       	rcall	.+0      	; 0x2836 <dwt_readfromdevice+0xa>
    2836:	1f 92       	push	r1
    2838:	cd b7       	in	r28, 0x3d	; 61
    283a:	de b7       	in	r29, 0x3e	; 62
    283c:	61 15       	cp	r22, r1
    283e:	71 05       	cpc	r23, r1
    2840:	21 f4       	brne	.+8      	; 0x284a <dwt_readfromdevice+0x1e>
    2842:	89 83       	std	Y+1, r24	; 0x01
    2844:	81 e0       	ldi	r24, 0x01	; 1
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	14 c0       	rjmp	.+40     	; 0x2872 <dwt_readfromdevice+0x46>
    284a:	80 64       	ori	r24, 0x40	; 64
    284c:	89 83       	std	Y+1, r24	; 0x01
    284e:	60 38       	cpi	r22, 0x80	; 128
    2850:	71 05       	cpc	r23, r1
    2852:	20 f4       	brcc	.+8      	; 0x285c <dwt_readfromdevice+0x30>
    2854:	6a 83       	std	Y+2, r22	; 0x02
    2856:	82 e0       	ldi	r24, 0x02	; 2
    2858:	90 e0       	ldi	r25, 0x00	; 0
    285a:	0b c0       	rjmp	.+22     	; 0x2872 <dwt_readfromdevice+0x46>
    285c:	86 2f       	mov	r24, r22
    285e:	80 68       	ori	r24, 0x80	; 128
    2860:	8a 83       	std	Y+2, r24	; 0x02
    2862:	66 0f       	add	r22, r22
    2864:	67 2f       	mov	r22, r23
    2866:	66 1f       	adc	r22, r22
    2868:	77 0b       	sbc	r23, r23
    286a:	71 95       	neg	r23
    286c:	6b 83       	std	Y+3, r22	; 0x03
    286e:	83 e0       	ldi	r24, 0x03	; 3
    2870:	90 e0       	ldi	r25, 0x00	; 0
    2872:	be 01       	movw	r22, r28
    2874:	6f 5f       	subi	r22, 0xFF	; 255
    2876:	7f 4f       	sbci	r23, 0xFF	; 255
    2878:	0e 94 42 1e 	call	0x3c84	; 0x3c84 <readfromspi>
    287c:	23 96       	adiw	r28, 0x03	; 3
    287e:	cd bf       	out	0x3d, r28	; 61
    2880:	de bf       	out	0x3e, r29	; 62
    2882:	df 91       	pop	r29
    2884:	cf 91       	pop	r28
    2886:	1f 91       	pop	r17
    2888:	0f 91       	pop	r16
    288a:	08 95       	ret

0000288c <dwt_readrxdata>:
    288c:	0f 93       	push	r16
    288e:	1f 93       	push	r17
    2890:	9b 01       	movw	r18, r22
    2892:	ba 01       	movw	r22, r20
    2894:	40 e0       	ldi	r20, 0x00	; 0
    2896:	50 e0       	ldi	r21, 0x00	; 0
    2898:	8c 01       	movw	r16, r24
    289a:	81 e1       	ldi	r24, 0x11	; 17
    289c:	90 e0       	ldi	r25, 0x00	; 0
    289e:	c6 df       	rcall	.-116    	; 0x282c <dwt_readfromdevice>
    28a0:	1f 91       	pop	r17
    28a2:	0f 91       	pop	r16
    28a4:	08 95       	ret

000028a6 <dwt_read32bitoffsetreg>:
    28a6:	ef 92       	push	r14
    28a8:	ff 92       	push	r15
    28aa:	0f 93       	push	r16
    28ac:	1f 93       	push	r17
    28ae:	cf 93       	push	r28
    28b0:	df 93       	push	r29
    28b2:	00 d0       	rcall	.+0      	; 0x28b4 <dwt_read32bitoffsetreg+0xe>
    28b4:	00 d0       	rcall	.+0      	; 0x28b6 <dwt_read32bitoffsetreg+0x10>
    28b6:	cd b7       	in	r28, 0x3d	; 61
    28b8:	de b7       	in	r29, 0x3e	; 62
    28ba:	9e 01       	movw	r18, r28
    28bc:	2f 5f       	subi	r18, 0xFF	; 255
    28be:	3f 4f       	sbci	r19, 0xFF	; 255
    28c0:	89 01       	movw	r16, r18
    28c2:	24 e0       	ldi	r18, 0x04	; 4
    28c4:	30 e0       	ldi	r19, 0x00	; 0
    28c6:	40 e0       	ldi	r20, 0x00	; 0
    28c8:	50 e0       	ldi	r21, 0x00	; 0
    28ca:	b0 df       	rcall	.-160    	; 0x282c <dwt_readfromdevice>
    28cc:	fe 01       	movw	r30, r28
    28ce:	35 96       	adiw	r30, 0x05	; 5
    28d0:	60 e0       	ldi	r22, 0x00	; 0
    28d2:	70 e0       	ldi	r23, 0x00	; 0
    28d4:	cb 01       	movw	r24, r22
    28d6:	b8 2f       	mov	r27, r24
    28d8:	a7 2f       	mov	r26, r23
    28da:	96 2f       	mov	r25, r22
    28dc:	88 27       	eor	r24, r24
    28de:	22 91       	ld	r18, -Z
    28e0:	bc 01       	movw	r22, r24
    28e2:	cd 01       	movw	r24, r26
    28e4:	62 0f       	add	r22, r18
    28e6:	71 1d       	adc	r23, r1
    28e8:	81 1d       	adc	r24, r1
    28ea:	91 1d       	adc	r25, r1
    28ec:	e0 17       	cp	r30, r16
    28ee:	f1 07       	cpc	r31, r17
    28f0:	91 f7       	brne	.-28     	; 0x28d6 <dwt_read32bitoffsetreg+0x30>
    28f2:	24 96       	adiw	r28, 0x04	; 4
    28f4:	cd bf       	out	0x3d, r28	; 61
    28f6:	de bf       	out	0x3e, r29	; 62
    28f8:	df 91       	pop	r29
    28fa:	cf 91       	pop	r28
    28fc:	1f 91       	pop	r17
    28fe:	0f 91       	pop	r16
    2900:	ff 90       	pop	r15
    2902:	ef 90       	pop	r14
    2904:	08 95       	ret

00002906 <dwt_readdevid>:
    2906:	60 e0       	ldi	r22, 0x00	; 0
    2908:	70 e0       	ldi	r23, 0x00	; 0
    290a:	80 e0       	ldi	r24, 0x00	; 0
    290c:	90 e0       	ldi	r25, 0x00	; 0
    290e:	cb cf       	rjmp	.-106    	; 0x28a6 <dwt_read32bitoffsetreg>
    2910:	08 95       	ret

00002912 <dwt_read16bitoffsetreg>:
    2912:	0f 93       	push	r16
    2914:	1f 93       	push	r17
    2916:	cf 93       	push	r28
    2918:	df 93       	push	r29
    291a:	00 d0       	rcall	.+0      	; 0x291c <dwt_read16bitoffsetreg+0xa>
    291c:	cd b7       	in	r28, 0x3d	; 61
    291e:	de b7       	in	r29, 0x3e	; 62
    2920:	8e 01       	movw	r16, r28
    2922:	0f 5f       	subi	r16, 0xFF	; 255
    2924:	1f 4f       	sbci	r17, 0xFF	; 255
    2926:	22 e0       	ldi	r18, 0x02	; 2
    2928:	30 e0       	ldi	r19, 0x00	; 0
    292a:	40 e0       	ldi	r20, 0x00	; 0
    292c:	50 e0       	ldi	r21, 0x00	; 0
    292e:	7e df       	rcall	.-260    	; 0x282c <dwt_readfromdevice>
    2930:	8a 81       	ldd	r24, Y+2	; 0x02
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	98 2f       	mov	r25, r24
    2936:	88 27       	eor	r24, r24
    2938:	29 81       	ldd	r18, Y+1	; 0x01
    293a:	82 0f       	add	r24, r18
    293c:	91 1d       	adc	r25, r1
    293e:	0f 90       	pop	r0
    2940:	0f 90       	pop	r0
    2942:	df 91       	pop	r29
    2944:	cf 91       	pop	r28
    2946:	1f 91       	pop	r17
    2948:	0f 91       	pop	r16
    294a:	08 95       	ret

0000294c <dwt_read8bitoffsetreg>:
    294c:	0f 93       	push	r16
    294e:	1f 93       	push	r17
    2950:	cf 93       	push	r28
    2952:	df 93       	push	r29
    2954:	1f 92       	push	r1
    2956:	cd b7       	in	r28, 0x3d	; 61
    2958:	de b7       	in	r29, 0x3e	; 62
    295a:	8e 01       	movw	r16, r28
    295c:	0f 5f       	subi	r16, 0xFF	; 255
    295e:	1f 4f       	sbci	r17, 0xFF	; 255
    2960:	21 e0       	ldi	r18, 0x01	; 1
    2962:	30 e0       	ldi	r19, 0x00	; 0
    2964:	40 e0       	ldi	r20, 0x00	; 0
    2966:	50 e0       	ldi	r21, 0x00	; 0
    2968:	61 df       	rcall	.-318    	; 0x282c <dwt_readfromdevice>
    296a:	89 81       	ldd	r24, Y+1	; 0x01
    296c:	0f 90       	pop	r0
    296e:	df 91       	pop	r29
    2970:	cf 91       	pop	r28
    2972:	1f 91       	pop	r17
    2974:	0f 91       	pop	r16
    2976:	08 95       	ret

00002978 <dwt_write8bitoffsetreg>:
    2978:	0f 93       	push	r16
    297a:	1f 93       	push	r17
    297c:	cf 93       	push	r28
    297e:	df 93       	push	r29
    2980:	1f 92       	push	r1
    2982:	cd b7       	in	r28, 0x3d	; 61
    2984:	de b7       	in	r29, 0x3e	; 62
    2986:	49 83       	std	Y+1, r20	; 0x01
    2988:	8e 01       	movw	r16, r28
    298a:	0f 5f       	subi	r16, 0xFF	; 255
    298c:	1f 4f       	sbci	r17, 0xFF	; 255
    298e:	21 e0       	ldi	r18, 0x01	; 1
    2990:	30 e0       	ldi	r19, 0x00	; 0
    2992:	40 e0       	ldi	r20, 0x00	; 0
    2994:	50 e0       	ldi	r21, 0x00	; 0
    2996:	fe de       	rcall	.-516    	; 0x2794 <dwt_writetodevice>
    2998:	0f 90       	pop	r0
    299a:	df 91       	pop	r29
    299c:	cf 91       	pop	r28
    299e:	1f 91       	pop	r17
    29a0:	0f 91       	pop	r16
    29a2:	08 95       	ret

000029a4 <dwt_write16bitoffsetreg>:
    29a4:	0f 93       	push	r16
    29a6:	1f 93       	push	r17
    29a8:	cf 93       	push	r28
    29aa:	df 93       	push	r29
    29ac:	00 d0       	rcall	.+0      	; 0x29ae <dwt_write16bitoffsetreg+0xa>
    29ae:	cd b7       	in	r28, 0x3d	; 61
    29b0:	de b7       	in	r29, 0x3e	; 62
    29b2:	49 83       	std	Y+1, r20	; 0x01
    29b4:	5a 83       	std	Y+2, r21	; 0x02
    29b6:	8e 01       	movw	r16, r28
    29b8:	0f 5f       	subi	r16, 0xFF	; 255
    29ba:	1f 4f       	sbci	r17, 0xFF	; 255
    29bc:	22 e0       	ldi	r18, 0x02	; 2
    29be:	30 e0       	ldi	r19, 0x00	; 0
    29c0:	40 e0       	ldi	r20, 0x00	; 0
    29c2:	50 e0       	ldi	r21, 0x00	; 0
    29c4:	e7 de       	rcall	.-562    	; 0x2794 <dwt_writetodevice>
    29c6:	0f 90       	pop	r0
    29c8:	0f 90       	pop	r0
    29ca:	df 91       	pop	r29
    29cc:	cf 91       	pop	r28
    29ce:	1f 91       	pop	r17
    29d0:	0f 91       	pop	r16
    29d2:	08 95       	ret

000029d4 <dwt_setrxantennadelay>:
    29d4:	ac 01       	movw	r20, r24
    29d6:	64 e0       	ldi	r22, 0x04	; 4
    29d8:	78 e1       	ldi	r23, 0x18	; 24
    29da:	8e e2       	ldi	r24, 0x2E	; 46
    29dc:	90 e0       	ldi	r25, 0x00	; 0
    29de:	e2 cf       	rjmp	.-60     	; 0x29a4 <dwt_write16bitoffsetreg>
    29e0:	08 95       	ret

000029e2 <dwt_settxantennadelay>:
    29e2:	ac 01       	movw	r20, r24
    29e4:	60 e0       	ldi	r22, 0x00	; 0
    29e6:	70 e0       	ldi	r23, 0x00	; 0
    29e8:	88 e1       	ldi	r24, 0x18	; 24
    29ea:	90 e0       	ldi	r25, 0x00	; 0
    29ec:	db cf       	rjmp	.-74     	; 0x29a4 <dwt_write16bitoffsetreg>
    29ee:	08 95       	ret

000029f0 <dwt_write32bitoffsetreg>:
    29f0:	0f 93       	push	r16
    29f2:	1f 93       	push	r17
    29f4:	cf 93       	push	r28
    29f6:	df 93       	push	r29
    29f8:	00 d0       	rcall	.+0      	; 0x29fa <dwt_write32bitoffsetreg+0xa>
    29fa:	00 d0       	rcall	.+0      	; 0x29fc <dwt_write32bitoffsetreg+0xc>
    29fc:	cd b7       	in	r28, 0x3d	; 61
    29fe:	de b7       	in	r29, 0x3e	; 62
    2a00:	29 83       	std	Y+1, r18	; 0x01
    2a02:	3a 83       	std	Y+2, r19	; 0x02
    2a04:	4b 83       	std	Y+3, r20	; 0x03
    2a06:	5c 83       	std	Y+4, r21	; 0x04
    2a08:	8e 01       	movw	r16, r28
    2a0a:	0f 5f       	subi	r16, 0xFF	; 255
    2a0c:	1f 4f       	sbci	r17, 0xFF	; 255
    2a0e:	24 e0       	ldi	r18, 0x04	; 4
    2a10:	30 e0       	ldi	r19, 0x00	; 0
    2a12:	40 e0       	ldi	r20, 0x00	; 0
    2a14:	50 e0       	ldi	r21, 0x00	; 0
    2a16:	be de       	rcall	.-644    	; 0x2794 <dwt_writetodevice>
    2a18:	24 96       	adiw	r28, 0x04	; 4
    2a1a:	cd bf       	out	0x3d, r28	; 61
    2a1c:	de bf       	out	0x3e, r29	; 62
    2a1e:	df 91       	pop	r29
    2a20:	cf 91       	pop	r28
    2a22:	1f 91       	pop	r17
    2a24:	0f 91       	pop	r16
    2a26:	08 95       	ret

00002a28 <dwt_writetxfctrl>:
    2a28:	cf 92       	push	r12
    2a2a:	df 92       	push	r13
    2a2c:	ef 92       	push	r14
    2a2e:	ff 92       	push	r15
    2a30:	0f 93       	push	r16
    2a32:	1f 93       	push	r17
    2a34:	8c 01       	movw	r16, r24
    2a36:	ca 01       	movw	r24, r20
    2a38:	aa 27       	eor	r26, r26
    2a3a:	97 fd       	sbrc	r25, 7
    2a3c:	a0 95       	com	r26
    2a3e:	ba 2f       	mov	r27, r26
    2a40:	07 2e       	mov	r0, r23
    2a42:	7f e0       	ldi	r23, 0x0F	; 15
    2a44:	88 0f       	add	r24, r24
    2a46:	99 1f       	adc	r25, r25
    2a48:	aa 1f       	adc	r26, r26
    2a4a:	bb 1f       	adc	r27, r27
    2a4c:	7a 95       	dec	r23
    2a4e:	d1 f7       	brne	.-12     	; 0x2a44 <dwt_writetxfctrl+0x1c>
    2a50:	70 2d       	mov	r23, r0
    2a52:	e0 91 98 20 	lds	r30, 0x2098
    2a56:	f0 91 99 20 	lds	r31, 0x2099
    2a5a:	c2 84       	ldd	r12, Z+10	; 0x0a
    2a5c:	d3 84       	ldd	r13, Z+11	; 0x0b
    2a5e:	e4 84       	ldd	r14, Z+12	; 0x0c
    2a60:	f5 84       	ldd	r15, Z+13	; 0x0d
    2a62:	8c 29       	or	r24, r12
    2a64:	9d 29       	or	r25, r13
    2a66:	ae 29       	or	r26, r14
    2a68:	bf 29       	or	r27, r15
    2a6a:	20 e0       	ldi	r18, 0x00	; 0
    2a6c:	30 e0       	ldi	r19, 0x00	; 0
    2a6e:	80 2b       	or	r24, r16
    2a70:	91 2b       	or	r25, r17
    2a72:	a2 2b       	or	r26, r18
    2a74:	b3 2b       	or	r27, r19
    2a76:	ab 01       	movw	r20, r22
    2a78:	60 e0       	ldi	r22, 0x00	; 0
    2a7a:	70 e0       	ldi	r23, 0x00	; 0
    2a7c:	03 2e       	mov	r0, r19
    2a7e:	36 e1       	ldi	r19, 0x16	; 22
    2a80:	44 0f       	add	r20, r20
    2a82:	55 1f       	adc	r21, r21
    2a84:	66 1f       	adc	r22, r22
    2a86:	77 1f       	adc	r23, r23
    2a88:	3a 95       	dec	r19
    2a8a:	d1 f7       	brne	.-12     	; 0x2a80 <dwt_writetxfctrl+0x58>
    2a8c:	30 2d       	mov	r19, r0
    2a8e:	9a 01       	movw	r18, r20
    2a90:	ab 01       	movw	r20, r22
    2a92:	28 2b       	or	r18, r24
    2a94:	39 2b       	or	r19, r25
    2a96:	4a 2b       	or	r20, r26
    2a98:	5b 2b       	or	r21, r27
    2a9a:	60 e0       	ldi	r22, 0x00	; 0
    2a9c:	70 e0       	ldi	r23, 0x00	; 0
    2a9e:	88 e0       	ldi	r24, 0x08	; 8
    2aa0:	90 e0       	ldi	r25, 0x00	; 0
    2aa2:	a6 df       	rcall	.-180    	; 0x29f0 <dwt_write32bitoffsetreg>
    2aa4:	1f 91       	pop	r17
    2aa6:	0f 91       	pop	r16
    2aa8:	ff 90       	pop	r15
    2aaa:	ef 90       	pop	r14
    2aac:	df 90       	pop	r13
    2aae:	cf 90       	pop	r12
    2ab0:	08 95       	ret

00002ab2 <_dwt_otpread>:
    2ab2:	ab 01       	movw	r20, r22
    2ab4:	64 e0       	ldi	r22, 0x04	; 4
    2ab6:	70 e0       	ldi	r23, 0x00	; 0
    2ab8:	8d e2       	ldi	r24, 0x2D	; 45
    2aba:	90 e0       	ldi	r25, 0x00	; 0
    2abc:	73 df       	rcall	.-282    	; 0x29a4 <dwt_write16bitoffsetreg>
    2abe:	43 e0       	ldi	r20, 0x03	; 3
    2ac0:	66 e0       	ldi	r22, 0x06	; 6
    2ac2:	70 e0       	ldi	r23, 0x00	; 0
    2ac4:	8d e2       	ldi	r24, 0x2D	; 45
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    2ac8:	57 df       	rcall	.-338    	; 0x2978 <dwt_write8bitoffsetreg>
    2aca:	40 e0       	ldi	r20, 0x00	; 0
    2acc:	66 e0       	ldi	r22, 0x06	; 6
    2ace:	70 e0       	ldi	r23, 0x00	; 0
    2ad0:	8d e2       	ldi	r24, 0x2D	; 45
    2ad2:	90 e0       	ldi	r25, 0x00	; 0
    2ad4:	51 df       	rcall	.-350    	; 0x2978 <dwt_write8bitoffsetreg>
    2ad6:	6a e0       	ldi	r22, 0x0A	; 10
    2ad8:	70 e0       	ldi	r23, 0x00	; 0
    2ada:	8d e2       	ldi	r24, 0x2D	; 45
    2adc:	90 e0       	ldi	r25, 0x00	; 0
    2ade:	e3 ce       	rjmp	.-570    	; 0x28a6 <dwt_read32bitoffsetreg>
    2ae0:	08 95       	ret

00002ae2 <_dwt_aonarrayupload>:
    2ae2:	40 e0       	ldi	r20, 0x00	; 0
    2ae4:	62 e0       	ldi	r22, 0x02	; 2
    2ae6:	70 e0       	ldi	r23, 0x00	; 0
    2ae8:	8c e2       	ldi	r24, 0x2C	; 44
    2aea:	90 e0       	ldi	r25, 0x00	; 0
    2aec:	45 df       	rcall	.-374    	; 0x2978 <dwt_write8bitoffsetreg>
    2aee:	42 e0       	ldi	r20, 0x02	; 2
    2af0:	62 e0       	ldi	r22, 0x02	; 2
    2af2:	70 e0       	ldi	r23, 0x00	; 0
    2af4:	8c e2       	ldi	r24, 0x2C	; 44
    2af6:	90 e0       	ldi	r25, 0x00	; 0
    2af8:	3f cf       	rjmp	.-386    	; 0x2978 <dwt_write8bitoffsetreg>
    2afa:	08 95       	ret

00002afc <_dwt_configlde>:
    2afc:	cf 93       	push	r28
    2afe:	df 93       	push	r29
    2b00:	ec 01       	movw	r28, r24
    2b02:	4d e6       	ldi	r20, 0x6D	; 109
    2b04:	66 e0       	ldi	r22, 0x06	; 6
    2b06:	78 e0       	ldi	r23, 0x08	; 8
    2b08:	8e e2       	ldi	r24, 0x2E	; 46
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
    2b0c:	35 df       	rcall	.-406    	; 0x2978 <dwt_write8bitoffsetreg>
    2b0e:	cd 2b       	or	r28, r29
    2b10:	41 f0       	breq	.+16     	; 0x2b22 <_dwt_configlde+0x26>
    2b12:	47 e0       	ldi	r20, 0x07	; 7
    2b14:	56 e0       	ldi	r21, 0x06	; 6
    2b16:	66 e0       	ldi	r22, 0x06	; 6
    2b18:	78 e1       	ldi	r23, 0x18	; 24
    2b1a:	8e e2       	ldi	r24, 0x2E	; 46
    2b1c:	90 e0       	ldi	r25, 0x00	; 0
    2b1e:	42 df       	rcall	.-380    	; 0x29a4 <dwt_write16bitoffsetreg>
    2b20:	07 c0       	rjmp	.+14     	; 0x2b30 <_dwt_configlde+0x34>
    2b22:	47 e0       	ldi	r20, 0x07	; 7
    2b24:	56 e1       	ldi	r21, 0x16	; 22
    2b26:	66 e0       	ldi	r22, 0x06	; 6
    2b28:	78 e1       	ldi	r23, 0x18	; 24
    2b2a:	8e e2       	ldi	r24, 0x2E	; 46
    2b2c:	90 e0       	ldi	r25, 0x00	; 0
    2b2e:	3a df       	rcall	.-396    	; 0x29a4 <dwt_write16bitoffsetreg>
    2b30:	df 91       	pop	r29
    2b32:	cf 91       	pop	r28
    2b34:	08 95       	ret

00002b36 <dwt_configure>:
    2b36:	4f 92       	push	r4
    2b38:	5f 92       	push	r5
    2b3a:	6f 92       	push	r6
    2b3c:	7f 92       	push	r7
    2b3e:	af 92       	push	r10
    2b40:	bf 92       	push	r11
    2b42:	cf 92       	push	r12
    2b44:	df 92       	push	r13
    2b46:	ef 92       	push	r14
    2b48:	ff 92       	push	r15
    2b4a:	0f 93       	push	r16
    2b4c:	1f 93       	push	r17
    2b4e:	cf 93       	push	r28
    2b50:	df 93       	push	r29
    2b52:	ec 01       	movw	r28, r24
    2b54:	48 80       	ld	r4, Y
    2b56:	59 80       	ldd	r5, Y+1	; 0x01
    2b58:	6a 80       	ldd	r6, Y+2	; 0x02
    2b5a:	7b 80       	ldd	r7, Y+3	; 0x03
    2b5c:	84 2d       	mov	r24, r4
    2b5e:	ec 89       	ldd	r30, Y+20	; 0x14
    2b60:	fd 89       	ldd	r31, Y+21	; 0x15
    2b62:	ee 0f       	add	r30, r30
    2b64:	ff 1f       	adc	r31, r31
    2b66:	e9 5f       	subi	r30, 0xF9	; 249
    2b68:	fb 4d       	sbci	r31, 0xDB	; 219
    2b6a:	c0 80       	ld	r12, Z
    2b6c:	d1 80       	ldd	r13, Z+1	; 0x01
    2b6e:	0c 81       	ldd	r16, Y+4	; 0x04
    2b70:	01 50       	subi	r16, 0x01	; 1
    2b72:	84 30       	cpi	r24, 0x04	; 4
    2b74:	41 f0       	breq	.+16     	; 0x2b86 <dwt_configure+0x50>
    2b76:	21 e0       	ldi	r18, 0x01	; 1
    2b78:	90 e0       	ldi	r25, 0x00	; 0
    2b7a:	87 30       	cpi	r24, 0x07	; 7
    2b7c:	09 f0       	breq	.+2      	; 0x2b80 <dwt_configure+0x4a>
    2b7e:	20 e0       	ldi	r18, 0x00	; 0
    2b80:	e2 2e       	mov	r14, r18
    2b82:	f9 2e       	mov	r15, r25
    2b84:	03 c0       	rjmp	.+6      	; 0x2b8c <dwt_configure+0x56>
    2b86:	ee 24       	eor	r14, r14
    2b88:	e3 94       	inc	r14
    2b8a:	f1 2c       	mov	r15, r1
    2b8c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2b8e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2b90:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2b92:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2b94:	89 2b       	or	r24, r25
    2b96:	8a 2b       	or	r24, r26
    2b98:	8b 2b       	or	r24, r27
    2b9a:	a1 f4       	brne	.+40     	; 0x2bc4 <dwt_configure+0x8e>
    2b9c:	e0 91 98 20 	lds	r30, 0x2098
    2ba0:	f0 91 99 20 	lds	r31, 0x2099
    2ba4:	80 89       	ldd	r24, Z+16	; 0x10
    2ba6:	91 89       	ldd	r25, Z+17	; 0x11
    2ba8:	a2 89       	ldd	r26, Z+18	; 0x12
    2baa:	b3 89       	ldd	r27, Z+19	; 0x13
    2bac:	a0 64       	ori	r26, 0x40	; 64
    2bae:	80 8b       	std	Z+16, r24	; 0x10
    2bb0:	91 8b       	std	Z+17, r25	; 0x11
    2bb2:	a2 8b       	std	Z+18, r26	; 0x12
    2bb4:	b3 8b       	std	Z+19, r27	; 0x13
    2bb6:	d6 94       	lsr	r13
    2bb8:	c7 94       	ror	r12
    2bba:	d6 94       	lsr	r13
    2bbc:	c7 94       	ror	r12
    2bbe:	d6 94       	lsr	r13
    2bc0:	c7 94       	ror	r12
    2bc2:	0d c0       	rjmp	.+26     	; 0x2bde <dwt_configure+0xa8>
    2bc4:	e0 91 98 20 	lds	r30, 0x2098
    2bc8:	f0 91 99 20 	lds	r31, 0x2099
    2bcc:	80 89       	ldd	r24, Z+16	; 0x10
    2bce:	91 89       	ldd	r25, Z+17	; 0x11
    2bd0:	a2 89       	ldd	r26, Z+18	; 0x12
    2bd2:	b3 89       	ldd	r27, Z+19	; 0x13
    2bd4:	af 7b       	andi	r26, 0xBF	; 191
    2bd6:	80 8b       	std	Z+16, r24	; 0x10
    2bd8:	91 8b       	std	Z+17, r25	; 0x11
    2bda:	a2 8b       	std	Z+18, r26	; 0x12
    2bdc:	b3 8b       	std	Z+19, r27	; 0x13
    2bde:	e0 91 98 20 	lds	r30, 0x2098
    2be2:	f0 91 99 20 	lds	r31, 0x2099
    2be6:	88 a1       	ldd	r24, Y+32	; 0x20
    2be8:	80 87       	std	Z+8, r24	; 0x08
    2bea:	80 89       	ldd	r24, Z+16	; 0x10
    2bec:	91 89       	ldd	r25, Z+17	; 0x11
    2bee:	a2 89       	ldd	r26, Z+18	; 0x12
    2bf0:	b3 89       	ldd	r27, Z+19	; 0x13
    2bf2:	ac 7f       	andi	r26, 0xFC	; 252
    2bf4:	80 8b       	std	Z+16, r24	; 0x10
    2bf6:	91 8b       	std	Z+17, r25	; 0x11
    2bf8:	a2 8b       	std	Z+18, r26	; 0x12
    2bfa:	b3 8b       	std	Z+19, r27	; 0x13
    2bfc:	48 a1       	ldd	r20, Y+32	; 0x20
    2bfe:	59 a1       	ldd	r21, Y+33	; 0x21
    2c00:	6a a1       	ldd	r22, Y+34	; 0x22
    2c02:	7b a1       	ldd	r23, Y+35	; 0x23
    2c04:	ba 01       	movw	r22, r20
    2c06:	55 27       	eor	r21, r21
    2c08:	44 27       	eor	r20, r20
    2c0a:	44 27       	eor	r20, r20
    2c0c:	55 27       	eor	r21, r21
    2c0e:	63 70       	andi	r22, 0x03	; 3
    2c10:	77 27       	eor	r23, r23
    2c12:	9a 01       	movw	r18, r20
    2c14:	ab 01       	movw	r20, r22
    2c16:	28 2b       	or	r18, r24
    2c18:	39 2b       	or	r19, r25
    2c1a:	4a 2b       	or	r20, r26
    2c1c:	5b 2b       	or	r21, r27
    2c1e:	20 8b       	std	Z+16, r18	; 0x10
    2c20:	31 8b       	std	Z+17, r19	; 0x11
    2c22:	42 8b       	std	Z+18, r20	; 0x12
    2c24:	53 8b       	std	Z+19, r21	; 0x13
    2c26:	60 e0       	ldi	r22, 0x00	; 0
    2c28:	70 e0       	ldi	r23, 0x00	; 0
    2c2a:	84 e0       	ldi	r24, 0x04	; 4
    2c2c:	90 e0       	ldi	r25, 0x00	; 0
    2c2e:	e0 de       	rcall	.-576    	; 0x29f0 <dwt_write32bitoffsetreg>
    2c30:	a6 01       	movw	r20, r12
    2c32:	64 e0       	ldi	r22, 0x04	; 4
    2c34:	78 e2       	ldi	r23, 0x28	; 40
    2c36:	8e e2       	ldi	r24, 0x2E	; 46
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	b4 de       	rcall	.-664    	; 0x29a4 <dwt_write16bitoffsetreg>
    2c3c:	10 e0       	ldi	r17, 0x00	; 0
    2c3e:	c8 01       	movw	r24, r16
    2c40:	5d df       	rcall	.-326    	; 0x2afc <_dwt_configlde>
    2c42:	e4 2d       	mov	r30, r4
    2c44:	f0 e0       	ldi	r31, 0x00	; 0
    2c46:	e4 55       	subi	r30, 0x54	; 84
    2c48:	fb 4d       	sbci	r31, 0xDB	; 219
    2c4a:	a0 80       	ld	r10, Z
    2c4c:	b1 2c       	mov	r11, r1
    2c4e:	65 01       	movw	r12, r10
    2c50:	cc 0c       	add	r12, r12
    2c52:	dd 1c       	adc	r13, r13
    2c54:	cc 0c       	add	r12, r12
    2c56:	dd 1c       	adc	r13, r13
    2c58:	f6 01       	movw	r30, r12
    2c5a:	e4 58       	subi	r30, 0x84	; 132
    2c5c:	fb 4d       	sbci	r31, 0xDB	; 219
    2c5e:	20 81       	ld	r18, Z
    2c60:	31 81       	ldd	r19, Z+1	; 0x01
    2c62:	42 81       	ldd	r20, Z+2	; 0x02
    2c64:	53 81       	ldd	r21, Z+3	; 0x03
    2c66:	67 e0       	ldi	r22, 0x07	; 7
    2c68:	70 e0       	ldi	r23, 0x00	; 0
    2c6a:	8b e2       	ldi	r24, 0x2B	; 43
    2c6c:	90 e0       	ldi	r25, 0x00	; 0
    2c6e:	c0 de       	rcall	.-640    	; 0x29f0 <dwt_write32bitoffsetreg>
    2c70:	f5 01       	movw	r30, r10
    2c72:	ea 58       	subi	r30, 0x8A	; 138
    2c74:	fb 4d       	sbci	r31, 0xDB	; 219
    2c76:	40 81       	ld	r20, Z
    2c78:	6b e0       	ldi	r22, 0x0B	; 11
    2c7a:	70 e0       	ldi	r23, 0x00	; 0
    2c7c:	8b e2       	ldi	r24, 0x2B	; 43
    2c7e:	90 e0       	ldi	r25, 0x00	; 0
    2c80:	7b de       	rcall	.-778    	; 0x2978 <dwt_write8bitoffsetreg>
    2c82:	f7 01       	movw	r30, r14
    2c84:	ff 27       	eor	r31, r31
    2c86:	ec 58       	subi	r30, 0x8C	; 140
    2c88:	fb 4d       	sbci	r31, 0xDB	; 219
    2c8a:	40 81       	ld	r20, Z
    2c8c:	6b e0       	ldi	r22, 0x0B	; 11
    2c8e:	70 e0       	ldi	r23, 0x00	; 0
    2c90:	88 e2       	ldi	r24, 0x28	; 40
    2c92:	90 e0       	ldi	r25, 0x00	; 0
    2c94:	71 de       	rcall	.-798    	; 0x2978 <dwt_write8bitoffsetreg>
    2c96:	f6 01       	movw	r30, r12
    2c98:	ec 56       	subi	r30, 0x6C	; 108
    2c9a:	fb 4d       	sbci	r31, 0xDB	; 219
    2c9c:	20 81       	ld	r18, Z
    2c9e:	31 81       	ldd	r19, Z+1	; 0x01
    2ca0:	42 81       	ldd	r20, Z+2	; 0x02
    2ca2:	53 81       	ldd	r21, Z+3	; 0x03
    2ca4:	6c e0       	ldi	r22, 0x0C	; 12
    2ca6:	70 e0       	ldi	r23, 0x00	; 0
    2ca8:	88 e2       	ldi	r24, 0x28	; 40
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	a1 de       	rcall	.-702    	; 0x29f0 <dwt_write32bitoffsetreg>
    2cae:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2cb0:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2cb2:	ee 0f       	add	r30, r30
    2cb4:	ff 1f       	adc	r31, r31
    2cb6:	88 8d       	ldd	r24, Y+24	; 0x18
    2cb8:	99 8d       	ldd	r25, Y+25	; 0x19
    2cba:	e8 0f       	add	r30, r24
    2cbc:	f9 1f       	adc	r31, r25
    2cbe:	ee 0f       	add	r30, r30
    2cc0:	ff 1f       	adc	r31, r31
    2cc2:	e3 5a       	subi	r30, 0xA3	; 163
    2cc4:	fb 4d       	sbci	r31, 0xDB	; 219
    2cc6:	40 81       	ld	r20, Z
    2cc8:	51 81       	ldd	r21, Z+1	; 0x01
    2cca:	62 e0       	ldi	r22, 0x02	; 2
    2ccc:	70 e0       	ldi	r23, 0x00	; 0
    2cce:	87 e2       	ldi	r24, 0x27	; 39
    2cd0:	90 e0       	ldi	r25, 0x00	; 0
    2cd2:	68 de       	rcall	.-816    	; 0x29a4 <dwt_write16bitoffsetreg>
    2cd4:	f8 01       	movw	r30, r16
    2cd6:	ee 0f       	add	r30, r30
    2cd8:	ff 1f       	adc	r31, r31
    2cda:	e7 5a       	subi	r30, 0xA7	; 167
    2cdc:	fb 4d       	sbci	r31, 0xDB	; 219
    2cde:	40 81       	ld	r20, Z
    2ce0:	51 81       	ldd	r21, Z+1	; 0x01
    2ce2:	64 e0       	ldi	r22, 0x04	; 4
    2ce4:	70 e0       	ldi	r23, 0x00	; 0
    2ce6:	87 e2       	ldi	r24, 0x27	; 39
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	5c de       	rcall	.-840    	; 0x29a4 <dwt_write16bitoffsetreg>
    2cec:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2cee:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2cf0:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2cf2:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2cf4:	89 2b       	or	r24, r25
    2cf6:	8a 2b       	or	r24, r26
    2cf8:	8b 2b       	or	r24, r27
    2cfa:	41 f4       	brne	.+16     	; 0x2d0c <dwt_configure+0x1d6>
    2cfc:	44 e6       	ldi	r20, 0x64	; 100
    2cfe:	50 e0       	ldi	r21, 0x00	; 0
    2d00:	66 e0       	ldi	r22, 0x06	; 6
    2d02:	70 e0       	ldi	r23, 0x00	; 0
    2d04:	87 e2       	ldi	r24, 0x27	; 39
    2d06:	90 e0       	ldi	r25, 0x00	; 0
    2d08:	4d de       	rcall	.-870    	; 0x29a4 <dwt_write16bitoffsetreg>
    2d0a:	23 c0       	rjmp	.+70     	; 0x2d52 <dwt_configure+0x21c>
    2d0c:	88 85       	ldd	r24, Y+8	; 0x08
    2d0e:	99 85       	ldd	r25, Y+9	; 0x09
    2d10:	aa 85       	ldd	r26, Y+10	; 0x0a
    2d12:	bb 85       	ldd	r27, Y+11	; 0x0b
    2d14:	04 97       	sbiw	r24, 0x04	; 4
    2d16:	a1 05       	cpc	r26, r1
    2d18:	b1 05       	cpc	r27, r1
    2d1a:	71 f4       	brne	.+28     	; 0x2d38 <dwt_configure+0x202>
    2d1c:	40 e1       	ldi	r20, 0x10	; 16
    2d1e:	50 e0       	ldi	r21, 0x00	; 0
    2d20:	66 e0       	ldi	r22, 0x06	; 6
    2d22:	70 e0       	ldi	r23, 0x00	; 0
    2d24:	87 e2       	ldi	r24, 0x27	; 39
    2d26:	90 e0       	ldi	r25, 0x00	; 0
    2d28:	3d de       	rcall	.-902    	; 0x29a4 <dwt_write16bitoffsetreg>
    2d2a:	40 e1       	ldi	r20, 0x10	; 16
    2d2c:	66 e2       	ldi	r22, 0x26	; 38
    2d2e:	70 e0       	ldi	r23, 0x00	; 0
    2d30:	87 e2       	ldi	r24, 0x27	; 39
    2d32:	90 e0       	ldi	r25, 0x00	; 0
    2d34:	21 de       	rcall	.-958    	; 0x2978 <dwt_write8bitoffsetreg>
    2d36:	0d c0       	rjmp	.+26     	; 0x2d52 <dwt_configure+0x21c>
    2d38:	40 e2       	ldi	r20, 0x20	; 32
    2d3a:	50 e0       	ldi	r21, 0x00	; 0
    2d3c:	66 e0       	ldi	r22, 0x06	; 6
    2d3e:	70 e0       	ldi	r23, 0x00	; 0
    2d40:	87 e2       	ldi	r24, 0x27	; 39
    2d42:	90 e0       	ldi	r25, 0x00	; 0
    2d44:	2f de       	rcall	.-930    	; 0x29a4 <dwt_write16bitoffsetreg>
    2d46:	48 e2       	ldi	r20, 0x28	; 40
    2d48:	66 e2       	ldi	r22, 0x26	; 38
    2d4a:	70 e0       	ldi	r23, 0x00	; 0
    2d4c:	87 e2       	ldi	r24, 0x27	; 39
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	13 de       	rcall	.-986    	; 0x2978 <dwt_write8bitoffsetreg>
    2d52:	8c 85       	ldd	r24, Y+12	; 0x0c
    2d54:	9d 85       	ldd	r25, Y+13	; 0x0d
    2d56:	f8 01       	movw	r30, r16
    2d58:	ee 0f       	add	r30, r30
    2d5a:	ff 1f       	adc	r31, r31
    2d5c:	ee 0f       	add	r30, r30
    2d5e:	ff 1f       	adc	r31, r31
    2d60:	e8 0f       	add	r30, r24
    2d62:	f9 1f       	adc	r31, r25
    2d64:	ee 0f       	add	r30, r30
    2d66:	ff 1f       	adc	r31, r31
    2d68:	ee 0f       	add	r30, r30
    2d6a:	ff 1f       	adc	r31, r31
    2d6c:	e7 5c       	subi	r30, 0xC7	; 199
    2d6e:	fb 4d       	sbci	r31, 0xDB	; 219
    2d70:	20 81       	ld	r18, Z
    2d72:	31 81       	ldd	r19, Z+1	; 0x01
    2d74:	42 81       	ldd	r20, Z+2	; 0x02
    2d76:	53 81       	ldd	r21, Z+3	; 0x03
    2d78:	68 e0       	ldi	r22, 0x08	; 8
    2d7a:	70 e0       	ldi	r23, 0x00	; 0
    2d7c:	87 e2       	ldi	r24, 0x27	; 39
    2d7e:	90 e0       	ldi	r25, 0x00	; 0
    2d80:	37 de       	rcall	.-914    	; 0x29f0 <dwt_write32bitoffsetreg>
    2d82:	8c a1       	ldd	r24, Y+36	; 0x24
    2d84:	9d a1       	ldd	r25, Y+37	; 0x25
    2d86:	ae a1       	ldd	r26, Y+38	; 0x26
    2d88:	bf a1       	ldd	r27, Y+39	; 0x27
    2d8a:	89 2b       	or	r24, r25
    2d8c:	8a 2b       	or	r24, r26
    2d8e:	8b 2b       	or	r24, r27
    2d90:	41 f4       	brne	.+16     	; 0x2da2 <dwt_configure+0x26c>
    2d92:	81 e4       	ldi	r24, 0x41	; 65
    2d94:	90 e1       	ldi	r25, 0x10	; 16
    2d96:	a0 e0       	ldi	r26, 0x00	; 0
    2d98:	b0 e0       	ldi	r27, 0x00	; 0
    2d9a:	8c a3       	std	Y+36, r24	; 0x24
    2d9c:	9d a3       	std	Y+37, r25	; 0x25
    2d9e:	ae a3       	std	Y+38, r26	; 0x26
    2da0:	bf a3       	std	Y+39, r27	; 0x27
    2da2:	4c a1       	ldd	r20, Y+36	; 0x24
    2da4:	5d a1       	ldd	r21, Y+37	; 0x25
    2da6:	60 e2       	ldi	r22, 0x20	; 32
    2da8:	70 e0       	ldi	r23, 0x00	; 0
    2daa:	87 e2       	ldi	r24, 0x27	; 39
    2dac:	90 e0       	ldi	r25, 0x00	; 0
    2dae:	fa dd       	rcall	.-1036   	; 0x29a4 <dwt_write16bitoffsetreg>
    2db0:	20 91 6c 24 	lds	r18, 0x246C
    2db4:	30 91 6d 24 	lds	r19, 0x246D
    2db8:	40 91 6e 24 	lds	r20, 0x246E
    2dbc:	50 91 6f 24 	lds	r21, 0x246F
    2dc0:	6c e0       	ldi	r22, 0x0C	; 12
    2dc2:	70 e0       	ldi	r23, 0x00	; 0
    2dc4:	83 e2       	ldi	r24, 0x23	; 35
    2dc6:	90 e0       	ldi	r25, 0x00	; 0
    2dc8:	13 de       	rcall	.-986    	; 0x29f0 <dwt_write32bitoffsetreg>
    2dca:	f8 01       	movw	r30, r16
    2dcc:	ee 0f       	add	r30, r30
    2dce:	ff 1f       	adc	r31, r31
    2dd0:	e0 59       	subi	r30, 0x90	; 144
    2dd2:	fb 4d       	sbci	r31, 0xDB	; 219
    2dd4:	40 81       	ld	r20, Z
    2dd6:	51 81       	ldd	r21, Z+1	; 0x01
    2dd8:	64 e0       	ldi	r22, 0x04	; 4
    2dda:	70 e0       	ldi	r23, 0x00	; 0
    2ddc:	83 e2       	ldi	r24, 0x23	; 35
    2dde:	90 e0       	ldi	r25, 0x00	; 0
    2de0:	e1 dd       	rcall	.-1086   	; 0x29a4 <dwt_write16bitoffsetreg>
    2de2:	88 8d       	ldd	r24, Y+24	; 0x18
    2de4:	99 8d       	ldd	r25, Y+25	; 0x19
    2de6:	aa 8d       	ldd	r26, Y+26	; 0x1a
    2de8:	bb 8d       	ldd	r27, Y+27	; 0x1b
    2dea:	89 2b       	or	r24, r25
    2dec:	8a 2b       	or	r24, r26
    2dee:	8b 2b       	or	r24, r27
    2df0:	69 f0       	breq	.+26     	; 0x2e0c <dwt_configure+0x2d6>
    2df2:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2df4:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2df6:	e7 59       	subi	r30, 0x97	; 151
    2df8:	fb 4d       	sbci	r31, 0xDB	; 219
    2dfa:	40 81       	ld	r20, Z
    2dfc:	60 e0       	ldi	r22, 0x00	; 0
    2dfe:	70 e0       	ldi	r23, 0x00	; 0
    2e00:	81 e2       	ldi	r24, 0x21	; 33
    2e02:	90 e0       	ldi	r25, 0x00	; 0
    2e04:	b9 dd       	rcall	.-1166   	; 0x2978 <dwt_write8bitoffsetreg>
    2e06:	e1 e0       	ldi	r30, 0x01	; 1
    2e08:	83 e0       	ldi	r24, 0x03	; 3
    2e0a:	02 c0       	rjmp	.+4      	; 0x2e10 <dwt_configure+0x2da>
    2e0c:	e0 e0       	ldi	r30, 0x00	; 0
    2e0e:	80 e0       	ldi	r24, 0x00	; 0
    2e10:	0c 89       	ldd	r16, Y+20	; 0x14
    2e12:	1d 89       	ldd	r17, Y+21	; 0x15
    2e14:	2e 89       	ldd	r18, Y+22	; 0x16
    2e16:	3f 89       	ldd	r19, Y+23	; 0x17
    2e18:	0f 2e       	mov	r0, r31
    2e1a:	fb e1       	ldi	r31, 0x1B	; 27
    2e1c:	00 0f       	add	r16, r16
    2e1e:	11 1f       	adc	r17, r17
    2e20:	22 1f       	adc	r18, r18
    2e22:	33 1f       	adc	r19, r19
    2e24:	fa 95       	dec	r31
    2e26:	d1 f7       	brne	.-12     	; 0x2e1c <dwt_configure+0x2e6>
    2e28:	f0 2d       	mov	r31, r0
    2e2a:	b3 01       	movw	r22, r6
    2e2c:	a2 01       	movw	r20, r4
    2e2e:	4f 70       	andi	r20, 0x0F	; 15
    2e30:	55 27       	eor	r21, r21
    2e32:	66 27       	eor	r22, r22
    2e34:	77 27       	eor	r23, r23
    2e36:	04 2b       	or	r16, r20
    2e38:	15 2b       	or	r17, r21
    2e3a:	26 2b       	or	r18, r22
    2e3c:	37 2b       	or	r19, r23
    2e3e:	4c 81       	ldd	r20, Y+4	; 0x04
    2e40:	5d 81       	ldd	r21, Y+5	; 0x05
    2e42:	6e 81       	ldd	r22, Y+6	; 0x06
    2e44:	7f 81       	ldd	r23, Y+7	; 0x07
    2e46:	03 2e       	mov	r0, r19
    2e48:	32 e1       	ldi	r19, 0x12	; 18
    2e4a:	44 0f       	add	r20, r20
    2e4c:	55 1f       	adc	r21, r21
    2e4e:	66 1f       	adc	r22, r22
    2e50:	77 1f       	adc	r23, r23
    2e52:	3a 95       	dec	r19
    2e54:	d1 f7       	brne	.-12     	; 0x2e4a <dwt_configure+0x314>
    2e56:	30 2d       	mov	r19, r0
    2e58:	44 27       	eor	r20, r20
    2e5a:	55 27       	eor	r21, r21
    2e5c:	6c 70       	andi	r22, 0x0C	; 12
    2e5e:	77 27       	eor	r23, r23
    2e60:	04 2b       	or	r16, r20
    2e62:	15 2b       	or	r17, r21
    2e64:	26 2b       	or	r18, r22
    2e66:	37 2b       	or	r19, r23
    2e68:	48 89       	ldd	r20, Y+16	; 0x10
    2e6a:	59 89       	ldd	r21, Y+17	; 0x11
    2e6c:	6a 89       	ldd	r22, Y+18	; 0x12
    2e6e:	7b 89       	ldd	r23, Y+19	; 0x13
    2e70:	03 2e       	mov	r0, r19
    2e72:	36 e1       	ldi	r19, 0x16	; 22
    2e74:	44 0f       	add	r20, r20
    2e76:	55 1f       	adc	r21, r21
    2e78:	66 1f       	adc	r22, r22
    2e7a:	77 1f       	adc	r23, r23
    2e7c:	3a 95       	dec	r19
    2e7e:	d1 f7       	brne	.-12     	; 0x2e74 <dwt_configure+0x33e>
    2e80:	30 2d       	mov	r19, r0
    2e82:	44 27       	eor	r20, r20
    2e84:	55 27       	eor	r21, r21
    2e86:	60 7c       	andi	r22, 0xC0	; 192
    2e88:	77 70       	andi	r23, 0x07	; 7
    2e8a:	04 2b       	or	r16, r20
    2e8c:	15 2b       	or	r17, r21
    2e8e:	26 2b       	or	r18, r22
    2e90:	37 2b       	or	r19, r23
    2e92:	55 24       	eor	r5, r5
    2e94:	66 24       	eor	r6, r6
    2e96:	77 24       	eor	r7, r7
    2e98:	b3 01       	movw	r22, r6
    2e9a:	a2 01       	movw	r20, r4
    2e9c:	44 0f       	add	r20, r20
    2e9e:	55 1f       	adc	r21, r21
    2ea0:	66 1f       	adc	r22, r22
    2ea2:	77 1f       	adc	r23, r23
    2ea4:	44 0f       	add	r20, r20
    2ea6:	55 1f       	adc	r21, r21
    2ea8:	66 1f       	adc	r22, r22
    2eaa:	77 1f       	adc	r23, r23
    2eac:	44 0f       	add	r20, r20
    2eae:	55 1f       	adc	r21, r21
    2eb0:	66 1f       	adc	r22, r22
    2eb2:	77 1f       	adc	r23, r23
    2eb4:	44 0f       	add	r20, r20
    2eb6:	55 1f       	adc	r21, r21
    2eb8:	66 1f       	adc	r22, r22
    2eba:	77 1f       	adc	r23, r23
    2ebc:	55 27       	eor	r21, r21
    2ebe:	66 27       	eor	r22, r22
    2ec0:	77 27       	eor	r23, r23
    2ec2:	40 2b       	or	r20, r16
    2ec4:	51 2b       	or	r21, r17
    2ec6:	62 2b       	or	r22, r18
    2ec8:	73 2b       	or	r23, r19
    2eca:	90 e0       	ldi	r25, 0x00	; 0
    2ecc:	a0 e0       	ldi	r26, 0x00	; 0
    2ece:	b0 e0       	ldi	r27, 0x00	; 0
    2ed0:	07 2e       	mov	r0, r23
    2ed2:	74 e1       	ldi	r23, 0x14	; 20
    2ed4:	88 0f       	add	r24, r24
    2ed6:	99 1f       	adc	r25, r25
    2ed8:	aa 1f       	adc	r26, r26
    2eda:	bb 1f       	adc	r27, r27
    2edc:	7a 95       	dec	r23
    2ede:	d1 f7       	brne	.-12     	; 0x2ed4 <dwt_configure+0x39e>
    2ee0:	70 2d       	mov	r23, r0
    2ee2:	84 2b       	or	r24, r20
    2ee4:	95 2b       	or	r25, r21
    2ee6:	a6 2b       	or	r26, r22
    2ee8:	b7 2b       	or	r27, r23
    2eea:	4e 2e       	mov	r4, r30
    2eec:	51 2c       	mov	r5, r1
    2eee:	61 2c       	mov	r6, r1
    2ef0:	71 2c       	mov	r7, r1
    2ef2:	03 2e       	mov	r0, r19
    2ef4:	31 e1       	ldi	r19, 0x11	; 17
    2ef6:	44 0c       	add	r4, r4
    2ef8:	55 1c       	adc	r5, r5
    2efa:	66 1c       	adc	r6, r6
    2efc:	77 1c       	adc	r7, r7
    2efe:	3a 95       	dec	r19
    2f00:	d1 f7       	brne	.-12     	; 0x2ef6 <dwt_configure+0x3c0>
    2f02:	30 2d       	mov	r19, r0
    2f04:	a3 01       	movw	r20, r6
    2f06:	92 01       	movw	r18, r4
    2f08:	28 2b       	or	r18, r24
    2f0a:	39 2b       	or	r19, r25
    2f0c:	4a 2b       	or	r20, r26
    2f0e:	5b 2b       	or	r21, r27
    2f10:	60 e0       	ldi	r22, 0x00	; 0
    2f12:	70 e0       	ldi	r23, 0x00	; 0
    2f14:	8f e1       	ldi	r24, 0x1F	; 31
    2f16:	90 e0       	ldi	r25, 0x00	; 0
    2f18:	6b dd       	rcall	.-1322   	; 0x29f0 <dwt_write32bitoffsetreg>
    2f1a:	4c 81       	ldd	r20, Y+4	; 0x04
    2f1c:	5d 81       	ldd	r21, Y+5	; 0x05
    2f1e:	6e 81       	ldd	r22, Y+6	; 0x06
    2f20:	7f 81       	ldd	r23, Y+7	; 0x07
    2f22:	88 85       	ldd	r24, Y+8	; 0x08
    2f24:	99 85       	ldd	r25, Y+9	; 0x09
    2f26:	aa 85       	ldd	r26, Y+10	; 0x0a
    2f28:	bb 85       	ldd	r27, Y+11	; 0x0b
    2f2a:	84 2b       	or	r24, r20
    2f2c:	95 2b       	or	r25, r21
    2f2e:	a6 2b       	or	r26, r22
    2f30:	b7 2b       	or	r27, r23
    2f32:	bc 01       	movw	r22, r24
    2f34:	55 27       	eor	r21, r21
    2f36:	44 27       	eor	r20, r20
    2f38:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2f3a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2f3c:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2f3e:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2f40:	07 2e       	mov	r0, r23
    2f42:	7d e0       	ldi	r23, 0x0D	; 13
    2f44:	88 0f       	add	r24, r24
    2f46:	99 1f       	adc	r25, r25
    2f48:	aa 1f       	adc	r26, r26
    2f4a:	bb 1f       	adc	r27, r27
    2f4c:	7a 95       	dec	r23
    2f4e:	d1 f7       	brne	.-12     	; 0x2f44 <dwt_configure+0x40e>
    2f50:	70 2d       	mov	r23, r0
    2f52:	9a 01       	movw	r18, r20
    2f54:	ab 01       	movw	r20, r22
    2f56:	28 2b       	or	r18, r24
    2f58:	39 2b       	or	r19, r25
    2f5a:	4a 2b       	or	r20, r26
    2f5c:	5b 2b       	or	r21, r27
    2f5e:	e0 91 98 20 	lds	r30, 0x2098
    2f62:	f0 91 99 20 	lds	r31, 0x2099
    2f66:	22 87       	std	Z+10, r18	; 0x0a
    2f68:	33 87       	std	Z+11, r19	; 0x0b
    2f6a:	44 87       	std	Z+12, r20	; 0x0c
    2f6c:	55 87       	std	Z+13, r21	; 0x0d
    2f6e:	60 e0       	ldi	r22, 0x00	; 0
    2f70:	70 e0       	ldi	r23, 0x00	; 0
    2f72:	88 e0       	ldi	r24, 0x08	; 8
    2f74:	90 e0       	ldi	r25, 0x00	; 0
    2f76:	3c dd       	rcall	.-1416   	; 0x29f0 <dwt_write32bitoffsetreg>
    2f78:	42 e4       	ldi	r20, 0x42	; 66
    2f7a:	60 e0       	ldi	r22, 0x00	; 0
    2f7c:	70 e0       	ldi	r23, 0x00	; 0
    2f7e:	8d e0       	ldi	r24, 0x0D	; 13
    2f80:	90 e0       	ldi	r25, 0x00	; 0
    2f82:	fa dc       	rcall	.-1548   	; 0x2978 <dwt_write8bitoffsetreg>
    2f84:	df 91       	pop	r29
    2f86:	cf 91       	pop	r28
    2f88:	1f 91       	pop	r17
    2f8a:	0f 91       	pop	r16
    2f8c:	ff 90       	pop	r15
    2f8e:	ef 90       	pop	r14
    2f90:	df 90       	pop	r13
    2f92:	cf 90       	pop	r12
    2f94:	bf 90       	pop	r11
    2f96:	af 90       	pop	r10
    2f98:	7f 90       	pop	r7
    2f9a:	6f 90       	pop	r6
    2f9c:	5f 90       	pop	r5
    2f9e:	4f 90       	pop	r4
    2fa0:	08 95       	ret

00002fa2 <dwt_setcallbacks>:
    2fa2:	e0 91 98 20 	lds	r30, 0x2098
    2fa6:	f0 91 99 20 	lds	r31, 0x2099
    2faa:	80 a3       	std	Z+32, r24	; 0x20
    2fac:	91 a3       	std	Z+33, r25	; 0x21
    2fae:	62 a3       	std	Z+34, r22	; 0x22
    2fb0:	73 a3       	std	Z+35, r23	; 0x23
    2fb2:	44 a3       	std	Z+36, r20	; 0x24
    2fb4:	55 a3       	std	Z+37, r21	; 0x25
    2fb6:	26 a3       	std	Z+38, r18	; 0x26
    2fb8:	37 a3       	std	Z+39, r19	; 0x27
    2fba:	08 95       	ret

00002fbc <dwt_setleds>:
    2fbc:	cf 93       	push	r28
    2fbe:	c8 2f       	mov	r28, r24
    2fc0:	80 ff       	sbrs	r24, 0
    2fc2:	20 c0       	rjmp	.+64     	; 0x3004 <__stack+0x5>
    2fc4:	60 e0       	ldi	r22, 0x00	; 0
    2fc6:	70 e0       	ldi	r23, 0x00	; 0
    2fc8:	86 e2       	ldi	r24, 0x26	; 38
    2fca:	90 e0       	ldi	r25, 0x00	; 0
    2fcc:	6c dc       	rcall	.-1832   	; 0x28a6 <dwt_read32bitoffsetreg>
    2fce:	dc 01       	movw	r26, r24
    2fd0:	cb 01       	movw	r24, r22
    2fd2:	93 7c       	andi	r25, 0xC3	; 195
    2fd4:	9c 01       	movw	r18, r24
    2fd6:	ad 01       	movw	r20, r26
    2fd8:	34 61       	ori	r19, 0x14	; 20
    2fda:	60 e0       	ldi	r22, 0x00	; 0
    2fdc:	70 e0       	ldi	r23, 0x00	; 0
    2fde:	86 e2       	ldi	r24, 0x26	; 38
    2fe0:	90 e0       	ldi	r25, 0x00	; 0
    2fe2:	06 dd       	rcall	.-1524   	; 0x29f0 <dwt_write32bitoffsetreg>
    2fe4:	60 e0       	ldi	r22, 0x00	; 0
    2fe6:	70 e0       	ldi	r23, 0x00	; 0
    2fe8:	86 e3       	ldi	r24, 0x36	; 54
    2fea:	90 e0       	ldi	r25, 0x00	; 0
    2fec:	5c dc       	rcall	.-1864   	; 0x28a6 <dwt_read32bitoffsetreg>
    2fee:	9b 01       	movw	r18, r22
    2ff0:	ac 01       	movw	r20, r24
    2ff2:	44 68       	ori	r20, 0x84	; 132
    2ff4:	60 e0       	ldi	r22, 0x00	; 0
    2ff6:	70 e0       	ldi	r23, 0x00	; 0
    2ff8:	86 e3       	ldi	r24, 0x36	; 54
    2ffa:	90 e0       	ldi	r25, 0x00	; 0
    2ffc:	f9 dc       	rcall	.-1550   	; 0x29f0 <dwt_write32bitoffsetreg>
    2ffe:	c1 fd       	sbrc	r28, 1
    3000:	19 c0       	rjmp	.+50     	; 0x3034 <__stack+0x35>
    3002:	0e c0       	rjmp	.+28     	; 0x3020 <__stack+0x21>
    3004:	60 e0       	ldi	r22, 0x00	; 0
    3006:	70 e0       	ldi	r23, 0x00	; 0
    3008:	86 e2       	ldi	r24, 0x26	; 38
    300a:	90 e0       	ldi	r25, 0x00	; 0
    300c:	4c dc       	rcall	.-1896   	; 0x28a6 <dwt_read32bitoffsetreg>
    300e:	9b 01       	movw	r18, r22
    3010:	ac 01       	movw	r20, r24
    3012:	33 7c       	andi	r19, 0xC3	; 195
    3014:	60 e0       	ldi	r22, 0x00	; 0
    3016:	70 e0       	ldi	r23, 0x00	; 0
    3018:	86 e2       	ldi	r24, 0x26	; 38
    301a:	90 e0       	ldi	r25, 0x00	; 0
    301c:	e9 dc       	rcall	.-1582   	; 0x29f0 <dwt_write32bitoffsetreg>
    301e:	1c c0       	rjmp	.+56     	; 0x3058 <__stack+0x59>
    3020:	20 e1       	ldi	r18, 0x10	; 16
    3022:	31 e0       	ldi	r19, 0x01	; 1
    3024:	40 e0       	ldi	r20, 0x00	; 0
    3026:	50 e0       	ldi	r21, 0x00	; 0
    3028:	68 e2       	ldi	r22, 0x28	; 40
    302a:	70 e0       	ldi	r23, 0x00	; 0
    302c:	86 e3       	ldi	r24, 0x36	; 54
    302e:	90 e0       	ldi	r25, 0x00	; 0
    3030:	df dc       	rcall	.-1602   	; 0x29f0 <dwt_write32bitoffsetreg>
    3032:	12 c0       	rjmp	.+36     	; 0x3058 <__stack+0x59>
    3034:	20 e1       	ldi	r18, 0x10	; 16
    3036:	31 e0       	ldi	r19, 0x01	; 1
    3038:	4f e0       	ldi	r20, 0x0F	; 15
    303a:	50 e0       	ldi	r21, 0x00	; 0
    303c:	68 e2       	ldi	r22, 0x28	; 40
    303e:	70 e0       	ldi	r23, 0x00	; 0
    3040:	86 e3       	ldi	r24, 0x36	; 54
    3042:	90 e0       	ldi	r25, 0x00	; 0
    3044:	d5 dc       	rcall	.-1622   	; 0x29f0 <dwt_write32bitoffsetreg>
    3046:	20 e1       	ldi	r18, 0x10	; 16
    3048:	31 e0       	ldi	r19, 0x01	; 1
    304a:	40 e0       	ldi	r20, 0x00	; 0
    304c:	50 e0       	ldi	r21, 0x00	; 0
    304e:	68 e2       	ldi	r22, 0x28	; 40
    3050:	70 e0       	ldi	r23, 0x00	; 0
    3052:	86 e3       	ldi	r24, 0x36	; 54
    3054:	90 e0       	ldi	r25, 0x00	; 0
    3056:	cc dc       	rcall	.-1640   	; 0x29f0 <dwt_write32bitoffsetreg>
    3058:	cf 91       	pop	r28
    305a:	08 95       	ret

0000305c <_dwt_enableclocks>:
    305c:	ef 92       	push	r14
    305e:	ff 92       	push	r15
    3060:	0f 93       	push	r16
    3062:	1f 93       	push	r17
    3064:	cf 93       	push	r28
    3066:	df 93       	push	r29
    3068:	00 d0       	rcall	.+0      	; 0x306a <_dwt_enableclocks+0xe>
    306a:	cd b7       	in	r28, 0x3d	; 61
    306c:	de b7       	in	r29, 0x3e	; 62
    306e:	7c 01       	movw	r14, r24
    3070:	8e 01       	movw	r16, r28
    3072:	0f 5f       	subi	r16, 0xFF	; 255
    3074:	1f 4f       	sbci	r17, 0xFF	; 255
    3076:	22 e0       	ldi	r18, 0x02	; 2
    3078:	30 e0       	ldi	r19, 0x00	; 0
    307a:	40 e0       	ldi	r20, 0x00	; 0
    307c:	50 e0       	ldi	r21, 0x00	; 0
    307e:	60 e0       	ldi	r22, 0x00	; 0
    3080:	70 e0       	ldi	r23, 0x00	; 0
    3082:	86 e3       	ldi	r24, 0x36	; 54
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	d2 db       	rcall	.-2140   	; 0x282c <dwt_readfromdevice>
    3088:	8f e0       	ldi	r24, 0x0F	; 15
    308a:	e8 16       	cp	r14, r24
    308c:	f1 04       	cpc	r15, r1
    308e:	a0 f5       	brcc	.+104    	; 0x30f8 <_dwt_enableclocks+0x9c>
    3090:	f7 01       	movw	r30, r14
    3092:	eb 5f       	subi	r30, 0xFB	; 251
    3094:	fe 4f       	sbci	r31, 0xFE	; 254
    3096:	0c 94 3b 25 	jmp	0x4a76	; 0x4a76 <__tablejump2__>
    309a:	19 82       	std	Y+1, r1	; 0x01
    309c:	8a 81       	ldd	r24, Y+2	; 0x02
    309e:	8e 7f       	andi	r24, 0xFE	; 254
    30a0:	8a 83       	std	Y+2, r24	; 0x02
    30a2:	2a c0       	rjmp	.+84     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30a4:	89 81       	ldd	r24, Y+1	; 0x01
    30a6:	8c 7f       	andi	r24, 0xFC	; 252
    30a8:	81 60       	ori	r24, 0x01	; 1
    30aa:	89 83       	std	Y+1, r24	; 0x01
    30ac:	25 c0       	rjmp	.+74     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30ae:	89 81       	ldd	r24, Y+1	; 0x01
    30b0:	8c 7f       	andi	r24, 0xFC	; 252
    30b2:	82 60       	ori	r24, 0x02	; 2
    30b4:	89 83       	std	Y+1, r24	; 0x01
    30b6:	20 c0       	rjmp	.+64     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30b8:	89 81       	ldd	r24, Y+1	; 0x01
    30ba:	83 7b       	andi	r24, 0xB3	; 179
    30bc:	88 64       	ori	r24, 0x48	; 72
    30be:	89 83       	std	Y+1, r24	; 0x01
    30c0:	8a 81       	ldd	r24, Y+2	; 0x02
    30c2:	80 68       	ori	r24, 0x80	; 128
    30c4:	8a 83       	std	Y+2, r24	; 0x02
    30c6:	18 c0       	rjmp	.+48     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30c8:	89 81       	ldd	r24, Y+1	; 0x01
    30ca:	83 7b       	andi	r24, 0xB3	; 179
    30cc:	89 83       	std	Y+1, r24	; 0x01
    30ce:	8a 81       	ldd	r24, Y+2	; 0x02
    30d0:	8f 77       	andi	r24, 0x7F	; 127
    30d2:	8a 83       	std	Y+2, r24	; 0x02
    30d4:	11 c0       	rjmp	.+34     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30d6:	8a 81       	ldd	r24, Y+2	; 0x02
    30d8:	82 60       	ori	r24, 0x02	; 2
    30da:	8a 83       	std	Y+2, r24	; 0x02
    30dc:	0d c0       	rjmp	.+26     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30de:	8a 81       	ldd	r24, Y+2	; 0x02
    30e0:	8d 7f       	andi	r24, 0xFD	; 253
    30e2:	8a 83       	std	Y+2, r24	; 0x02
    30e4:	09 c0       	rjmp	.+18     	; 0x30f8 <_dwt_enableclocks+0x9c>
    30e6:	89 81       	ldd	r24, Y+1	; 0x01
    30e8:	8f 7c       	andi	r24, 0xCF	; 207
    30ea:	80 62       	ori	r24, 0x20	; 32
    30ec:	89 83       	std	Y+1, r24	; 0x01
    30ee:	04 c0       	rjmp	.+8      	; 0x30f8 <_dwt_enableclocks+0x9c>
    30f0:	81 e0       	ldi	r24, 0x01	; 1
    30f2:	89 83       	std	Y+1, r24	; 0x01
    30f4:	83 e0       	ldi	r24, 0x03	; 3
    30f6:	8a 83       	std	Y+2, r24	; 0x02
    30f8:	8e 01       	movw	r16, r28
    30fa:	0f 5f       	subi	r16, 0xFF	; 255
    30fc:	1f 4f       	sbci	r17, 0xFF	; 255
    30fe:	21 e0       	ldi	r18, 0x01	; 1
    3100:	30 e0       	ldi	r19, 0x00	; 0
    3102:	40 e0       	ldi	r20, 0x00	; 0
    3104:	50 e0       	ldi	r21, 0x00	; 0
    3106:	60 e0       	ldi	r22, 0x00	; 0
    3108:	70 e0       	ldi	r23, 0x00	; 0
    310a:	86 e3       	ldi	r24, 0x36	; 54
    310c:	90 e0       	ldi	r25, 0x00	; 0
    310e:	42 db       	rcall	.-2428   	; 0x2794 <dwt_writetodevice>
    3110:	0f 5f       	subi	r16, 0xFF	; 255
    3112:	1f 4f       	sbci	r17, 0xFF	; 255
    3114:	21 e0       	ldi	r18, 0x01	; 1
    3116:	30 e0       	ldi	r19, 0x00	; 0
    3118:	40 e0       	ldi	r20, 0x00	; 0
    311a:	50 e0       	ldi	r21, 0x00	; 0
    311c:	61 e0       	ldi	r22, 0x01	; 1
    311e:	70 e0       	ldi	r23, 0x00	; 0
    3120:	86 e3       	ldi	r24, 0x36	; 54
    3122:	90 e0       	ldi	r25, 0x00	; 0
    3124:	37 db       	rcall	.-2450   	; 0x2794 <dwt_writetodevice>
    3126:	0f 90       	pop	r0
    3128:	0f 90       	pop	r0
    312a:	df 91       	pop	r29
    312c:	cf 91       	pop	r28
    312e:	1f 91       	pop	r17
    3130:	0f 91       	pop	r16
    3132:	ff 90       	pop	r15
    3134:	ef 90       	pop	r14
    3136:	08 95       	ret

00003138 <_dwt_loaducodefromrom>:
    3138:	8e e0       	ldi	r24, 0x0E	; 14
    313a:	90 e0       	ldi	r25, 0x00	; 0
    313c:	8f df       	rcall	.-226    	; 0x305c <_dwt_enableclocks>
    313e:	40 e0       	ldi	r20, 0x00	; 0
    3140:	50 e8       	ldi	r21, 0x80	; 128
    3142:	66 e0       	ldi	r22, 0x06	; 6
    3144:	70 e0       	ldi	r23, 0x00	; 0
    3146:	8d e2       	ldi	r24, 0x2D	; 45
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	2c dc       	rcall	.-1960   	; 0x29a4 <dwt_write16bitoffsetreg>
    314c:	81 e0       	ldi	r24, 0x01	; 1
    314e:	90 e0       	ldi	r25, 0x00	; 0
    3150:	d0 d4       	rcall	.+2464   	; 0x3af2 <deca_sleep>
    3152:	81 e0       	ldi	r24, 0x01	; 1
    3154:	90 e0       	ldi	r25, 0x00	; 0
    3156:	82 cf       	rjmp	.-252    	; 0x305c <_dwt_enableclocks>
    3158:	08 95       	ret

0000315a <_dwt_disablesequencing>:
    315a:	80 e0       	ldi	r24, 0x00	; 0
    315c:	90 e0       	ldi	r25, 0x00	; 0
    315e:	7e df       	rcall	.-260    	; 0x305c <_dwt_enableclocks>
    3160:	40 e0       	ldi	r20, 0x00	; 0
    3162:	50 e0       	ldi	r21, 0x00	; 0
    3164:	64 e0       	ldi	r22, 0x04	; 4
    3166:	70 e0       	ldi	r23, 0x00	; 0
    3168:	86 e3       	ldi	r24, 0x36	; 54
    316a:	90 e0       	ldi	r25, 0x00	; 0
    316c:	1b cc       	rjmp	.-1994   	; 0x29a4 <dwt_write16bitoffsetreg>
    316e:	08 95       	ret

00003170 <dwt_starttx>:
    3170:	cf 93       	push	r28
    3172:	c8 2f       	mov	r28, r24
    3174:	81 ff       	sbrs	r24, 1
    3176:	0e c0       	rjmp	.+28     	; 0x3194 <dwt_starttx+0x24>
    3178:	40 e8       	ldi	r20, 0x80	; 128
    317a:	60 e0       	ldi	r22, 0x00	; 0
    317c:	70 e0       	ldi	r23, 0x00	; 0
    317e:	8d e0       	ldi	r24, 0x0D	; 13
    3180:	90 e0       	ldi	r25, 0x00	; 0
    3182:	fa db       	rcall	.-2060   	; 0x2978 <dwt_write8bitoffsetreg>
    3184:	e0 91 98 20 	lds	r30, 0x2098
    3188:	f0 91 99 20 	lds	r31, 0x2099
    318c:	81 e0       	ldi	r24, 0x01	; 1
    318e:	86 8b       	std	Z+22, r24	; 0x16
    3190:	40 e8       	ldi	r20, 0x80	; 128
    3192:	01 c0       	rjmp	.+2      	; 0x3196 <dwt_starttx+0x26>
    3194:	40 e0       	ldi	r20, 0x00	; 0
    3196:	c0 ff       	sbrs	r28, 0
    3198:	1d c0       	rjmp	.+58     	; 0x31d4 <dwt_starttx+0x64>
    319a:	46 60       	ori	r20, 0x06	; 6
    319c:	60 e0       	ldi	r22, 0x00	; 0
    319e:	70 e0       	ldi	r23, 0x00	; 0
    31a0:	8d e0       	ldi	r24, 0x0D	; 13
    31a2:	90 e0       	ldi	r25, 0x00	; 0
    31a4:	e9 db       	rcall	.-2094   	; 0x2978 <dwt_write8bitoffsetreg>
    31a6:	63 e0       	ldi	r22, 0x03	; 3
    31a8:	70 e0       	ldi	r23, 0x00	; 0
    31aa:	8f e0       	ldi	r24, 0x0F	; 15
    31ac:	90 e0       	ldi	r25, 0x00	; 0
    31ae:	b1 db       	rcall	.-2206   	; 0x2912 <dwt_read16bitoffsetreg>
    31b0:	88 70       	andi	r24, 0x08	; 8
    31b2:	94 70       	andi	r25, 0x04	; 4
    31b4:	89 2b       	or	r24, r25
    31b6:	b9 f0       	breq	.+46     	; 0x31e6 <dwt_starttx+0x76>
    31b8:	40 e4       	ldi	r20, 0x40	; 64
    31ba:	60 e0       	ldi	r22, 0x00	; 0
    31bc:	70 e0       	ldi	r23, 0x00	; 0
    31be:	8d e0       	ldi	r24, 0x0D	; 13
    31c0:	90 e0       	ldi	r25, 0x00	; 0
    31c2:	da db       	rcall	.-2124   	; 0x2978 <dwt_write8bitoffsetreg>
    31c4:	e0 91 98 20 	lds	r30, 0x2098
    31c8:	f0 91 99 20 	lds	r31, 0x2099
    31cc:	16 8a       	std	Z+22, r1	; 0x16
    31ce:	8f ef       	ldi	r24, 0xFF	; 255
    31d0:	9f ef       	ldi	r25, 0xFF	; 255
    31d2:	0b c0       	rjmp	.+22     	; 0x31ea <dwt_starttx+0x7a>
    31d4:	42 60       	ori	r20, 0x02	; 2
    31d6:	60 e0       	ldi	r22, 0x00	; 0
    31d8:	70 e0       	ldi	r23, 0x00	; 0
    31da:	8d e0       	ldi	r24, 0x0D	; 13
    31dc:	90 e0       	ldi	r25, 0x00	; 0
    31de:	cc db       	rcall	.-2152   	; 0x2978 <dwt_write8bitoffsetreg>
    31e0:	80 e0       	ldi	r24, 0x00	; 0
    31e2:	90 e0       	ldi	r25, 0x00	; 0
    31e4:	02 c0       	rjmp	.+4      	; 0x31ea <dwt_starttx+0x7a>
    31e6:	80 e0       	ldi	r24, 0x00	; 0
    31e8:	90 e0       	ldi	r25, 0x00	; 0
    31ea:	cf 91       	pop	r28
    31ec:	08 95       	ret

000031ee <dwt_syncrxbufptrs>:
    31ee:	63 e0       	ldi	r22, 0x03	; 3
    31f0:	70 e0       	ldi	r23, 0x00	; 0
    31f2:	8f e0       	ldi	r24, 0x0F	; 15
    31f4:	90 e0       	ldi	r25, 0x00	; 0
    31f6:	aa db       	rcall	.-2220   	; 0x294c <dwt_read8bitoffsetreg>
    31f8:	48 2f       	mov	r20, r24
    31fa:	40 78       	andi	r20, 0x80	; 128
    31fc:	50 e0       	ldi	r21, 0x00	; 0
    31fe:	60 e0       	ldi	r22, 0x00	; 0
    3200:	70 e0       	ldi	r23, 0x00	; 0
    3202:	80 74       	andi	r24, 0x40	; 64
    3204:	90 e0       	ldi	r25, 0x00	; 0
    3206:	a0 e0       	ldi	r26, 0x00	; 0
    3208:	b0 e0       	ldi	r27, 0x00	; 0
    320a:	88 0f       	add	r24, r24
    320c:	99 1f       	adc	r25, r25
    320e:	aa 1f       	adc	r26, r26
    3210:	bb 1f       	adc	r27, r27
    3212:	48 17       	cp	r20, r24
    3214:	59 07       	cpc	r21, r25
    3216:	6a 07       	cpc	r22, r26
    3218:	7b 07       	cpc	r23, r27
    321a:	31 f0       	breq	.+12     	; 0x3228 <dwt_syncrxbufptrs+0x3a>
    321c:	41 e0       	ldi	r20, 0x01	; 1
    321e:	63 e0       	ldi	r22, 0x03	; 3
    3220:	70 e0       	ldi	r23, 0x00	; 0
    3222:	8d e0       	ldi	r24, 0x0D	; 13
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	a8 cb       	rjmp	.-2224   	; 0x2978 <dwt_write8bitoffsetreg>
    3228:	08 95       	ret

0000322a <dwt_forcetrxoff>:
    322a:	cf 92       	push	r12
    322c:	df 92       	push	r13
    322e:	ef 92       	push	r14
    3230:	ff 92       	push	r15
    3232:	cf 93       	push	r28
    3234:	df 93       	push	r29
    3236:	60 e0       	ldi	r22, 0x00	; 0
    3238:	70 e0       	ldi	r23, 0x00	; 0
    323a:	8e e0       	ldi	r24, 0x0E	; 14
    323c:	90 e0       	ldi	r25, 0x00	; 0
    323e:	33 db       	rcall	.-2458   	; 0x28a6 <dwt_read32bitoffsetreg>
    3240:	6b 01       	movw	r12, r22
    3242:	7c 01       	movw	r14, r24
    3244:	44 d2       	rcall	.+1160   	; 0x36ce <decamutexon>
    3246:	ec 01       	movw	r28, r24
    3248:	20 e0       	ldi	r18, 0x00	; 0
    324a:	30 e0       	ldi	r19, 0x00	; 0
    324c:	a9 01       	movw	r20, r18
    324e:	60 e0       	ldi	r22, 0x00	; 0
    3250:	70 e0       	ldi	r23, 0x00	; 0
    3252:	8e e0       	ldi	r24, 0x0E	; 14
    3254:	90 e0       	ldi	r25, 0x00	; 0
    3256:	cc db       	rcall	.-2152   	; 0x29f0 <dwt_write32bitoffsetreg>
    3258:	40 e4       	ldi	r20, 0x40	; 64
    325a:	60 e0       	ldi	r22, 0x00	; 0
    325c:	70 e0       	ldi	r23, 0x00	; 0
    325e:	8d e0       	ldi	r24, 0x0D	; 13
    3260:	90 e0       	ldi	r25, 0x00	; 0
    3262:	8a db       	rcall	.-2284   	; 0x2978 <dwt_write8bitoffsetreg>
    3264:	28 ef       	ldi	r18, 0xF8	; 248
    3266:	3f ef       	ldi	r19, 0xFF	; 255
    3268:	47 e2       	ldi	r20, 0x27	; 39
    326a:	54 e2       	ldi	r21, 0x24	; 36
    326c:	60 e0       	ldi	r22, 0x00	; 0
    326e:	70 e0       	ldi	r23, 0x00	; 0
    3270:	8f e0       	ldi	r24, 0x0F	; 15
    3272:	90 e0       	ldi	r25, 0x00	; 0
    3274:	bd db       	rcall	.-2182   	; 0x29f0 <dwt_write32bitoffsetreg>
    3276:	bb df       	rcall	.-138    	; 0x31ee <dwt_syncrxbufptrs>
    3278:	a7 01       	movw	r20, r14
    327a:	96 01       	movw	r18, r12
    327c:	60 e0       	ldi	r22, 0x00	; 0
    327e:	70 e0       	ldi	r23, 0x00	; 0
    3280:	8e e0       	ldi	r24, 0x0E	; 14
    3282:	90 e0       	ldi	r25, 0x00	; 0
    3284:	b5 db       	rcall	.-2198   	; 0x29f0 <dwt_write32bitoffsetreg>
    3286:	ce 01       	movw	r24, r28
    3288:	26 d2       	rcall	.+1100   	; 0x36d6 <decamutexoff>
    328a:	e0 91 98 20 	lds	r30, 0x2098
    328e:	f0 91 99 20 	lds	r31, 0x2099
    3292:	16 8a       	std	Z+22, r1	; 0x16
    3294:	df 91       	pop	r29
    3296:	cf 91       	pop	r28
    3298:	ff 90       	pop	r15
    329a:	ef 90       	pop	r14
    329c:	df 90       	pop	r13
    329e:	cf 90       	pop	r12
    32a0:	08 95       	ret

000032a2 <dwt_setinterrupt>:
    32a2:	cf 92       	push	r12
    32a4:	df 92       	push	r13
    32a6:	ef 92       	push	r14
    32a8:	ff 92       	push	r15
    32aa:	1f 93       	push	r17
    32ac:	cf 93       	push	r28
    32ae:	df 93       	push	r29
    32b0:	6b 01       	movw	r12, r22
    32b2:	7c 01       	movw	r14, r24
    32b4:	14 2f       	mov	r17, r20
    32b6:	0b d2       	rcall	.+1046   	; 0x36ce <decamutexon>
    32b8:	ec 01       	movw	r28, r24
    32ba:	60 e0       	ldi	r22, 0x00	; 0
    32bc:	70 e0       	ldi	r23, 0x00	; 0
    32be:	8e e0       	ldi	r24, 0x0E	; 14
    32c0:	90 e0       	ldi	r25, 0x00	; 0
    32c2:	f1 da       	rcall	.-2590   	; 0x28a6 <dwt_read32bitoffsetreg>
    32c4:	11 23       	and	r17, r17
    32c6:	39 f0       	breq	.+14     	; 0x32d6 <dwt_setinterrupt+0x34>
    32c8:	9b 01       	movw	r18, r22
    32ca:	ac 01       	movw	r20, r24
    32cc:	2c 29       	or	r18, r12
    32ce:	3d 29       	or	r19, r13
    32d0:	4e 29       	or	r20, r14
    32d2:	5f 29       	or	r21, r15
    32d4:	0a c0       	rjmp	.+20     	; 0x32ea <dwt_setinterrupt+0x48>
    32d6:	c0 94       	com	r12
    32d8:	d0 94       	com	r13
    32da:	e0 94       	com	r14
    32dc:	f0 94       	com	r15
    32de:	9b 01       	movw	r18, r22
    32e0:	ac 01       	movw	r20, r24
    32e2:	2c 21       	and	r18, r12
    32e4:	3d 21       	and	r19, r13
    32e6:	4e 21       	and	r20, r14
    32e8:	5f 21       	and	r21, r15
    32ea:	60 e0       	ldi	r22, 0x00	; 0
    32ec:	70 e0       	ldi	r23, 0x00	; 0
    32ee:	8e e0       	ldi	r24, 0x0E	; 14
    32f0:	90 e0       	ldi	r25, 0x00	; 0
    32f2:	7e db       	rcall	.-2308   	; 0x29f0 <dwt_write32bitoffsetreg>
    32f4:	ce 01       	movw	r24, r28
    32f6:	ef d1       	rcall	.+990    	; 0x36d6 <decamutexoff>
    32f8:	df 91       	pop	r29
    32fa:	cf 91       	pop	r28
    32fc:	1f 91       	pop	r17
    32fe:	ff 90       	pop	r15
    3300:	ef 90       	pop	r14
    3302:	df 90       	pop	r13
    3304:	cf 90       	pop	r12
    3306:	08 95       	ret

00003308 <dwt_rxreset>:
 * no return value
 */
void dwt_rxreset(void)
{
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
    3308:	40 ee       	ldi	r20, 0xE0	; 224
    330a:	63 e0       	ldi	r22, 0x03	; 3
    330c:	70 e0       	ldi	r23, 0x00	; 0
    330e:	86 e3       	ldi	r24, 0x36	; 54
    3310:	90 e0       	ldi	r25, 0x00	; 0
    3312:	32 db       	rcall	.-2460   	; 0x2978 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
    3314:	40 ef       	ldi	r20, 0xF0	; 240
    3316:	63 e0       	ldi	r22, 0x03	; 3
    3318:	70 e0       	ldi	r23, 0x00	; 0
    331a:	86 e3       	ldi	r24, 0x36	; 54
    331c:	90 e0       	ldi	r25, 0x00	; 0
    331e:	2c cb       	rjmp	.-2472   	; 0x2978 <dwt_write8bitoffsetreg>
    3320:	08 95       	ret

00003322 <dwt_isr>:
 * output parameters
 *
 * no return value
 */
void dwt_isr(void)
{
    3322:	cf 92       	push	r12
    3324:	df 92       	push	r13
    3326:	ef 92       	push	r14
    3328:	ff 92       	push	r15
    332a:	0f 93       	push	r16
    332c:	1f 93       	push	r17
    332e:	cf 93       	push	r28
    3330:	df 93       	push	r29
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
    3332:	c0 91 98 20 	lds	r28, 0x2098
    3336:	d0 91 99 20 	lds	r29, 0x2099
    333a:	60 e0       	ldi	r22, 0x00	; 0
    333c:	70 e0       	ldi	r23, 0x00	; 0
    333e:	8f e0       	ldi	r24, 0x0F	; 15
    3340:	90 e0       	ldi	r25, 0x00	; 0
    3342:	b1 da       	rcall	.-2718   	; 0x28a6 <dwt_read32bitoffsetreg>
    3344:	6b 01       	movw	r12, r22
    3346:	7c 01       	movw	r14, r24
    3348:	6f 8b       	std	Y+23, r22	; 0x17
    334a:	78 8f       	std	Y+24, r23	; 0x18
    334c:	89 8f       	std	Y+25, r24	; 0x19
    334e:	9a 8f       	std	Y+26, r25	; 0x1a

    // Handle RX good frame event
    if(status & SYS_STATUS_RXFCG)
    3350:	76 ff       	sbrs	r23, 6
    3352:	6d c0       	rjmp	.+218    	; 0x342e <dwt_isr+0x10c>
    {
        uint16 finfo16;
        uint16 len;

        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_GOOD); // Clear all receive status bits
    3354:	20 e0       	ldi	r18, 0x00	; 0
    3356:	3f e6       	ldi	r19, 0x6F	; 111
    3358:	40 e0       	ldi	r20, 0x00	; 0
    335a:	50 e0       	ldi	r21, 0x00	; 0
    335c:	60 e0       	ldi	r22, 0x00	; 0
    335e:	70 e0       	ldi	r23, 0x00	; 0
    3360:	8f e0       	ldi	r24, 0x0F	; 15
    3362:	90 e0       	ldi	r25, 0x00	; 0
    3364:	45 db       	rcall	.-2422   	; 0x29f0 <dwt_write32bitoffsetreg>

        pdw1000local->cbData.rx_flags = 0;
    3366:	e0 91 98 20 	lds	r30, 0x2098
    336a:	f0 91 99 20 	lds	r31, 0x2099
    336e:	17 8e       	std	Z+31, r1	; 0x1f

        // Read frame info - Only the first two bytes of the register are used here.
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);
    3370:	60 e0       	ldi	r22, 0x00	; 0
    3372:	70 e0       	ldi	r23, 0x00	; 0
    3374:	80 e1       	ldi	r24, 0x10	; 16
    3376:	90 e0       	ldi	r25, 0x00	; 0
    3378:	cc da       	rcall	.-2664   	; 0x2912 <dwt_read16bitoffsetreg>

        // Report frame length - Standard frame length up to 127, extended frame length up to 1023 bytes
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
        if(pdw1000local->longFrames == 0)
    337a:	e0 91 98 20 	lds	r30, 0x2098
    337e:	f0 91 99 20 	lds	r31, 0x2099
    3382:	20 85       	ldd	r18, Z+8	; 0x08
    3384:	22 23       	and	r18, r18
    3386:	19 f0       	breq	.+6      	; 0x338e <dwt_isr+0x6c>

        // Read frame info - Only the first two bytes of the register are used here.
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);

        // Report frame length - Standard frame length up to 127, extended frame length up to 1023 bytes
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
    3388:	9c 01       	movw	r18, r24
    338a:	33 70       	andi	r19, 0x03	; 3
    338c:	03 c0       	rjmp	.+6      	; 0x3394 <dwt_isr+0x72>
        if(pdw1000local->longFrames == 0)
        {
            len &= RX_FINFO_RXFLEN_MASK;
    338e:	9c 01       	movw	r18, r24
    3390:	2f 77       	andi	r18, 0x7F	; 127
    3392:	33 27       	eor	r19, r19
        }
        pdw1000local->cbData.datalength = len;
    3394:	23 8f       	std	Z+27, r18	; 0x1b
    3396:	34 8f       	std	Z+28, r19	; 0x1c

        // Report ranging bit
        if(finfo16 & RX_FINFO_RNG)
    3398:	99 23       	and	r25, r25
    339a:	1c f4       	brge	.+6      	; 0x33a2 <dwt_isr+0x80>
        {
            pdw1000local->cbData.rx_flags |= DWT_CB_DATA_RX_FLAG_RNG;
    339c:	87 8d       	ldd	r24, Z+31	; 0x1f
    339e:	81 60       	ori	r24, 0x01	; 1
    33a0:	87 8f       	std	Z+31, r24	; 0x1f
        }

        // Report frame control - First bytes of the received frame.
        dwt_readfromdevice(RX_BUFFER_ID, 0, FCTRL_LEN_MAX, pdw1000local->cbData.fctrl);
    33a2:	8f 01       	movw	r16, r30
    33a4:	03 5e       	subi	r16, 0xE3	; 227
    33a6:	1f 4f       	sbci	r17, 0xFF	; 255
    33a8:	22 e0       	ldi	r18, 0x02	; 2
    33aa:	30 e0       	ldi	r19, 0x00	; 0
    33ac:	40 e0       	ldi	r20, 0x00	; 0
    33ae:	50 e0       	ldi	r21, 0x00	; 0
    33b0:	60 e0       	ldi	r22, 0x00	; 0
    33b2:	70 e0       	ldi	r23, 0x00	; 0
    33b4:	81 e1       	ldi	r24, 0x11	; 17
    33b6:	90 e0       	ldi	r25, 0x00	; 0
    33b8:	39 da       	rcall	.-2958   	; 0x282c <dwt_readfromdevice>

        // Because of a previous frame not being received properly, AAT bit can be set upon the proper reception of a frame not requesting for
        // acknowledgement (ACK frame is not actually sent though). If the AAT bit is set, check ACK request bit in frame control to confirm (this
        // implementation works only for IEEE802.15.4-2011 compliant frames).
        // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
        if((status & SYS_STATUS_AAT) && ((pdw1000local->cbData.fctrl[0] & FCTRL_ACK_REQ_MASK) == 0))
    33ba:	c3 fe       	sbrs	r12, 3
    33bc:	1e c0       	rjmp	.+60     	; 0x33fa <dwt_isr+0xd8>
    33be:	e0 91 98 20 	lds	r30, 0x2098
    33c2:	f0 91 99 20 	lds	r31, 0x2099
    33c6:	85 8d       	ldd	r24, Z+29	; 0x1d
    33c8:	85 fd       	sbrc	r24, 5
    33ca:	17 c0       	rjmp	.+46     	; 0x33fa <dwt_isr+0xd8>
        {
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_AAT); // Clear AAT status bit in register
    33cc:	28 e0       	ldi	r18, 0x08	; 8
    33ce:	30 e0       	ldi	r19, 0x00	; 0
    33d0:	40 e0       	ldi	r20, 0x00	; 0
    33d2:	50 e0       	ldi	r21, 0x00	; 0
    33d4:	60 e0       	ldi	r22, 0x00	; 0
    33d6:	70 e0       	ldi	r23, 0x00	; 0
    33d8:	8f e0       	ldi	r24, 0x0F	; 15
    33da:	90 e0       	ldi	r25, 0x00	; 0
    33dc:	09 db       	rcall	.-2542   	; 0x29f0 <dwt_write32bitoffsetreg>
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
    33de:	e0 91 98 20 	lds	r30, 0x2098
    33e2:	f0 91 99 20 	lds	r31, 0x2099
    33e6:	87 89       	ldd	r24, Z+23	; 0x17
    33e8:	90 8d       	ldd	r25, Z+24	; 0x18
    33ea:	a1 8d       	ldd	r26, Z+25	; 0x19
    33ec:	b2 8d       	ldd	r27, Z+26	; 0x1a
    33ee:	87 7f       	andi	r24, 0xF7	; 247
    33f0:	87 8b       	std	Z+23, r24	; 0x17
    33f2:	90 8f       	std	Z+24, r25	; 0x18
    33f4:	a1 8f       	std	Z+25, r26	; 0x19
    33f6:	b2 8f       	std	Z+26, r27	; 0x1a
            pdw1000local->wait4resp = 0;
    33f8:	16 8a       	std	Z+22, r1	; 0x16
        }

        // Call the corresponding callback if present
        if(pdw1000local->cbRxOk != NULL)
    33fa:	a0 91 98 20 	lds	r26, 0x2098
    33fe:	b0 91 99 20 	lds	r27, 0x2099
    3402:	92 96       	adiw	r26, 0x22	; 34
    3404:	ed 91       	ld	r30, X+
    3406:	fc 91       	ld	r31, X
    3408:	93 97       	sbiw	r26, 0x23	; 35
    340a:	30 97       	sbiw	r30, 0x00	; 0
    340c:	19 f0       	breq	.+6      	; 0x3414 <dwt_isr+0xf2>
        {
            pdw1000local->cbRxOk(&pdw1000local->cbData);
    340e:	cd 01       	movw	r24, r26
    3410:	47 96       	adiw	r24, 0x17	; 23
    3412:	09 95       	icall
        }

        if (pdw1000local->dblbuffon)
    3414:	e0 91 98 20 	lds	r30, 0x2098
    3418:	f0 91 99 20 	lds	r31, 0x2099
    341c:	87 85       	ldd	r24, Z+15	; 0x0f
    341e:	88 23       	and	r24, r24
    3420:	31 f0       	breq	.+12     	; 0x342e <dwt_isr+0x10c>
        {
            // Toggle the Host side Receive Buffer Pointer
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET, 1);
    3422:	41 e0       	ldi	r20, 0x01	; 1
    3424:	63 e0       	ldi	r22, 0x03	; 3
    3426:	70 e0       	ldi	r23, 0x00	; 0
    3428:	8d e0       	ldi	r24, 0x0D	; 13
    342a:	90 e0       	ldi	r25, 0x00	; 0
    342c:	a5 da       	rcall	.-2742   	; 0x2978 <dwt_write8bitoffsetreg>
        }
    }

    // Handle TX confirmation event
    if(status & SYS_STATUS_TXFRS)
    342e:	c7 fe       	sbrs	r12, 7
    3430:	21 c0       	rjmp	.+66     	; 0x3474 <dwt_isr+0x152>
    {
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_TX); // Clear TX event bits
    3432:	28 ef       	ldi	r18, 0xF8	; 248
    3434:	30 e0       	ldi	r19, 0x00	; 0
    3436:	40 e0       	ldi	r20, 0x00	; 0
    3438:	50 e0       	ldi	r21, 0x00	; 0
    343a:	60 e0       	ldi	r22, 0x00	; 0
    343c:	70 e0       	ldi	r23, 0x00	; 0
    343e:	8f e0       	ldi	r24, 0x0F	; 15
    3440:	90 e0       	ldi	r25, 0x00	; 0
    3442:	d6 da       	rcall	.-2644   	; 0x29f0 <dwt_write32bitoffsetreg>
        // In the case where this TXFRS interrupt is due to the automatic transmission of an ACK solicited by a response (with ACK request bit set)
        // that we receive through using wait4resp to a previous TX (and assuming that the IRQ processing of that TX has already been handled), then
        // we need to handle the IC issue which turns on the RX again in this situation (i.e. because it is wrongly applying the wait4resp after the
        // ACK TX).
        // See section "Transmit and automatically wait for response" in DW1000 User Manual
        if((status & SYS_STATUS_AAT) && pdw1000local->wait4resp)
    3444:	c3 fe       	sbrs	r12, 3
    3446:	09 c0       	rjmp	.+18     	; 0x345a <dwt_isr+0x138>
    3448:	e0 91 98 20 	lds	r30, 0x2098
    344c:	f0 91 99 20 	lds	r31, 0x2099
    3450:	86 89       	ldd	r24, Z+22	; 0x16
    3452:	88 23       	and	r24, r24
    3454:	11 f0       	breq	.+4      	; 0x345a <dwt_isr+0x138>
        {
            dwt_forcetrxoff(); // Turn the RX off
    3456:	e9 de       	rcall	.-558    	; 0x322a <dwt_forcetrxoff>
            dwt_rxreset(); // Reset in case we were late and a frame was already being received
    3458:	57 df       	rcall	.-338    	; 0x3308 <dwt_rxreset>
        }

        // Call the corresponding callback if present
        if(pdw1000local->cbTxDone != NULL)
    345a:	a0 91 98 20 	lds	r26, 0x2098
    345e:	b0 91 99 20 	lds	r27, 0x2099
    3462:	90 96       	adiw	r26, 0x20	; 32
    3464:	ed 91       	ld	r30, X+
    3466:	fc 91       	ld	r31, X
    3468:	91 97       	sbiw	r26, 0x21	; 33
    346a:	30 97       	sbiw	r30, 0x00	; 0
    346c:	19 f0       	breq	.+6      	; 0x3474 <dwt_isr+0x152>
        {
            pdw1000local->cbTxDone(&pdw1000local->cbData);
    346e:	cd 01       	movw	r24, r26
    3470:	47 96       	adiw	r24, 0x17	; 23
    3472:	09 95       	icall
        }
    }

    // Handle frame reception/preamble detect timeout events
    if(status & SYS_STATUS_ALL_RX_TO)
    3474:	d7 01       	movw	r26, r14
    3476:	c6 01       	movw	r24, r12
    3478:	88 27       	eor	r24, r24
    347a:	99 27       	eor	r25, r25
    347c:	a2 72       	andi	r26, 0x22	; 34
    347e:	bb 27       	eor	r27, r27
    3480:	89 2b       	or	r24, r25
    3482:	8a 2b       	or	r24, r26
    3484:	8b 2b       	or	r24, r27
    3486:	e9 f0       	breq	.+58     	; 0x34c2 <dwt_isr+0x1a0>
    {
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXRFTO); // Clear RX timeout event bits
    3488:	20 e0       	ldi	r18, 0x00	; 0
    348a:	30 e0       	ldi	r19, 0x00	; 0
    348c:	42 e0       	ldi	r20, 0x02	; 2
    348e:	50 e0       	ldi	r21, 0x00	; 0
    3490:	60 e0       	ldi	r22, 0x00	; 0
    3492:	70 e0       	ldi	r23, 0x00	; 0
    3494:	8f e0       	ldi	r24, 0x0F	; 15
    3496:	90 e0       	ldi	r25, 0x00	; 0
    3498:	ab da       	rcall	.-2730   	; 0x29f0 <dwt_write32bitoffsetreg>

        pdw1000local->wait4resp = 0;
    349a:	e0 91 98 20 	lds	r30, 0x2098
    349e:	f0 91 99 20 	lds	r31, 0x2099
    34a2:	16 8a       	std	Z+22, r1	; 0x16

        // Because of an issue with receiver restart after error conditions, an RX reset must be applied after any error or timeout event to ensure
        // the next good frame's timestamp is computed correctly.
        // See section "RX Message timestamp" in DW1000 User Manual.
        dwt_forcetrxoff();
    34a4:	c2 de       	rcall	.-636    	; 0x322a <dwt_forcetrxoff>
        dwt_rxreset();
    34a6:	30 df       	rcall	.-416    	; 0x3308 <dwt_rxreset>

        // Call the corresponding callback if present
        if(pdw1000local->cbRxTo != NULL)
    34a8:	a0 91 98 20 	lds	r26, 0x2098
    34ac:	b0 91 99 20 	lds	r27, 0x2099
    34b0:	94 96       	adiw	r26, 0x24	; 36
    34b2:	ed 91       	ld	r30, X+
    34b4:	fc 91       	ld	r31, X
    34b6:	95 97       	sbiw	r26, 0x25	; 37
    34b8:	30 97       	sbiw	r30, 0x00	; 0
    34ba:	19 f0       	breq	.+6      	; 0x34c2 <dwt_isr+0x1a0>
        {
            pdw1000local->cbRxTo(&pdw1000local->cbData);
    34bc:	cd 01       	movw	r24, r26
    34be:	47 96       	adiw	r24, 0x17	; 23
    34c0:	09 95       	icall
        }
    }

    // Handle RX errors events
    if(status & SYS_STATUS_ALL_RX_ERR)
    34c2:	cc 24       	eor	r12, r12
    34c4:	80 e9       	ldi	r24, 0x90	; 144
    34c6:	d8 22       	and	r13, r24
    34c8:	85 e0       	ldi	r24, 0x05	; 5
    34ca:	e8 22       	and	r14, r24
    34cc:	84 e2       	ldi	r24, 0x24	; 36
    34ce:	f8 22       	and	r15, r24
    34d0:	cd 28       	or	r12, r13
    34d2:	ce 28       	or	r12, r14
    34d4:	cf 28       	or	r12, r15
    34d6:	e9 f0       	breq	.+58     	; 0x3512 <dwt_isr+0x1f0>
    {
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR); // Clear RX error event bits
    34d8:	20 e0       	ldi	r18, 0x00	; 0
    34da:	30 e9       	ldi	r19, 0x90	; 144
    34dc:	45 e0       	ldi	r20, 0x05	; 5
    34de:	54 e2       	ldi	r21, 0x24	; 36
    34e0:	60 e0       	ldi	r22, 0x00	; 0
    34e2:	70 e0       	ldi	r23, 0x00	; 0
    34e4:	8f e0       	ldi	r24, 0x0F	; 15
    34e6:	90 e0       	ldi	r25, 0x00	; 0
    34e8:	83 da       	rcall	.-2810   	; 0x29f0 <dwt_write32bitoffsetreg>

        pdw1000local->wait4resp = 0;
    34ea:	e0 91 98 20 	lds	r30, 0x2098
    34ee:	f0 91 99 20 	lds	r31, 0x2099
    34f2:	16 8a       	std	Z+22, r1	; 0x16

        // Because of an issue with receiver restart after error conditions, an RX reset must be applied after any error or timeout event to ensure
        // the next good frame's timestamp is computed correctly.
        // See section "RX Message timestamp" in DW1000 User Manual.
        dwt_forcetrxoff();
    34f4:	9a de       	rcall	.-716    	; 0x322a <dwt_forcetrxoff>
        dwt_rxreset();
    34f6:	08 df       	rcall	.-496    	; 0x3308 <dwt_rxreset>

        // Call the corresponding callback if present
        if(pdw1000local->cbRxErr != NULL)
    34f8:	a0 91 98 20 	lds	r26, 0x2098
    34fc:	b0 91 99 20 	lds	r27, 0x2099
    3500:	96 96       	adiw	r26, 0x26	; 38
    3502:	ed 91       	ld	r30, X+
    3504:	fc 91       	ld	r31, X
    3506:	97 97       	sbiw	r26, 0x27	; 39
    3508:	30 97       	sbiw	r30, 0x00	; 0
    350a:	19 f0       	breq	.+6      	; 0x3512 <dwt_isr+0x1f0>
        {
            pdw1000local->cbRxErr(&pdw1000local->cbData);
    350c:	cd 01       	movw	r24, r26
    350e:	47 96       	adiw	r24, 0x17	; 23
    3510:	09 95       	icall
        }
    }
}
    3512:	df 91       	pop	r29
    3514:	cf 91       	pop	r28
    3516:	1f 91       	pop	r17
    3518:	0f 91       	pop	r16
    351a:	ff 90       	pop	r15
    351c:	ef 90       	pop	r14
    351e:	df 90       	pop	r13
    3520:	cf 90       	pop	r12
    3522:	08 95       	ret

00003524 <dwt_softreset>:
 *
 * no return value
 */
void dwt_softreset(void)
{
    _dwt_disablesequencing();
    3524:	1a de       	rcall	.-972    	; 0x315a <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
    3526:	40 e0       	ldi	r20, 0x00	; 0
    3528:	50 e0       	ldi	r21, 0x00	; 0
    352a:	60 e0       	ldi	r22, 0x00	; 0
    352c:	70 e0       	ldi	r23, 0x00	; 0
    352e:	8c e2       	ldi	r24, 0x2C	; 44
    3530:	90 e0       	ldi	r25, 0x00	; 0
    3532:	38 da       	rcall	.-2960   	; 0x29a4 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
    3534:	40 e0       	ldi	r20, 0x00	; 0
    3536:	66 e0       	ldi	r22, 0x06	; 6
    3538:	70 e0       	ldi	r23, 0x00	; 0
    353a:	8c e2       	ldi	r24, 0x2C	; 44
    353c:	90 e0       	ldi	r25, 0x00	; 0
    353e:	1c da       	rcall	.-3016   	; 0x2978 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
    3540:	d0 da       	rcall	.-2656   	; 0x2ae2 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
    3542:	40 e0       	ldi	r20, 0x00	; 0
    3544:	63 e0       	ldi	r22, 0x03	; 3
    3546:	70 e0       	ldi	r23, 0x00	; 0
    3548:	86 e3       	ldi	r24, 0x36	; 54
    354a:	90 e0       	ldi	r25, 0x00	; 0
    354c:	15 da       	rcall	.-3030   	; 0x2978 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
    354e:	81 e0       	ldi	r24, 0x01	; 1
    3550:	90 e0       	ldi	r25, 0x00	; 0
    3552:	cf d2       	rcall	.+1438   	; 0x3af2 <deca_sleep>

    // Clear reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
    3554:	40 ef       	ldi	r20, 0xF0	; 240
    3556:	63 e0       	ldi	r22, 0x03	; 3
    3558:	70 e0       	ldi	r23, 0x00	; 0
    355a:	86 e3       	ldi	r24, 0x36	; 54
    355c:	90 e0       	ldi	r25, 0x00	; 0
    355e:	0c da       	rcall	.-3048   	; 0x2978 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
    3560:	e0 91 98 20 	lds	r30, 0x2098
    3564:	f0 91 99 20 	lds	r31, 0x2099
    3568:	16 8a       	std	Z+22, r1	; 0x16
    356a:	08 95       	ret

0000356c <dwt_setxtaltrim>:
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
    356c:	8f 71       	andi	r24, 0x1F	; 31
    356e:	48 2f       	mov	r20, r24
    3570:	40 66       	ori	r20, 0x60	; 96
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
    3572:	6e e0       	ldi	r22, 0x0E	; 14
    3574:	70 e0       	ldi	r23, 0x00	; 0
    3576:	8b e2       	ldi	r24, 0x2B	; 43
    3578:	90 e0       	ldi	r25, 0x00	; 0
    357a:	fe c9       	rjmp	.-3076   	; 0x2978 <dwt_write8bitoffsetreg>
    357c:	08 95       	ret

0000357e <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(uint16 config)
{
    357e:	0f 93       	push	r16
    3580:	1f 93       	push	r17
    3582:	cf 93       	push	r28
    3584:	df 93       	push	r29
    3586:	c8 2f       	mov	r28, r24
    uint16 otp_addr = 0;
    uint32 ldo_tune = 0;

    pdw1000local->dblbuffon = 0; // Double buffer mode off by default
    3588:	e0 91 98 20 	lds	r30, 0x2098
    358c:	f0 91 99 20 	lds	r31, 0x2099
    3590:	17 86       	std	Z+15, r1	; 0x0f
    pdw1000local->wait4resp = 0;
    3592:	16 8a       	std	Z+22, r1	; 0x16
    pdw1000local->sleep_mode = 0;
    3594:	14 8a       	std	Z+20, r1	; 0x14
    3596:	15 8a       	std	Z+21, r1	; 0x15

    pdw1000local->cbTxDone = NULL;
    3598:	10 a2       	std	Z+32, r1	; 0x20
    359a:	11 a2       	std	Z+33, r1	; 0x21
    pdw1000local->cbRxOk = NULL;
    359c:	12 a2       	std	Z+34, r1	; 0x22
    359e:	13 a2       	std	Z+35, r1	; 0x23
    pdw1000local->cbRxTo = NULL;
    35a0:	14 a2       	std	Z+36, r1	; 0x24
    35a2:	15 a2       	std	Z+37, r1	; 0x25
    pdw1000local->cbRxErr = NULL;
    35a4:	16 a2       	std	Z+38, r1	; 0x26
    35a6:	17 a2       	std	Z+39, r1	; 0x27

    // Read and validate device ID return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
    35a8:	ae d9       	rcall	.-3236   	; 0x2906 <dwt_readdevid>
    35aa:	60 33       	cpi	r22, 0x30	; 48
    35ac:	71 40       	sbci	r23, 0x01	; 1
    35ae:	8a 4c       	sbci	r24, 0xCA	; 202
    35b0:	9e 4d       	sbci	r25, 0xDE	; 222
    35b2:	09 f0       	breq	.+2      	; 0x35b6 <dwt_initialise+0x38>
    35b4:	85 c0       	rjmp	.+266    	; 0x36c0 <dwt_initialise+0x142>
    {
        return DWT_ERROR ;
    }

    // Make sure the device is completely reset before starting initialisation
    dwt_softreset();
    35b6:	b6 df       	rcall	.-148    	; 0x3524 <dwt_softreset>

    _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
    35b8:	80 e0       	ldi	r24, 0x00	; 0
    35ba:	90 e0       	ldi	r25, 0x00	; 0
    35bc:	4f dd       	rcall	.-1378   	; 0x305c <_dwt_enableclocks>

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
    35be:	44 e0       	ldi	r20, 0x04	; 4
    35c0:	60 e0       	ldi	r22, 0x00	; 0
    35c2:	70 e0       	ldi	r23, 0x00	; 0
    35c4:	84 e2       	ldi	r24, 0x24	; 36
    35c6:	90 e0       	ldi	r25, 0x00	; 0
    35c8:	d7 d9       	rcall	.-3154   	; 0x2978 <dwt_write8bitoffsetreg>

    // Read OTP revision number
    otp_addr = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
    35ca:	6e e1       	ldi	r22, 0x1E	; 30
    35cc:	70 e0       	ldi	r23, 0x00	; 0
    35ce:	80 e0       	ldi	r24, 0x00	; 0
    35d0:	90 e0       	ldi	r25, 0x00	; 0
    35d2:	6f da       	rcall	.-2850   	; 0x2ab2 <_dwt_otpread>
    35d4:	d6 2f       	mov	r29, r22
    pdw1000local->otprev = (otp_addr >> 8) & 0xff;            // OTP revision is next byte
    35d6:	e0 91 98 20 	lds	r30, 0x2098
    35da:	f0 91 99 20 	lds	r31, 0x2099
    35de:	71 87       	std	Z+9, r23	; 0x09

    // Load LDO tune from OTP and kick it if there is a value actually programmed.
    ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
    35e0:	64 e0       	ldi	r22, 0x04	; 4
    35e2:	70 e0       	ldi	r23, 0x00	; 0
    35e4:	80 e0       	ldi	r24, 0x00	; 0
    35e6:	90 e0       	ldi	r25, 0x00	; 0
    35e8:	64 da       	rcall	.-2872   	; 0x2ab2 <_dwt_otpread>
    if((ldo_tune & 0xFF) != 0)
    35ea:	66 23       	and	r22, r22
    35ec:	79 f0       	breq	.+30     	; 0x360c <dwt_initialise+0x8e>
    {
        // Kick LDO tune
        dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDE kick bit
    35ee:	42 e0       	ldi	r20, 0x02	; 2
    35f0:	62 e1       	ldi	r22, 0x12	; 18
    35f2:	70 e0       	ldi	r23, 0x00	; 0
    35f4:	8d e2       	ldi	r24, 0x2D	; 45
    35f6:	90 e0       	ldi	r25, 0x00	; 0
    35f8:	bf d9       	rcall	.-3202   	; 0x2978 <dwt_write8bitoffsetreg>
        pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
    35fa:	e0 91 98 20 	lds	r30, 0x2098
    35fe:	f0 91 99 20 	lds	r31, 0x2099
    3602:	84 89       	ldd	r24, Z+20	; 0x14
    3604:	95 89       	ldd	r25, Z+21	; 0x15
    3606:	90 61       	ori	r25, 0x10	; 16
    3608:	84 8b       	std	Z+20, r24	; 0x14
    360a:	95 8b       	std	Z+21, r25	; 0x15
    }

    // Load Part and Lot ID from OTP
    pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
    360c:	00 91 98 20 	lds	r16, 0x2098
    3610:	10 91 99 20 	lds	r17, 0x2099
    3614:	66 e0       	ldi	r22, 0x06	; 6
    3616:	70 e0       	ldi	r23, 0x00	; 0
    3618:	80 e0       	ldi	r24, 0x00	; 0
    361a:	90 e0       	ldi	r25, 0x00	; 0
    361c:	4a da       	rcall	.-2924   	; 0x2ab2 <_dwt_otpread>
    361e:	f8 01       	movw	r30, r16
    3620:	60 83       	st	Z, r22
    3622:	71 83       	std	Z+1, r23	; 0x01
    3624:	82 83       	std	Z+2, r24	; 0x02
    3626:	93 83       	std	Z+3, r25	; 0x03
    pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
    3628:	00 91 98 20 	lds	r16, 0x2098
    362c:	10 91 99 20 	lds	r17, 0x2099
    3630:	67 e0       	ldi	r22, 0x07	; 7
    3632:	70 e0       	ldi	r23, 0x00	; 0
    3634:	80 e0       	ldi	r24, 0x00	; 0
    3636:	90 e0       	ldi	r25, 0x00	; 0
    3638:	3c da       	rcall	.-2952   	; 0x2ab2 <_dwt_otpread>
    363a:	f8 01       	movw	r30, r16
    363c:	64 83       	std	Z+4, r22	; 0x04
    363e:	75 83       	std	Z+5, r23	; 0x05
    3640:	86 83       	std	Z+6, r24	; 0x06
    3642:	97 83       	std	Z+7, r25	; 0x07

    // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
    pdw1000local->init_xtrim = otp_addr & 0x1F;
    3644:	e0 91 98 20 	lds	r30, 0x2098
    3648:	f0 91 99 20 	lds	r31, 0x2099
    364c:	df 71       	andi	r29, 0x1F	; 31
    if (!pdw1000local->init_xtrim) // A value of 0 means that the crystal has not been trimmed
    364e:	11 f0       	breq	.+4      	; 0x3654 <dwt_initialise+0xd6>
    // Load Part and Lot ID from OTP
    pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
    pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);

    // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
    pdw1000local->init_xtrim = otp_addr & 0x1F;
    3650:	d6 87       	std	Z+14, r29	; 0x0e
    3652:	02 c0       	rjmp	.+4      	; 0x3658 <dwt_initialise+0xda>
    if (!pdw1000local->init_xtrim) // A value of 0 means that the crystal has not been trimmed
    {
        pdw1000local->init_xtrim = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
    3654:	80 e1       	ldi	r24, 0x10	; 16
    3656:	86 87       	std	Z+14, r24	; 0x0e
    }
    // Configure XTAL trim
    dwt_setxtaltrim(pdw1000local->init_xtrim);
    3658:	86 85       	ldd	r24, Z+14	; 0x0e
    365a:	88 df       	rcall	.-240    	; 0x356c <dwt_setxtaltrim>

    // Load leading edge detect code
    if(config & DWT_LOADUCODE)
    365c:	c0 ff       	sbrs	r28, 0
    365e:	0b c0       	rjmp	.+22     	; 0x3676 <dwt_initialise+0xf8>
    {
        _dwt_loaducodefromrom();
    3660:	6b dd       	rcall	.-1322   	; 0x3138 <_dwt_loaducodefromrom>
        pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up
    3662:	e0 91 98 20 	lds	r30, 0x2098
    3666:	f0 91 99 20 	lds	r31, 0x2099
    366a:	84 89       	ldd	r24, Z+20	; 0x14
    366c:	95 89       	ldd	r25, Z+21	; 0x15
    366e:	98 60       	ori	r25, 0x08	; 8
    3670:	84 8b       	std	Z+20, r24	; 0x14
    3672:	95 8b       	std	Z+21, r25	; 0x15
    3674:	0c c0       	rjmp	.+24     	; 0x368e <dwt_initialise+0x110>
    }
    else // Should disable the LDERUN enable bit in 0x36, 0x4
    {
        uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
    3676:	65 e0       	ldi	r22, 0x05	; 5
    3678:	70 e0       	ldi	r23, 0x00	; 0
    367a:	86 e3       	ldi	r24, 0x36	; 54
    367c:	90 e0       	ldi	r25, 0x00	; 0
    367e:	49 d9       	rcall	.-3438   	; 0x2912 <dwt_read16bitoffsetreg>
        rega &= 0xFDFF ; // Clear LDERUN bit
    3680:	ac 01       	movw	r20, r24
    3682:	5d 7f       	andi	r21, 0xFD	; 253
        dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
    3684:	65 e0       	ldi	r22, 0x05	; 5
    3686:	70 e0       	ldi	r23, 0x00	; 0
    3688:	86 e3       	ldi	r24, 0x36	; 54
    368a:	90 e0       	ldi	r25, 0x00	; 0
    368c:	8b d9       	rcall	.-3306   	; 0x29a4 <dwt_write16bitoffsetreg>
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
    368e:	81 e0       	ldi	r24, 0x01	; 1
    3690:	90 e0       	ldi	r25, 0x00	; 0
    3692:	e4 dc       	rcall	.-1592   	; 0x305c <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
    3694:	40 e0       	ldi	r20, 0x00	; 0
    3696:	6a e0       	ldi	r22, 0x0A	; 10
    3698:	70 e0       	ldi	r23, 0x00	; 0
    369a:	8c e2       	ldi	r24, 0x2C	; 44
    369c:	90 e0       	ldi	r25, 0x00	; 0
    369e:	6c d9       	rcall	.-3368   	; 0x2978 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
    36a0:	c0 91 98 20 	lds	r28, 0x2098
    36a4:	d0 91 99 20 	lds	r29, 0x2099
    36a8:	60 e0       	ldi	r22, 0x00	; 0
    36aa:	70 e0       	ldi	r23, 0x00	; 0
    36ac:	84 e0       	ldi	r24, 0x04	; 4
    36ae:	90 e0       	ldi	r25, 0x00	; 0
    36b0:	fa d8       	rcall	.-3596   	; 0x28a6 <dwt_read32bitoffsetreg>
    36b2:	68 8b       	std	Y+16, r22	; 0x10
    36b4:	79 8b       	std	Y+17, r23	; 0x11
    36b6:	8a 8b       	std	Y+18, r24	; 0x12
    36b8:	9b 8b       	std	Y+19, r25	; 0x13

    return DWT_SUCCESS ;
    36ba:	80 e0       	ldi	r24, 0x00	; 0
    36bc:	90 e0       	ldi	r25, 0x00	; 0
    36be:	02 c0       	rjmp	.+4      	; 0x36c4 <dwt_initialise+0x146>
    pdw1000local->cbRxErr = NULL;

    // Read and validate device ID return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
    {
        return DWT_ERROR ;
    36c0:	8f ef       	ldi	r24, 0xFF	; 255
    36c2:	9f ef       	ldi	r25, 0xFF	; 255
    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register

    return DWT_SUCCESS ;

} // end dwt_initialise()
    36c4:	df 91       	pop	r29
    36c6:	cf 91       	pop	r28
    36c8:	1f 91       	pop	r17
    36ca:	0f 91       	pop	r16
    36cc:	08 95       	ret

000036ce <decamutexon>:
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
	decaIrqStatus_t s = 1;
	cli();
    36ce:	f8 94       	cli
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
}
    36d0:	81 e0       	ldi	r24, 0x01	; 1
    36d2:	90 e0       	ldi	r25, 0x00	; 0
    36d4:	08 95       	ret

000036d6 <decamutexoff>:
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
	sei();
    36d6:	78 94       	sei
    36d8:	08 95       	ret

000036da <tx_conf_cb>:
	printf("RX_FINFO   : %04X %04X\n", (uint16_t)(rx_finfo>>16),(uint16_t)rx_finfo);
	printf("RX_FQUAL   : %02X %02X %02X %02X %02X %02X %02X %02X\n", rx_fqual[7], rx_fqual[6],rx_fqual[5],rx_fqual[4],rx_fqual[3],rx_fqual[2],rx_fqual[1],rx_fqual[0]);
	printf("CHAN_CTRL  : %04X %04X\n", (uint16_t)(chan_ctrl>>16),(uint16_t)chan_ctrl);
	printf("\n------------------------------------------\n");
	
}
    36da:	82 e0       	ldi	r24, 0x02	; 2
    36dc:	e0 e2       	ldi	r30, 0x20	; 32
    36de:	f6 e0       	ldi	r31, 0x06	; 6
    36e0:	87 83       	std	Z+7, r24	; 0x07
    36e2:	08 95       	ret

000036e4 <rx_to_cb>:
    36e4:	80 ee       	ldi	r24, 0xE0	; 224
    36e6:	90 e2       	ldi	r25, 0x20	; 32
    36e8:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <puts>
    36ec:	88 eb       	ldi	r24, 0xB8	; 184
    36ee:	9b e0       	ldi	r25, 0x0B	; 11
    36f0:	a0 e0       	ldi	r26, 0x00	; 0
    36f2:	b0 e0       	ldi	r27, 0x00	; 0
    36f4:	80 93 c2 20 	sts	0x20C2, r24
    36f8:	90 93 c3 20 	sts	0x20C3, r25
    36fc:	a0 93 c4 20 	sts	0x20C4, r26
    3700:	b0 93 c5 20 	sts	0x20C5, r27
    3704:	81 e0       	ldi	r24, 0x01	; 1
    3706:	80 93 27 2c 	sts	0x2C27, r24
    370a:	80 e8       	ldi	r24, 0x80	; 128
    370c:	e0 e0       	ldi	r30, 0x00	; 0
    370e:	f6 e0       	ldi	r31, 0x06	; 6
    3710:	87 83       	std	Z+7, r24	; 0x07
    3712:	08 95       	ret

00003714 <rx_err_cb>:
    3714:	8e ee       	ldi	r24, 0xEE	; 238
    3716:	90 e2       	ldi	r25, 0x20	; 32
    3718:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <puts>
    371c:	10 92 c2 20 	sts	0x20C2, r1
    3720:	10 92 c3 20 	sts	0x20C3, r1
    3724:	10 92 c4 20 	sts	0x20C4, r1
    3728:	10 92 c5 20 	sts	0x20C5, r1
    372c:	82 e0       	ldi	r24, 0x02	; 2
    372e:	80 93 27 2c 	sts	0x2C27, r24
    3732:	81 e0       	ldi	r24, 0x01	; 1
    3734:	e0 e2       	ldi	r30, 0x20	; 32
    3736:	f6 e0       	ldi	r31, 0x06	; 6
    3738:	87 83       	std	Z+7, r24	; 0x07
    373a:	08 95       	ret

0000373c <rx_ok_cb>:
    373c:	cf 93       	push	r28
    373e:	df 93       	push	r29
    3740:	ec 01       	movw	r28, r24
    3742:	88 ef       	ldi	r24, 0xF8	; 248
    3744:	90 e2       	ldi	r25, 0x20	; 32
    3746:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <puts>
    374a:	e2 ee       	ldi	r30, 0xE2	; 226
    374c:	fa e2       	ldi	r31, 0x2A	; 42
    374e:	21 e6       	ldi	r18, 0x61	; 97
    3750:	3b e2       	ldi	r19, 0x2B	; 43
    3752:	11 92       	st	Z+, r1
    3754:	e2 17       	cp	r30, r18
    3756:	f3 07       	cpc	r31, r19
    3758:	e1 f7       	brne	.-8      	; 0x3752 <rx_ok_cb+0x16>
    375a:	6c 81       	ldd	r22, Y+4	; 0x04
    375c:	7d 81       	ldd	r23, Y+5	; 0x05
    375e:	60 38       	cpi	r22, 0x80	; 128
    3760:	71 05       	cpc	r23, r1
    3762:	28 f4       	brcc	.+10     	; 0x376e <rx_ok_cb+0x32>
    3764:	40 e0       	ldi	r20, 0x00	; 0
    3766:	50 e0       	ldi	r21, 0x00	; 0
    3768:	82 ee       	ldi	r24, 0xE2	; 226
    376a:	9a e2       	ldi	r25, 0x2A	; 42
    376c:	8f d8       	rcall	.-3810   	; 0x288c <dwt_readrxdata>
    376e:	80 91 e2 2a 	lds	r24, 0x2AE2
    3772:	81 34       	cpi	r24, 0x41	; 65
    3774:	09 f0       	breq	.+2      	; 0x3778 <rx_ok_cb+0x3c>
    3776:	b2 c0       	rjmp	.+356    	; 0x38dc <rx_ok_cb+0x1a0>
    3778:	80 91 e3 2a 	lds	r24, 0x2AE3
    377c:	88 38       	cpi	r24, 0x88	; 136
    377e:	09 f0       	breq	.+2      	; 0x3782 <rx_ok_cb+0x46>
    3780:	ad c0       	rjmp	.+346    	; 0x38dc <rx_ok_cb+0x1a0>
    3782:	80 91 e4 2a 	lds	r24, 0x2AE4
    3786:	80 93 77 2b 	sts	0x2B77, r24
    378a:	80 91 e5 2a 	lds	r24, 0x2AE5
    378e:	90 e0       	ldi	r25, 0x00	; 0
    3790:	98 2f       	mov	r25, r24
    3792:	88 27       	eor	r24, r24
    3794:	20 91 e6 2a 	lds	r18, 0x2AE6
    3798:	82 2b       	or	r24, r18
    379a:	80 93 78 2b 	sts	0x2B78, r24
    379e:	90 93 79 2b 	sts	0x2B79, r25
    37a2:	c0 91 e7 2a 	lds	r28, 0x2AE7
    37a6:	d0 e0       	ldi	r29, 0x00	; 0
    37a8:	dc 2f       	mov	r29, r28
    37aa:	cc 27       	eor	r28, r28
    37ac:	80 91 e8 2a 	lds	r24, 0x2AE8
    37b0:	c8 2b       	or	r28, r24
    37b2:	c0 93 7a 2b 	sts	0x2B7A, r28
    37b6:	d0 93 7b 2b 	sts	0x2B7B, r29
    37ba:	80 91 e9 2a 	lds	r24, 0x2AE9
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	98 2f       	mov	r25, r24
    37c2:	88 27       	eor	r24, r24
    37c4:	20 91 ea 2a 	lds	r18, 0x2AEA
    37c8:	82 2b       	or	r24, r18
    37ca:	80 93 7c 2b 	sts	0x2B7C, r24
    37ce:	90 93 7d 2b 	sts	0x2B7D, r25
    37d2:	10 92 7e 2b 	sts	0x2B7E, r1
    37d6:	80 91 eb 2a 	lds	r24, 0x2AEB
    37da:	80 33       	cpi	r24, 0x30	; 48
    37dc:	09 f0       	breq	.+2      	; 0x37e0 <rx_ok_cb+0xa4>
    37de:	74 c0       	rjmp	.+232    	; 0x38c8 <rx_ok_cb+0x18c>
    37e0:	40 91 ec 2a 	lds	r20, 0x2AEC
    37e4:	40 93 7e 2b 	sts	0x2B7E, r20
    37e8:	50 e0       	ldi	r21, 0x00	; 0
    37ea:	6d ee       	ldi	r22, 0xED	; 237
    37ec:	7a e2       	ldi	r23, 0x2A	; 42
    37ee:	8f e7       	ldi	r24, 0x7F	; 127
    37f0:	9b e2       	ldi	r25, 0x2B	; 43
    37f2:	0e 94 b1 25 	call	0x4b62	; 0x4b62 <strncpy>
    37f6:	bd d4       	rcall	.+2426   	; 0x4172 <onepos_get_node_id>
    37f8:	c8 17       	cp	r28, r24
    37fa:	d9 07       	cpc	r29, r25
    37fc:	61 f5       	brne	.+88     	; 0x3856 <rx_ok_cb+0x11a>
    37fe:	8f e7       	ldi	r24, 0x7F	; 127
    3800:	9b e2       	ldi	r25, 0x2B	; 43
    3802:	9f 93       	push	r25
    3804:	8f 93       	push	r24
    3806:	80 91 7e 2b 	lds	r24, 0x2B7E
    380a:	1f 92       	push	r1
    380c:	8f 93       	push	r24
    380e:	ec e7       	ldi	r30, 0x7C	; 124
    3810:	fb e2       	ldi	r31, 0x2B	; 43
    3812:	81 81       	ldd	r24, Z+1	; 0x01
    3814:	8f 93       	push	r24
    3816:	80 81       	ld	r24, Z
    3818:	8f 93       	push	r24
    381a:	ea e7       	ldi	r30, 0x7A	; 122
    381c:	fb e2       	ldi	r31, 0x2B	; 43
    381e:	81 81       	ldd	r24, Z+1	; 0x01
    3820:	8f 93       	push	r24
    3822:	80 81       	ld	r24, Z
    3824:	8f 93       	push	r24
    3826:	e8 e7       	ldi	r30, 0x78	; 120
    3828:	fb e2       	ldi	r31, 0x2B	; 43
    382a:	81 81       	ldd	r24, Z+1	; 0x01
    382c:	8f 93       	push	r24
    382e:	80 81       	ld	r24, Z
    3830:	8f 93       	push	r24
    3832:	80 91 77 2b 	lds	r24, 0x2B77
    3836:	1f 92       	push	r1
    3838:	8f 93       	push	r24
    383a:	82 e0       	ldi	r24, 0x02	; 2
    383c:	91 e2       	ldi	r25, 0x21	; 33
    383e:	9f 93       	push	r25
    3840:	8f 93       	push	r24
    3842:	0e 94 c0 25 	call	0x4b80	; 0x4b80 <printf>
    3846:	10 92 27 2c 	sts	0x2C27, r1
    384a:	8d b7       	in	r24, 0x3d	; 61
    384c:	9e b7       	in	r25, 0x3e	; 62
    384e:	0e 96       	adiw	r24, 0x0e	; 14
    3850:	8d bf       	out	0x3d, r24	; 61
    3852:	9e bf       	out	0x3e, r25	; 62
    3854:	47 c0       	rjmp	.+142    	; 0x38e4 <rx_ok_cb+0x1a8>
    3856:	80 91 7a 2b 	lds	r24, 0x2B7A
    385a:	90 91 7b 2b 	lds	r25, 0x2B7B
    385e:	8f 3f       	cpi	r24, 0xFF	; 255
    3860:	91 05       	cpc	r25, r1
    3862:	51 f5       	brne	.+84     	; 0x38b8 <rx_ok_cb+0x17c>
    3864:	8f e7       	ldi	r24, 0x7F	; 127
    3866:	9b e2       	ldi	r25, 0x2B	; 43
    3868:	9f 93       	push	r25
    386a:	8f 93       	push	r24
    386c:	80 91 7e 2b 	lds	r24, 0x2B7E
    3870:	1f 92       	push	r1
    3872:	8f 93       	push	r24
    3874:	ec e7       	ldi	r30, 0x7C	; 124
    3876:	fb e2       	ldi	r31, 0x2B	; 43
    3878:	81 81       	ldd	r24, Z+1	; 0x01
    387a:	8f 93       	push	r24
    387c:	80 81       	ld	r24, Z
    387e:	8f 93       	push	r24
    3880:	1f 92       	push	r1
    3882:	8f ef       	ldi	r24, 0xFF	; 255
    3884:	8f 93       	push	r24
    3886:	e8 e7       	ldi	r30, 0x78	; 120
    3888:	fb e2       	ldi	r31, 0x2B	; 43
    388a:	81 81       	ldd	r24, Z+1	; 0x01
    388c:	8f 93       	push	r24
    388e:	80 81       	ld	r24, Z
    3890:	8f 93       	push	r24
    3892:	80 91 77 2b 	lds	r24, 0x2B77
    3896:	1f 92       	push	r1
    3898:	8f 93       	push	r24
    389a:	8a e7       	ldi	r24, 0x7A	; 122
    389c:	91 e2       	ldi	r25, 0x21	; 33
    389e:	9f 93       	push	r25
    38a0:	8f 93       	push	r24
    38a2:	0e 94 c0 25 	call	0x4b80	; 0x4b80 <printf>
    38a6:	83 e0       	ldi	r24, 0x03	; 3
    38a8:	80 93 27 2c 	sts	0x2C27, r24
    38ac:	8d b7       	in	r24, 0x3d	; 61
    38ae:	9e b7       	in	r25, 0x3e	; 62
    38b0:	0e 96       	adiw	r24, 0x0e	; 14
    38b2:	8d bf       	out	0x3d, r24	; 61
    38b4:	9e bf       	out	0x3e, r25	; 62
    38b6:	16 c0       	rjmp	.+44     	; 0x38e4 <rx_ok_cb+0x1a8>
    38b8:	80 e0       	ldi	r24, 0x00	; 0
    38ba:	92 e2       	ldi	r25, 0x22	; 34
    38bc:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <puts>
    38c0:	84 e0       	ldi	r24, 0x04	; 4
    38c2:	80 93 27 2c 	sts	0x2C27, r24
    38c6:	0e c0       	rjmp	.+28     	; 0x38e4 <rx_ok_cb+0x1a8>
    38c8:	82 33       	cpi	r24, 0x32	; 50
    38ca:	61 f4       	brne	.+24     	; 0x38e4 <rx_ok_cb+0x1a8>
    38cc:	8d e1       	ldi	r24, 0x1D	; 29
    38ce:	92 e2       	ldi	r25, 0x22	; 34
    38d0:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <puts>
    38d4:	85 e0       	ldi	r24, 0x05	; 5
    38d6:	80 93 27 2c 	sts	0x2C27, r24
    38da:	04 c0       	rjmp	.+8      	; 0x38e4 <rx_ok_cb+0x1a8>
    38dc:	8a e2       	ldi	r24, 0x2A	; 42
    38de:	92 e2       	ldi	r25, 0x22	; 34
    38e0:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <puts>
    38e4:	88 ee       	ldi	r24, 0xE8	; 232
    38e6:	93 e0       	ldi	r25, 0x03	; 3
    38e8:	a0 e0       	ldi	r26, 0x00	; 0
    38ea:	b0 e0       	ldi	r27, 0x00	; 0
    38ec:	80 93 c2 20 	sts	0x20C2, r24
    38f0:	90 93 c3 20 	sts	0x20C3, r25
    38f4:	a0 93 c4 20 	sts	0x20C4, r26
    38f8:	b0 93 c5 20 	sts	0x20C5, r27
    38fc:	80 e4       	ldi	r24, 0x40	; 64
    38fe:	e0 e0       	ldi	r30, 0x00	; 0
    3900:	f6 e0       	ldi	r31, 0x06	; 6
    3902:	87 83       	std	Z+7, r24	; 0x07
    3904:	df 91       	pop	r29
    3906:	cf 91       	pop	r28
    3908:	08 95       	ret

0000390a <dwt_onepos_init>:
    390a:	cf 93       	push	r28
    390c:	c8 2f       	mov	r28, r24
    390e:	3b d1       	rcall	.+630    	; 0x3b86 <openspi>
    3910:	80 e0       	ldi	r24, 0x00	; 0
    3912:	90 e0       	ldi	r25, 0x00	; 0
    3914:	34 de       	rcall	.-920    	; 0x357e <dwt_initialise>
    3916:	01 96       	adiw	r24, 0x01	; 1
    3918:	49 f4       	brne	.+18     	; 0x392c <dwt_onepos_init+0x22>
    391a:	8e e3       	ldi	r24, 0x3E	; 62
    391c:	92 e2       	ldi	r25, 0x22	; 34
    391e:	9f 93       	push	r25
    3920:	8f 93       	push	r24
    3922:	0e 94 c0 25 	call	0x4b80	; 0x4b80 <printf>
    3926:	0f 90       	pop	r0
    3928:	0f 90       	pop	r0
    392a:	ff cf       	rjmp	.-2      	; 0x392a <dwt_onepos_init+0x20>
    392c:	55 d1       	rcall	.+682    	; 0x3bd8 <fast_spi>
    392e:	8a e9       	ldi	r24, 0x9A	; 154
    3930:	90 e2       	ldi	r25, 0x20	; 32
    3932:	01 d9       	rcall	.-3582   	; 0x2b36 <dwt_configure>
    3934:	cc 23       	and	r28, r28
    3936:	11 f0       	breq	.+4      	; 0x393c <dwt_onepos_init+0x32>
    3938:	83 e0       	ldi	r24, 0x03	; 3
    393a:	40 db       	rcall	.-2432   	; 0x2fbc <dwt_setleds>
    393c:	80 d6       	rcall	.+3328   	; 0x463e <onepos_get_uwb_rx_antenna_delay>
    393e:	4a d8       	rcall	.-3948   	; 0x29d4 <dwt_setrxantennadelay>
    3940:	83 d6       	rcall	.+3334   	; 0x4648 <onepos_get_uwb_tx_antenna_delay>
    3942:	4f d8       	rcall	.-3938   	; 0x29e2 <dwt_settxantennadelay>
    3944:	2a e8       	ldi	r18, 0x8A	; 138
    3946:	3b e1       	ldi	r19, 0x1B	; 27
    3948:	42 e7       	ldi	r20, 0x72	; 114
    394a:	5b e1       	ldi	r21, 0x1B	; 27
    394c:	6e e9       	ldi	r22, 0x9E	; 158
    394e:	7b e1       	ldi	r23, 0x1B	; 27
    3950:	8d e6       	ldi	r24, 0x6D	; 109
    3952:	9b e1       	ldi	r25, 0x1B	; 27
    3954:	26 db       	rcall	.-2484   	; 0x2fa2 <dwt_setcallbacks>
    3956:	41 e0       	ldi	r20, 0x01	; 1
    3958:	60 e8       	ldi	r22, 0x80	; 128
    395a:	70 ed       	ldi	r23, 0xD0	; 208
    395c:	83 e2       	ldi	r24, 0x23	; 35
    395e:	94 e0       	ldi	r25, 0x04	; 4
    3960:	a0 dc       	rcall	.-1728   	; 0x32a2 <dwt_setinterrupt>
    3962:	cf 91       	pop	r28
    3964:	08 95       	ret

00003966 <dwt_send_msg_w_ack>:

uint8_t dwt_send_msg_w_ack(char * msg, uint16_t dest_address)
{
    3966:	af 92       	push	r10
    3968:	bf 92       	push	r11
    396a:	cf 92       	push	r12
    396c:	df 92       	push	r13
    396e:	ef 92       	push	r14
    3970:	ff 92       	push	r15
    3972:	0f 93       	push	r16
    3974:	1f 93       	push	r17
    3976:	cf 93       	push	r28
    3978:	df 93       	push	r29
    397a:	cd b7       	in	r28, 0x3d	; 61
    397c:	de b7       	in	r29, 0x3e	; 62
    397e:	5c 01       	movw	r10, r24
			/* Increment if the ack seq number is the same, increment */
			msg_counter++;
		}	
	}
	return rx_flag;
}
    3980:	0d b7       	in	r16, 0x3d	; 61
    3982:	1e b7       	in	r17, 0x3e	; 62

uint8_t dwt_send_msg_w_ack(char * msg, uint16_t dest_address)
{
	static uint8_t msg_counter = 0;
	
	char msg_complete[strlen(msg) + 11 + 2];
    3984:	fc 01       	movw	r30, r24
    3986:	01 90       	ld	r0, Z+
    3988:	00 20       	and	r0, r0
    398a:	e9 f7       	brne	.-6      	; 0x3986 <dwt_send_msg_w_ack+0x20>
    398c:	cf 01       	movw	r24, r30
    398e:	8a 19       	sub	r24, r10
    3990:	9b 09       	sbc	r25, r11
    3992:	9c 01       	movw	r18, r24
    3994:	24 5f       	subi	r18, 0xF4	; 244
    3996:	3f 4f       	sbci	r19, 0xFF	; 255
    3998:	79 01       	movw	r14, r18
    399a:	8d b7       	in	r24, 0x3d	; 61
    399c:	9e b7       	in	r25, 0x3e	; 62
    399e:	82 1b       	sub	r24, r18
    39a0:	93 0b       	sbc	r25, r19
    39a2:	8d bf       	out	0x3d, r24	; 61
    39a4:	9e bf       	out	0x3e, r25	; 62
    39a6:	ad b7       	in	r26, 0x3d	; 61
    39a8:	be b7       	in	r27, 0x3e	; 62
    39aa:	11 96       	adiw	r26, 0x01	; 1
    39ac:	6d 01       	movw	r12, r26
	
	msg_complete[0] = 0x41; //MSG Sequence start
    39ae:	81 e4       	ldi	r24, 0x41	; 65
    39b0:	ed b7       	in	r30, 0x3d	; 61
    39b2:	fe b7       	in	r31, 0x3e	; 62
    39b4:	81 83       	std	Z+1, r24	; 0x01
	msg_complete[1] = 0x88; //MSG sequence start
    39b6:	88 e8       	ldi	r24, 0x88	; 136
    39b8:	11 96       	adiw	r26, 0x01	; 1
    39ba:	8c 93       	st	X, r24
    39bc:	11 97       	sbiw	r26, 0x01	; 1
	msg_complete[2] = msg_counter; //Sequence number
    39be:	80 91 e1 2a 	lds	r24, 0x2AE1
    39c2:	12 96       	adiw	r26, 0x02	; 2
    39c4:	8c 93       	st	X, r24
    39c6:	12 97       	sbiw	r26, 0x02	; 2
	msg_complete[3] = 0x00; //PAN ID MSB
    39c8:	13 96       	adiw	r26, 0x03	; 3
    39ca:	1c 92       	st	X, r1
    39cc:	13 97       	sbiw	r26, 0x03	; 3
	msg_complete[4] = 0x00; //PAN ID LSB
    39ce:	14 96       	adiw	r26, 0x04	; 4
    39d0:	1c 92       	st	X, r1
    39d2:	14 97       	sbiw	r26, 0x04	; 4
	msg_complete[5] = (char)(dest_address >> 8); //Dest address MSB
    39d4:	15 96       	adiw	r26, 0x05	; 5
    39d6:	7c 93       	st	X, r23
    39d8:	15 97       	sbiw	r26, 0x05	; 5
	msg_complete[6] = (char)dest_address; //Dest address LSB
    39da:	16 96       	adiw	r26, 0x06	; 6
    39dc:	6c 93       	st	X, r22
    39de:	16 97       	sbiw	r26, 0x06	; 6
	msg_complete[7] = 0x0; //Source address MSB
    39e0:	17 96       	adiw	r26, 0x07	; 7
    39e2:	1c 92       	st	X, r1
	msg_complete[8] = (char)onepos_get_node_id(); //Source address LSB
    39e4:	c6 d3       	rcall	.+1932   	; 0x4172 <onepos_get_node_id>
    39e6:	d6 01       	movw	r26, r12
    39e8:	18 96       	adiw	r26, 0x08	; 8
    39ea:	8c 93       	st	X, r24
    39ec:	18 97       	sbiw	r26, 0x08	; 8
	msg_complete[9] = DECA_STRING_MSG; //type of message code
    39ee:	80 e3       	ldi	r24, 0x30	; 48
    39f0:	19 96       	adiw	r26, 0x09	; 9
    39f2:	8c 93       	st	X, r24
    39f4:	19 97       	sbiw	r26, 0x09	; 9
	msg_complete[10] = strlen(msg);
    39f6:	f5 01       	movw	r30, r10
    39f8:	01 90       	ld	r0, Z+
    39fa:	00 20       	and	r0, r0
    39fc:	e9 f7       	brne	.-6      	; 0x39f8 <dwt_send_msg_w_ack+0x92>
    39fe:	31 97       	sbiw	r30, 0x01	; 1
    3a00:	ea 19       	sub	r30, r10
    3a02:	fb 09       	sbc	r31, r11
    3a04:	1a 96       	adiw	r26, 0x0a	; 10
    3a06:	ec 93       	st	X, r30
	msg_complete[strlen(msg) + 11] = 0x00; //CRC
    3a08:	f5 01       	movw	r30, r10
    3a0a:	01 90       	ld	r0, Z+
    3a0c:	00 20       	and	r0, r0
    3a0e:	e9 f7       	brne	.-6      	; 0x3a0a <dwt_send_msg_w_ack+0xa4>
    3a10:	31 97       	sbiw	r30, 0x01	; 1
    3a12:	ea 19       	sub	r30, r10
    3a14:	fb 09       	sbc	r31, r11
    3a16:	ec 0d       	add	r30, r12
    3a18:	fd 1d       	adc	r31, r13
    3a1a:	13 86       	std	Z+11, r1	; 0x0b
	msg_complete[strlen(msg) + 12] = 0x00; //CRC
    3a1c:	f5 01       	movw	r30, r10
    3a1e:	01 90       	ld	r0, Z+
    3a20:	00 20       	and	r0, r0
    3a22:	e9 f7       	brne	.-6      	; 0x3a1e <dwt_send_msg_w_ack+0xb8>
    3a24:	31 97       	sbiw	r30, 0x01	; 1
    3a26:	ea 19       	sub	r30, r10
    3a28:	fb 09       	sbc	r31, r11
    3a2a:	ec 0d       	add	r30, r12
    3a2c:	fd 1d       	adc	r31, r13
    3a2e:	14 86       	std	Z+12, r1	; 0x0c
	
	strncpy(&msg_complete[11], msg, strlen(msg));
    3a30:	f5 01       	movw	r30, r10
    3a32:	01 90       	ld	r0, Z+
    3a34:	00 20       	and	r0, r0
    3a36:	e9 f7       	brne	.-6      	; 0x3a32 <dwt_send_msg_w_ack+0xcc>
    3a38:	31 97       	sbiw	r30, 0x01	; 1
    3a3a:	af 01       	movw	r20, r30
    3a3c:	4a 19       	sub	r20, r10
    3a3e:	5b 09       	sbc	r21, r11
    3a40:	b5 01       	movw	r22, r10
    3a42:	c6 01       	movw	r24, r12
    3a44:	0b 96       	adiw	r24, 0x0b	; 11
    3a46:	0e 94 b1 25 	call	0x4b62	; 0x4b62 <strncpy>
	
	
	/* Reset the TX delay and event signalling mechanism ready to await the next event. */
	tx_delay_ms = -1; //global variable
    3a4a:	4f ef       	ldi	r20, 0xFF	; 255
    3a4c:	5f ef       	ldi	r21, 0xFF	; 255
    3a4e:	ba 01       	movw	r22, r20
    3a50:	40 93 c2 20 	sts	0x20C2, r20
    3a54:	50 93 c3 20 	sts	0x20C3, r21
    3a58:	60 93 c4 20 	sts	0x20C4, r22
    3a5c:	70 93 c5 20 	sts	0x20C5, r23
	rx_flag = -1;
    3a60:	8f ef       	ldi	r24, 0xFF	; 255
    3a62:	80 93 27 2c 	sts	0x2C27, r24
	
	dwt_writetxdata(sizeof(msg_complete), msg_complete, 0); /* Zero offset in TX buffer. */
    3a66:	40 e0       	ldi	r20, 0x00	; 0
    3a68:	50 e0       	ldi	r21, 0x00	; 0
    3a6a:	b6 01       	movw	r22, r12
    3a6c:	c7 01       	movw	r24, r14
    3a6e:	0e 94 fb 13 	call	0x27f6	; 0x27f6 <dwt_writetxdata>
	dwt_writetxfctrl(sizeof(msg_complete), 0, 0); /* Zero offset in TX buffer, no ranging. */
    3a72:	40 e0       	ldi	r20, 0x00	; 0
    3a74:	50 e0       	ldi	r21, 0x00	; 0
    3a76:	60 e0       	ldi	r22, 0x00	; 0
    3a78:	70 e0       	ldi	r23, 0x00	; 0
    3a7a:	c7 01       	movw	r24, r14
    3a7c:	0e 94 14 15 	call	0x2a28	; 0x2a28 <dwt_writetxfctrl>

	/* Start transmission, indicating that a response is expected so that reception is enabled immediately after the frame is sent. */
	dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
    3a80:	82 e0       	ldi	r24, 0x02	; 2
    3a82:	76 db       	rcall	.-2324   	; 0x3170 <dwt_starttx>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    3a84:	0f 2e       	mov	r0, r31
    3a86:	f0 e8       	ldi	r31, 0x80	; 128
    3a88:	ef 2e       	mov	r14, r31
    3a8a:	f6 e0       	ldi	r31, 0x06	; 6
    3a8c:	ff 2e       	mov	r15, r31
    3a8e:	f0 2d       	mov	r31, r0

	/* Wait for any RX event. */
	while (tx_delay_ms == -1)
    3a90:	05 c0       	rjmp	.+10     	; 0x3a9c <dwt_send_msg_w_ack+0x136>
    3a92:	f7 01       	movw	r30, r14
    3a94:	80 85       	ldd	r24, Z+8	; 0x08
	{
		if (ioport_get_pin_level(UWB_INTERRUPT))
    3a96:	80 ff       	sbrs	r24, 0
    3a98:	fc cf       	rjmp	.-8      	; 0x3a92 <dwt_send_msg_w_ack+0x12c>
		{
			dwt_isr();
    3a9a:	43 dc       	rcall	.-1914   	; 0x3322 <dwt_isr>

	/* Start transmission, indicating that a response is expected so that reception is enabled immediately after the frame is sent. */
	dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);

	/* Wait for any RX event. */
	while (tx_delay_ms == -1)
    3a9c:	80 91 c2 20 	lds	r24, 0x20C2
    3aa0:	90 91 c3 20 	lds	r25, 0x20C3
    3aa4:	a0 91 c4 20 	lds	r26, 0x20C4
    3aa8:	b0 91 c5 20 	lds	r27, 0x20C5
    3aac:	8f 3f       	cpi	r24, 0xFF	; 255
    3aae:	9f 4f       	sbci	r25, 0xFF	; 255
    3ab0:	af 4f       	sbci	r26, 0xFF	; 255
    3ab2:	bf 4f       	sbci	r27, 0xFF	; 255
    3ab4:	71 f3       	breq	.-36     	; 0x3a92 <dwt_send_msg_w_ack+0x12c>
		{
			dwt_isr();
		}
	}
	
	if (rx_flag == UWB_RX_ACK)
    3ab6:	80 91 27 2c 	lds	r24, 0x2C27
    3aba:	85 30       	cpi	r24, 0x05	; 5
    3abc:	59 f4       	brne	.+22     	; 0x3ad4 <dwt_send_msg_w_ack+0x16e>
	{
		if (uwb_rx_message.seq_number == msg_counter)
    3abe:	80 91 77 2b 	lds	r24, 0x2B77
    3ac2:	90 91 e1 2a 	lds	r25, 0x2AE1
    3ac6:	89 13       	cpse	r24, r25
    3ac8:	05 c0       	rjmp	.+10     	; 0x3ad4 <dwt_send_msg_w_ack+0x16e>
		{
			rx_flag = UWB_RX_OK;
    3aca:	10 92 27 2c 	sts	0x2C27, r1
			/* Increment if the ack seq number is the same, increment */
			msg_counter++;
    3ace:	8f 5f       	subi	r24, 0xFF	; 255
    3ad0:	80 93 e1 2a 	sts	0x2AE1, r24
		}	
	}
	return rx_flag;
}
    3ad4:	80 91 27 2c 	lds	r24, 0x2C27
    3ad8:	0d bf       	out	0x3d, r16	; 61
    3ada:	1e bf       	out	0x3e, r17	; 62
    3adc:	df 91       	pop	r29
    3ade:	cf 91       	pop	r28
    3ae0:	1f 91       	pop	r17
    3ae2:	0f 91       	pop	r16
    3ae4:	ff 90       	pop	r15
    3ae6:	ef 90       	pop	r14
    3ae8:	df 90       	pop	r13
    3aea:	cf 90       	pop	r12
    3aec:	bf 90       	pop	r11
    3aee:	af 90       	pop	r10
    3af0:	08 95       	ret

00003af2 <deca_sleep>:

#include "../include/deca_device_api.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
void deca_sleep(unsigned int time_ms)
{
    3af2:	af 92       	push	r10
    3af4:	bf 92       	push	r11
    3af6:	cf 92       	push	r12
    3af8:	df 92       	push	r13
    3afa:	ef 92       	push	r14
    3afc:	ff 92       	push	r15
    3afe:	0f 93       	push	r16
    3b00:	1f 93       	push	r17
    3b02:	cf 93       	push	r28
    3b04:	df 93       	push	r29
    delay_ms(time_ms);
    3b06:	a1 2c       	mov	r10, r1
    3b08:	0f 2e       	mov	r0, r31
    3b0a:	fc e6       	ldi	r31, 0x6C	; 108
    3b0c:	bf 2e       	mov	r11, r31
    3b0e:	f0 2d       	mov	r31, r0
    3b10:	0f 2e       	mov	r0, r31
    3b12:	fc ed       	ldi	r31, 0xDC	; 220
    3b14:	cf 2e       	mov	r12, r31
    3b16:	f0 2d       	mov	r31, r0
    3b18:	68 94       	set
    3b1a:	dd 24       	eor	r13, r13
    3b1c:	d1 f8       	bld	r13, 1
    3b1e:	e1 2c       	mov	r14, r1
    3b20:	f1 2c       	mov	r15, r1
    3b22:	00 e0       	ldi	r16, 0x00	; 0
    3b24:	10 e0       	ldi	r17, 0x00	; 0
    3b26:	28 2f       	mov	r18, r24
    3b28:	39 2f       	mov	r19, r25
    3b2a:	40 e0       	ldi	r20, 0x00	; 0
    3b2c:	50 e0       	ldi	r21, 0x00	; 0
    3b2e:	60 e0       	ldi	r22, 0x00	; 0
    3b30:	70 e0       	ldi	r23, 0x00	; 0
    3b32:	80 e0       	ldi	r24, 0x00	; 0
    3b34:	90 e0       	ldi	r25, 0x00	; 0
    3b36:	a5 d7       	rcall	.+3914   	; 0x4a82 <__muldi3>
    3b38:	29 51       	subi	r18, 0x19	; 25
    3b3a:	3c 4f       	sbci	r19, 0xFC	; 252
    3b3c:	4f 4f       	sbci	r20, 0xFF	; 255
    3b3e:	5f 4f       	sbci	r21, 0xFF	; 255
    3b40:	6f 4f       	sbci	r22, 0xFF	; 255
    3b42:	7f 4f       	sbci	r23, 0xFF	; 255
    3b44:	8f 4f       	sbci	r24, 0xFF	; 255
    3b46:	9f 4f       	sbci	r25, 0xFF	; 255
    3b48:	c1 d6       	rcall	.+3458   	; 0x48cc <__floatundisf>
    3b4a:	20 e0       	ldi	r18, 0x00	; 0
    3b4c:	30 e8       	ldi	r19, 0x80	; 128
    3b4e:	4b eb       	ldi	r20, 0xBB	; 187
    3b50:	55 e4       	ldi	r21, 0x45	; 69
    3b52:	1a d6       	rcall	.+3124   	; 0x4788 <__divsf3>
    3b54:	86 d6       	rcall	.+3340   	; 0x4862 <__fixunssfdi>
    3b56:	f2 2f       	mov	r31, r18
    3b58:	e3 2f       	mov	r30, r19
    3b5a:	8f 2f       	mov	r24, r31
    3b5c:	9e 2f       	mov	r25, r30
    3b5e:	a4 2f       	mov	r26, r20
    3b60:	b5 2f       	mov	r27, r21
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    3b62:	01 97       	sbiw	r24, 0x01	; 1
    3b64:	a1 09       	sbc	r26, r1
    3b66:	b1 09       	sbc	r27, r1
    3b68:	00 97       	sbiw	r24, 0x00	; 0
    3b6a:	a1 05       	cpc	r26, r1
    3b6c:	b1 05       	cpc	r27, r1
    3b6e:	c9 f7       	brne	.-14     	; 0x3b62 <deca_sleep+0x70>
}
    3b70:	df 91       	pop	r29
    3b72:	cf 91       	pop	r28
    3b74:	1f 91       	pop	r17
    3b76:	0f 91       	pop	r16
    3b78:	ff 90       	pop	r15
    3b7a:	ef 90       	pop	r14
    3b7c:	df 90       	pop	r13
    3b7e:	cf 90       	pop	r12
    3b80:	bf 90       	pop	r11
    3b82:	af 90       	pop	r10
    3b84:	08 95       	ret

00003b86 <openspi>:
	spi_disable(&SPIC);


	return 0;

} // end closespi()
    3b86:	cf 92       	push	r12
    3b88:	df 92       	push	r13
    3b8a:	ef 92       	push	r14
    3b8c:	ff 92       	push	r15
    3b8e:	0f 93       	push	r16
    3b90:	1f 93       	push	r17
    3b92:	84 e1       	ldi	r24, 0x14	; 20
    3b94:	80 93 26 2c 	sts	0x2C26, r24
    3b98:	80 ec       	ldi	r24, 0xC0	; 192
    3b9a:	98 e0       	ldi	r25, 0x08	; 8
    3b9c:	0e 94 40 01 	call	0x280	; 0x280 <spi_master_init>
    3ba0:	c1 2c       	mov	r12, r1
    3ba2:	d1 2c       	mov	r13, r1
    3ba4:	76 01       	movw	r14, r12
    3ba6:	00 e2       	ldi	r16, 0x20	; 32
    3ba8:	11 ea       	ldi	r17, 0xA1	; 161
    3baa:	27 e0       	ldi	r18, 0x07	; 7
    3bac:	30 e0       	ldi	r19, 0x00	; 0
    3bae:	40 e0       	ldi	r20, 0x00	; 0
    3bb0:	66 e2       	ldi	r22, 0x26	; 38
    3bb2:	7c e2       	ldi	r23, 0x2C	; 44
    3bb4:	80 ec       	ldi	r24, 0xC0	; 192
    3bb6:	98 e0       	ldi	r25, 0x08	; 8
    3bb8:	0e 94 59 01 	call	0x2b2	; 0x2b2 <spi_master_setup_device>
    3bbc:	e0 ec       	ldi	r30, 0xC0	; 192
    3bbe:	f8 e0       	ldi	r31, 0x08	; 8
    3bc0:	80 81       	ld	r24, Z
    3bc2:	80 64       	ori	r24, 0x40	; 64
    3bc4:	80 83       	st	Z, r24
    3bc6:	80 e0       	ldi	r24, 0x00	; 0
    3bc8:	90 e0       	ldi	r25, 0x00	; 0
    3bca:	1f 91       	pop	r17
    3bcc:	0f 91       	pop	r16
    3bce:	ff 90       	pop	r15
    3bd0:	ef 90       	pop	r14
    3bd2:	df 90       	pop	r13
    3bd4:	cf 90       	pop	r12
    3bd6:	08 95       	ret

00003bd8 <fast_spi>:
    3bd8:	cf 92       	push	r12
    3bda:	df 92       	push	r13
    3bdc:	ef 92       	push	r14
    3bde:	ff 92       	push	r15
    3be0:	0f 93       	push	r16
    3be2:	1f 93       	push	r17
    3be4:	c1 2c       	mov	r12, r1
    3be6:	d1 2c       	mov	r13, r1
    3be8:	76 01       	movw	r14, r12
    3bea:	00 ec       	ldi	r16, 0xC0	; 192
    3bec:	11 ee       	ldi	r17, 0xE1	; 225
    3bee:	24 ee       	ldi	r18, 0xE4	; 228
    3bf0:	30 e0       	ldi	r19, 0x00	; 0
    3bf2:	40 e0       	ldi	r20, 0x00	; 0
    3bf4:	66 e2       	ldi	r22, 0x26	; 38
    3bf6:	7c e2       	ldi	r23, 0x2C	; 44
    3bf8:	80 ec       	ldi	r24, 0xC0	; 192
    3bfa:	98 e0       	ldi	r25, 0x08	; 8
    3bfc:	0e 94 59 01 	call	0x2b2	; 0x2b2 <spi_master_setup_device>
    3c00:	1f 91       	pop	r17
    3c02:	0f 91       	pop	r16
    3c04:	ff 90       	pop	r15
    3c06:	ef 90       	pop	r14
    3c08:	df 90       	pop	r13
    3c0a:	cf 90       	pop	r12
    3c0c:	08 95       	ret

00003c0e <writetospi>:
 * Takes two separate byte buffers for write header and write data
 * returns 0 for success, or -1 for error
 */
#pragma GCC optimize ("O3")
int writetospi(uint16 headerLength, const uint8 *headerBuffer, uint32 bodylength, const uint8 *bodyBuffer)
{
    3c0e:	8f 92       	push	r8
    3c10:	9f 92       	push	r9
    3c12:	af 92       	push	r10
    3c14:	bf 92       	push	r11
    3c16:	cf 92       	push	r12
    3c18:	df 92       	push	r13
    3c1a:	ef 92       	push	r14
    3c1c:	ff 92       	push	r15
    3c1e:	0f 93       	push	r16
    3c20:	1f 93       	push	r17
    3c22:	cf 93       	push	r28
    3c24:	df 93       	push	r29
    3c26:	7c 01       	movw	r14, r24
    3c28:	eb 01       	movw	r28, r22
    3c2a:	49 01       	movw	r8, r18
    3c2c:	5a 01       	movw	r10, r20

	int i=0;

    decaIrqStatus_t  stat ;

    stat = decamutexon() ;
    3c2e:	4f dd       	rcall	.-1378   	; 0x36ce <decamutexon>
    3c30:	6c 01       	movw	r12, r24

    spi_select_device(&SPIC, &spi_device_conf);
    3c32:	66 e2       	ldi	r22, 0x26	; 38
    3c34:	7c e2       	ldi	r23, 0x2C	; 44
    3c36:	80 ec       	ldi	r24, 0xC0	; 192
    3c38:	98 e0       	ldi	r25, 0x08	; 8
    3c3a:	0e 94 9a 01 	call	0x334	; 0x334 <spi_select_device>
    spi_write_packet(&SPIC, headerBuffer, headerLength);
    3c3e:	a7 01       	movw	r20, r14
    3c40:	be 01       	movw	r22, r28
    3c42:	80 ec       	ldi	r24, 0xC0	; 192
    3c44:	98 e0       	ldi	r25, 0x08	; 8
    3c46:	0e 94 78 01 	call	0x2f0	; 0x2f0 <spi_write_packet>
    spi_write_packet(&SPIC, bodyBuffer, bodylength);
    3c4a:	a4 01       	movw	r20, r8
    3c4c:	b8 01       	movw	r22, r16
    3c4e:	80 ec       	ldi	r24, 0xC0	; 192
    3c50:	98 e0       	ldi	r25, 0x08	; 8
    3c52:	0e 94 78 01 	call	0x2f0	; 0x2f0 <spi_write_packet>
    spi_deselect_device(&SPIC, &spi_device_conf);
    3c56:	66 e2       	ldi	r22, 0x26	; 38
    3c58:	7c e2       	ldi	r23, 0x2C	; 44
    3c5a:	80 ec       	ldi	r24, 0xC0	; 192
    3c5c:	98 e0       	ldi	r25, 0x08	; 8
    3c5e:	0e 94 b0 01 	call	0x360	; 0x360 <spi_deselect_device>

    decamutexoff(stat) ;
    3c62:	c6 01       	movw	r24, r12
    3c64:	38 dd       	rcall	.-1424   	; 0x36d6 <decamutexoff>

    return 0;
} // end writetospi()
    3c66:	80 e0       	ldi	r24, 0x00	; 0
    3c68:	90 e0       	ldi	r25, 0x00	; 0
    3c6a:	df 91       	pop	r29
    3c6c:	cf 91       	pop	r28
    3c6e:	1f 91       	pop	r17
    3c70:	0f 91       	pop	r16
    3c72:	ff 90       	pop	r15
    3c74:	ef 90       	pop	r14
    3c76:	df 90       	pop	r13
    3c78:	cf 90       	pop	r12
    3c7a:	bf 90       	pop	r11
    3c7c:	af 90       	pop	r10
    3c7e:	9f 90       	pop	r9
    3c80:	8f 90       	pop	r8
    3c82:	08 95       	ret

00003c84 <readfromspi>:
 * returns the offset into read buffer where first byte of read data may be found,
 * or returns -1 if there was an error
 */
#pragma GCC optimize ("O3")
int readfromspi(uint16 headerLength, const uint8 *headerBuffer, uint32 readlength, uint8 *readBuffer)
{
    3c84:	8f 92       	push	r8
    3c86:	9f 92       	push	r9
    3c88:	af 92       	push	r10
    3c8a:	bf 92       	push	r11
    3c8c:	cf 92       	push	r12
    3c8e:	df 92       	push	r13
    3c90:	ef 92       	push	r14
    3c92:	ff 92       	push	r15
    3c94:	0f 93       	push	r16
    3c96:	1f 93       	push	r17
    3c98:	cf 93       	push	r28
    3c9a:	df 93       	push	r29
    3c9c:	7c 01       	movw	r14, r24
    3c9e:	eb 01       	movw	r28, r22
    3ca0:	49 01       	movw	r8, r18
    3ca2:	5a 01       	movw	r10, r20

	int i=0;

    decaIrqStatus_t  stat ;

    stat = decamutexon() ;
    3ca4:	14 dd       	rcall	.-1496   	; 0x36ce <decamutexon>
    3ca6:	6c 01       	movw	r12, r24

    spi_select_device(&SPIC, &spi_device_conf);
    3ca8:	66 e2       	ldi	r22, 0x26	; 38
    3caa:	7c e2       	ldi	r23, 0x2C	; 44
    3cac:	80 ec       	ldi	r24, 0xC0	; 192
    3cae:	98 e0       	ldi	r25, 0x08	; 8
    3cb0:	0e 94 9a 01 	call	0x334	; 0x334 <spi_select_device>
    spi_write_packet(&SPIC, headerBuffer, headerLength);
    3cb4:	a7 01       	movw	r20, r14
    3cb6:	be 01       	movw	r22, r28
    3cb8:	80 ec       	ldi	r24, 0xC0	; 192
    3cba:	98 e0       	ldi	r25, 0x08	; 8
    3cbc:	0e 94 78 01 	call	0x2f0	; 0x2f0 <spi_write_packet>
    spi_read_packet(&SPIC, readBuffer, readlength);
    3cc0:	a4 01       	movw	r20, r8
    3cc2:	b8 01       	movw	r22, r16
    3cc4:	80 ec       	ldi	r24, 0xC0	; 192
    3cc6:	98 e0       	ldi	r25, 0x08	; 8
    3cc8:	0e 94 87 01 	call	0x30e	; 0x30e <spi_read_packet>
    spi_deselect_device(&SPIC, &spi_device_conf);
    3ccc:	66 e2       	ldi	r22, 0x26	; 38
    3cce:	7c e2       	ldi	r23, 0x2C	; 44
    3cd0:	80 ec       	ldi	r24, 0xC0	; 192
    3cd2:	98 e0       	ldi	r25, 0x08	; 8
    3cd4:	0e 94 b0 01 	call	0x360	; 0x360 <spi_deselect_device>

    decamutexoff(stat) ;
    3cd8:	c6 01       	movw	r24, r12
    3cda:	fd dc       	rcall	.-1542   	; 0x36d6 <decamutexoff>

    return 0;
} // end readfromspi()
    3cdc:	80 e0       	ldi	r24, 0x00	; 0
    3cde:	90 e0       	ldi	r25, 0x00	; 0
    3ce0:	df 91       	pop	r29
    3ce2:	cf 91       	pop	r28
    3ce4:	1f 91       	pop	r17
    3ce6:	0f 91       	pop	r16
    3ce8:	ff 90       	pop	r15
    3cea:	ef 90       	pop	r14
    3cec:	df 90       	pop	r13
    3cee:	cf 90       	pop	r12
    3cf0:	bf 90       	pop	r11
    3cf2:	af 90       	pop	r10
    3cf4:	9f 90       	pop	r9
    3cf6:	8f 90       	pop	r8
    3cf8:	08 95       	ret

00003cfa <init_onepos>:

#include "../onepos.h"

void init_onepos(void)
{
	sysclk_init();
    3cfa:	0e 94 68 12 	call	0x24d0	; 0x24d0 <sysclk_init>
    3cfe:	80 e0       	ldi	r24, 0x00	; 0
    3d00:	9a e6       	ldi	r25, 0x6A	; 106
    3d02:	a8 e1       	ldi	r26, 0x18	; 24
    3d04:	b0 e0       	ldi	r27, 0x00	; 0
    3d06:	01 97       	sbiw	r24, 0x01	; 1
    3d08:	a1 09       	sbc	r26, r1
    3d0a:	b1 09       	sbc	r27, r1
    3d0c:	00 97       	sbiw	r24, 0x00	; 0
    3d0e:	a1 05       	cpc	r26, r1
    3d10:	b1 05       	cpc	r27, r1
    3d12:	c9 f7       	brne	.-14     	; 0x3d06 <init_onepos+0xc>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3d14:	e0 e4       	ldi	r30, 0x40	; 64
    3d16:	f6 e0       	ldi	r31, 0x06	; 6
    3d18:	88 e0       	ldi	r24, 0x08	; 8
    3d1a:	82 83       	std	Z+2, r24	; 0x02
    3d1c:	94 e0       	ldi	r25, 0x04	; 4
    3d1e:	92 83       	std	Z+2, r25	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3d20:	a0 e0       	ldi	r26, 0x00	; 0
    3d22:	b6 e0       	ldi	r27, 0x06	; 6
    3d24:	20 e4       	ldi	r18, 0x40	; 64
    3d26:	11 96       	adiw	r26, 0x01	; 1
    3d28:	2c 93       	st	X, r18
    3d2a:	11 97       	sbiw	r26, 0x01	; 1
    3d2c:	30 e8       	ldi	r19, 0x80	; 128
    3d2e:	11 96       	adiw	r26, 0x01	; 1
    3d30:	3c 93       	st	X, r19
    3d32:	a0 e2       	ldi	r26, 0x20	; 32
    3d34:	b6 e0       	ldi	r27, 0x06	; 6
    3d36:	41 e0       	ldi	r20, 0x01	; 1
    3d38:	11 96       	adiw	r26, 0x01	; 1
    3d3a:	4c 93       	st	X, r20
    3d3c:	11 97       	sbiw	r26, 0x01	; 1
    3d3e:	42 e0       	ldi	r20, 0x02	; 2
    3d40:	11 96       	adiw	r26, 0x01	; 1
    3d42:	4c 93       	st	X, r20
    3d44:	a0 e8       	ldi	r26, 0x80	; 128
    3d46:	b6 e0       	ldi	r27, 0x06	; 6
    3d48:	11 96       	adiw	r26, 0x01	; 1
    3d4a:	4c 93       	st	X, r20
    3d4c:	11 97       	sbiw	r26, 0x01	; 1
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3d4e:	12 96       	adiw	r26, 0x02	; 2
    3d50:	9c 93       	st	X, r25
    3d52:	12 97       	sbiw	r26, 0x02	; 2
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3d54:	11 96       	adiw	r26, 0x01	; 1
    3d56:	8c 93       	st	X, r24
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3d58:	a0 e6       	ldi	r26, 0x60	; 96
    3d5a:	b6 e0       	ldi	r27, 0x06	; 6
    3d5c:	12 96       	adiw	r26, 0x02	; 2
    3d5e:	9c 93       	st	X, r25
    3d60:	12 97       	sbiw	r26, 0x02	; 2
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3d62:	11 96       	adiw	r26, 0x01	; 1
    3d64:	8c 93       	st	X, r24
    3d66:	80 e1       	ldi	r24, 0x10	; 16
    3d68:	81 83       	std	Z+1, r24	; 0x01
    3d6a:	80 e2       	ldi	r24, 0x20	; 32
    3d6c:	81 83       	std	Z+1, r24	; 0x01
    3d6e:	31 83       	std	Z+1, r19	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3d70:	22 83       	std	Z+2, r18	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3d72:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    3d74:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3d76:	e6 e5       	ldi	r30, 0x56	; 86
    3d78:	f6 e0       	ldi	r31, 0x06	; 6
    3d7a:	90 81       	ld	r25, Z
    3d7c:	97 70       	andi	r25, 0x07	; 7
    3d7e:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
    3d80:	90 81       	ld	r25, Z
    3d82:	90 61       	ori	r25, 0x10	; 16
    3d84:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3d86:	8f bf       	out	0x3f, r24	; 63
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3d88:	81 e0       	ldi	r24, 0x01	; 1
    3d8a:	e0 e8       	ldi	r30, 0x80	; 128
    3d8c:	f6 e0       	ldi	r31, 0x06	; 6
    3d8e:	82 83       	std	Z+2, r24	; 0x02
	
	#ifdef ENABLE_RTC
	// 	rtc_init();
	#endif
	#ifdef ENABLE_USB
	usb_init();
    3d90:	87 c4       	rjmp	.+2318   	; 0x46a0 <usb_init>
    3d92:	08 95       	ret

00003d94 <init_animation>:
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3d94:	80 e4       	ldi	r24, 0x40	; 64
    3d96:	e0 e0       	ldi	r30, 0x00	; 0
    3d98:	f6 e0       	ldi	r31, 0x06	; 6
    3d9a:	85 83       	std	Z+5, r24	; 0x05
    3d9c:	80 e0       	ldi	r24, 0x00	; 0
    3d9e:	92 ee       	ldi	r25, 0xE2	; 226
    3da0:	a4 e0       	ldi	r26, 0x04	; 4
    3da2:	b0 e0       	ldi	r27, 0x00	; 0
    3da4:	01 97       	sbiw	r24, 0x01	; 1
    3da6:	a1 09       	sbc	r26, r1
    3da8:	b1 09       	sbc	r27, r1
    3daa:	00 97       	sbiw	r24, 0x00	; 0
    3dac:	a1 05       	cpc	r26, r1
    3dae:	b1 05       	cpc	r27, r1
    3db0:	c9 f7       	brne	.-14     	; 0x3da4 <init_animation+0x10>
    3db2:	80 e8       	ldi	r24, 0x80	; 128
    3db4:	e0 e0       	ldi	r30, 0x00	; 0
    3db6:	f6 e0       	ldi	r31, 0x06	; 6
    3db8:	85 83       	std	Z+5, r24	; 0x05
    3dba:	80 e0       	ldi	r24, 0x00	; 0
    3dbc:	92 ee       	ldi	r25, 0xE2	; 226
    3dbe:	a4 e0       	ldi	r26, 0x04	; 4
    3dc0:	b0 e0       	ldi	r27, 0x00	; 0
    3dc2:	01 97       	sbiw	r24, 0x01	; 1
    3dc4:	a1 09       	sbc	r26, r1
    3dc6:	b1 09       	sbc	r27, r1
    3dc8:	00 97       	sbiw	r24, 0x00	; 0
    3dca:	a1 05       	cpc	r26, r1
    3dcc:	b1 05       	cpc	r27, r1
    3dce:	c9 f7       	brne	.-14     	; 0x3dc2 <init_animation+0x2e>
    3dd0:	81 e0       	ldi	r24, 0x01	; 1
    3dd2:	e0 e2       	ldi	r30, 0x20	; 32
    3dd4:	f6 e0       	ldi	r31, 0x06	; 6
    3dd6:	85 83       	std	Z+5, r24	; 0x05
    3dd8:	80 e0       	ldi	r24, 0x00	; 0
    3dda:	92 ee       	ldi	r25, 0xE2	; 226
    3ddc:	a4 e0       	ldi	r26, 0x04	; 4
    3dde:	b0 e0       	ldi	r27, 0x00	; 0
    3de0:	01 97       	sbiw	r24, 0x01	; 1
    3de2:	a1 09       	sbc	r26, r1
    3de4:	b1 09       	sbc	r27, r1
    3de6:	00 97       	sbiw	r24, 0x00	; 0
    3de8:	a1 05       	cpc	r26, r1
    3dea:	b1 05       	cpc	r27, r1
    3dec:	c9 f7       	brne	.-14     	; 0x3de0 <init_animation+0x4c>
    3dee:	82 e0       	ldi	r24, 0x02	; 2
    3df0:	e0 e2       	ldi	r30, 0x20	; 32
    3df2:	f6 e0       	ldi	r31, 0x06	; 6
    3df4:	85 83       	std	Z+5, r24	; 0x05
    3df6:	80 e0       	ldi	r24, 0x00	; 0
    3df8:	92 ee       	ldi	r25, 0xE2	; 226
    3dfa:	a4 e0       	ldi	r26, 0x04	; 4
    3dfc:	b0 e0       	ldi	r27, 0x00	; 0
    3dfe:	01 97       	sbiw	r24, 0x01	; 1
    3e00:	a1 09       	sbc	r26, r1
    3e02:	b1 09       	sbc	r27, r1
    3e04:	00 97       	sbiw	r24, 0x00	; 0
    3e06:	a1 05       	cpc	r26, r1
    3e08:	b1 05       	cpc	r27, r1
    3e0a:	c9 f7       	brne	.-14     	; 0x3dfe <init_animation+0x6a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3e0c:	80 e4       	ldi	r24, 0x40	; 64
    3e0e:	e0 e0       	ldi	r30, 0x00	; 0
    3e10:	f6 e0       	ldi	r31, 0x06	; 6
    3e12:	86 83       	std	Z+6, r24	; 0x06
    3e14:	80 e0       	ldi	r24, 0x00	; 0
    3e16:	92 ee       	ldi	r25, 0xE2	; 226
    3e18:	a4 e0       	ldi	r26, 0x04	; 4
    3e1a:	b0 e0       	ldi	r27, 0x00	; 0
    3e1c:	01 97       	sbiw	r24, 0x01	; 1
    3e1e:	a1 09       	sbc	r26, r1
    3e20:	b1 09       	sbc	r27, r1
    3e22:	00 97       	sbiw	r24, 0x00	; 0
    3e24:	a1 05       	cpc	r26, r1
    3e26:	b1 05       	cpc	r27, r1
    3e28:	c9 f7       	brne	.-14     	; 0x3e1c <init_animation+0x88>
    3e2a:	80 e8       	ldi	r24, 0x80	; 128
    3e2c:	e0 e0       	ldi	r30, 0x00	; 0
    3e2e:	f6 e0       	ldi	r31, 0x06	; 6
    3e30:	86 83       	std	Z+6, r24	; 0x06
    3e32:	80 e0       	ldi	r24, 0x00	; 0
    3e34:	92 ee       	ldi	r25, 0xE2	; 226
    3e36:	a4 e0       	ldi	r26, 0x04	; 4
    3e38:	b0 e0       	ldi	r27, 0x00	; 0
    3e3a:	01 97       	sbiw	r24, 0x01	; 1
    3e3c:	a1 09       	sbc	r26, r1
    3e3e:	b1 09       	sbc	r27, r1
    3e40:	00 97       	sbiw	r24, 0x00	; 0
    3e42:	a1 05       	cpc	r26, r1
    3e44:	b1 05       	cpc	r27, r1
    3e46:	c9 f7       	brne	.-14     	; 0x3e3a <init_animation+0xa6>
    3e48:	81 e0       	ldi	r24, 0x01	; 1
    3e4a:	e0 e2       	ldi	r30, 0x20	; 32
    3e4c:	f6 e0       	ldi	r31, 0x06	; 6
    3e4e:	86 83       	std	Z+6, r24	; 0x06
    3e50:	80 e0       	ldi	r24, 0x00	; 0
    3e52:	92 ee       	ldi	r25, 0xE2	; 226
    3e54:	a4 e0       	ldi	r26, 0x04	; 4
    3e56:	b0 e0       	ldi	r27, 0x00	; 0
    3e58:	01 97       	sbiw	r24, 0x01	; 1
    3e5a:	a1 09       	sbc	r26, r1
    3e5c:	b1 09       	sbc	r27, r1
    3e5e:	00 97       	sbiw	r24, 0x00	; 0
    3e60:	a1 05       	cpc	r26, r1
    3e62:	b1 05       	cpc	r27, r1
    3e64:	c9 f7       	brne	.-14     	; 0x3e58 <init_animation+0xc4>
    3e66:	82 e0       	ldi	r24, 0x02	; 2
    3e68:	e0 e2       	ldi	r30, 0x20	; 32
    3e6a:	f6 e0       	ldi	r31, 0x06	; 6
    3e6c:	86 83       	std	Z+6, r24	; 0x06
    3e6e:	80 e0       	ldi	r24, 0x00	; 0
    3e70:	92 ee       	ldi	r25, 0xE2	; 226
    3e72:	a4 e0       	ldi	r26, 0x04	; 4
    3e74:	b0 e0       	ldi	r27, 0x00	; 0
    3e76:	01 97       	sbiw	r24, 0x01	; 1
    3e78:	a1 09       	sbc	r26, r1
    3e7a:	b1 09       	sbc	r27, r1
    3e7c:	00 97       	sbiw	r24, 0x00	; 0
    3e7e:	a1 05       	cpc	r26, r1
    3e80:	b1 05       	cpc	r27, r1
    3e82:	c9 f7       	brne	.-14     	; 0x3e76 <init_animation+0xe2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3e84:	80 e4       	ldi	r24, 0x40	; 64
    3e86:	e0 e0       	ldi	r30, 0x00	; 0
    3e88:	f6 e0       	ldi	r31, 0x06	; 6
    3e8a:	85 83       	std	Z+5, r24	; 0x05
    3e8c:	80 e0       	ldi	r24, 0x00	; 0
    3e8e:	94 ec       	ldi	r25, 0xC4	; 196
    3e90:	a9 e0       	ldi	r26, 0x09	; 9
    3e92:	b0 e0       	ldi	r27, 0x00	; 0
    3e94:	01 97       	sbiw	r24, 0x01	; 1
    3e96:	a1 09       	sbc	r26, r1
    3e98:	b1 09       	sbc	r27, r1
    3e9a:	00 97       	sbiw	r24, 0x00	; 0
    3e9c:	a1 05       	cpc	r26, r1
    3e9e:	b1 05       	cpc	r27, r1
    3ea0:	c9 f7       	brne	.-14     	; 0x3e94 <init_animation+0x100>
    3ea2:	80 e8       	ldi	r24, 0x80	; 128
    3ea4:	e0 e0       	ldi	r30, 0x00	; 0
    3ea6:	f6 e0       	ldi	r31, 0x06	; 6
    3ea8:	85 83       	std	Z+5, r24	; 0x05
    3eaa:	80 e0       	ldi	r24, 0x00	; 0
    3eac:	94 ec       	ldi	r25, 0xC4	; 196
    3eae:	a9 e0       	ldi	r26, 0x09	; 9
    3eb0:	b0 e0       	ldi	r27, 0x00	; 0
    3eb2:	01 97       	sbiw	r24, 0x01	; 1
    3eb4:	a1 09       	sbc	r26, r1
    3eb6:	b1 09       	sbc	r27, r1
    3eb8:	00 97       	sbiw	r24, 0x00	; 0
    3eba:	a1 05       	cpc	r26, r1
    3ebc:	b1 05       	cpc	r27, r1
    3ebe:	c9 f7       	brne	.-14     	; 0x3eb2 <init_animation+0x11e>
    3ec0:	81 e0       	ldi	r24, 0x01	; 1
    3ec2:	e0 e2       	ldi	r30, 0x20	; 32
    3ec4:	f6 e0       	ldi	r31, 0x06	; 6
    3ec6:	85 83       	std	Z+5, r24	; 0x05
    3ec8:	80 e0       	ldi	r24, 0x00	; 0
    3eca:	94 ec       	ldi	r25, 0xC4	; 196
    3ecc:	a9 e0       	ldi	r26, 0x09	; 9
    3ece:	b0 e0       	ldi	r27, 0x00	; 0
    3ed0:	01 97       	sbiw	r24, 0x01	; 1
    3ed2:	a1 09       	sbc	r26, r1
    3ed4:	b1 09       	sbc	r27, r1
    3ed6:	00 97       	sbiw	r24, 0x00	; 0
    3ed8:	a1 05       	cpc	r26, r1
    3eda:	b1 05       	cpc	r27, r1
    3edc:	c9 f7       	brne	.-14     	; 0x3ed0 <init_animation+0x13c>
    3ede:	82 e0       	ldi	r24, 0x02	; 2
    3ee0:	e0 e2       	ldi	r30, 0x20	; 32
    3ee2:	f6 e0       	ldi	r31, 0x06	; 6
    3ee4:	85 83       	std	Z+5, r24	; 0x05
    3ee6:	80 e0       	ldi	r24, 0x00	; 0
    3ee8:	94 ec       	ldi	r25, 0xC4	; 196
    3eea:	a9 e0       	ldi	r26, 0x09	; 9
    3eec:	b0 e0       	ldi	r27, 0x00	; 0
    3eee:	01 97       	sbiw	r24, 0x01	; 1
    3ef0:	a1 09       	sbc	r26, r1
    3ef2:	b1 09       	sbc	r27, r1
    3ef4:	00 97       	sbiw	r24, 0x00	; 0
    3ef6:	a1 05       	cpc	r26, r1
    3ef8:	b1 05       	cpc	r27, r1
    3efa:	c9 f7       	brne	.-14     	; 0x3eee <init_animation+0x15a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3efc:	80 e4       	ldi	r24, 0x40	; 64
    3efe:	e0 e0       	ldi	r30, 0x00	; 0
    3f00:	f6 e0       	ldi	r31, 0x06	; 6
    3f02:	86 83       	std	Z+6, r24	; 0x06
    3f04:	80 e0       	ldi	r24, 0x00	; 0
    3f06:	94 ec       	ldi	r25, 0xC4	; 196
    3f08:	a9 e0       	ldi	r26, 0x09	; 9
    3f0a:	b0 e0       	ldi	r27, 0x00	; 0
    3f0c:	01 97       	sbiw	r24, 0x01	; 1
    3f0e:	a1 09       	sbc	r26, r1
    3f10:	b1 09       	sbc	r27, r1
    3f12:	00 97       	sbiw	r24, 0x00	; 0
    3f14:	a1 05       	cpc	r26, r1
    3f16:	b1 05       	cpc	r27, r1
    3f18:	c9 f7       	brne	.-14     	; 0x3f0c <init_animation+0x178>
    3f1a:	80 e8       	ldi	r24, 0x80	; 128
    3f1c:	e0 e0       	ldi	r30, 0x00	; 0
    3f1e:	f6 e0       	ldi	r31, 0x06	; 6
    3f20:	86 83       	std	Z+6, r24	; 0x06
    3f22:	80 e0       	ldi	r24, 0x00	; 0
    3f24:	94 ec       	ldi	r25, 0xC4	; 196
    3f26:	a9 e0       	ldi	r26, 0x09	; 9
    3f28:	b0 e0       	ldi	r27, 0x00	; 0
    3f2a:	01 97       	sbiw	r24, 0x01	; 1
    3f2c:	a1 09       	sbc	r26, r1
    3f2e:	b1 09       	sbc	r27, r1
    3f30:	00 97       	sbiw	r24, 0x00	; 0
    3f32:	a1 05       	cpc	r26, r1
    3f34:	b1 05       	cpc	r27, r1
    3f36:	c9 f7       	brne	.-14     	; 0x3f2a <init_animation+0x196>
    3f38:	81 e0       	ldi	r24, 0x01	; 1
    3f3a:	e0 e2       	ldi	r30, 0x20	; 32
    3f3c:	f6 e0       	ldi	r31, 0x06	; 6
    3f3e:	86 83       	std	Z+6, r24	; 0x06
    3f40:	80 e0       	ldi	r24, 0x00	; 0
    3f42:	94 ec       	ldi	r25, 0xC4	; 196
    3f44:	a9 e0       	ldi	r26, 0x09	; 9
    3f46:	b0 e0       	ldi	r27, 0x00	; 0
    3f48:	01 97       	sbiw	r24, 0x01	; 1
    3f4a:	a1 09       	sbc	r26, r1
    3f4c:	b1 09       	sbc	r27, r1
    3f4e:	00 97       	sbiw	r24, 0x00	; 0
    3f50:	a1 05       	cpc	r26, r1
    3f52:	b1 05       	cpc	r27, r1
    3f54:	c9 f7       	brne	.-14     	; 0x3f48 <init_animation+0x1b4>
    3f56:	82 e0       	ldi	r24, 0x02	; 2
    3f58:	e0 e2       	ldi	r30, 0x20	; 32
    3f5a:	f6 e0       	ldi	r31, 0x06	; 6
    3f5c:	86 83       	std	Z+6, r24	; 0x06
    3f5e:	80 e0       	ldi	r24, 0x00	; 0
    3f60:	94 ec       	ldi	r25, 0xC4	; 196
    3f62:	a9 e0       	ldi	r26, 0x09	; 9
    3f64:	b0 e0       	ldi	r27, 0x00	; 0
    3f66:	01 97       	sbiw	r24, 0x01	; 1
    3f68:	a1 09       	sbc	r26, r1
    3f6a:	b1 09       	sbc	r27, r1
    3f6c:	00 97       	sbiw	r24, 0x00	; 0
    3f6e:	a1 05       	cpc	r26, r1
    3f70:	b1 05       	cpc	r27, r1
    3f72:	c9 f7       	brne	.-14     	; 0x3f66 <init_animation+0x1d2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3f74:	80 e4       	ldi	r24, 0x40	; 64
    3f76:	e0 e0       	ldi	r30, 0x00	; 0
    3f78:	f6 e0       	ldi	r31, 0x06	; 6
    3f7a:	85 83       	std	Z+5, r24	; 0x05
    3f7c:	80 e0       	ldi	r24, 0x00	; 0
    3f7e:	96 ea       	ldi	r25, 0xA6	; 166
    3f80:	ae e0       	ldi	r26, 0x0E	; 14
    3f82:	b0 e0       	ldi	r27, 0x00	; 0
    3f84:	01 97       	sbiw	r24, 0x01	; 1
    3f86:	a1 09       	sbc	r26, r1
    3f88:	b1 09       	sbc	r27, r1
    3f8a:	00 97       	sbiw	r24, 0x00	; 0
    3f8c:	a1 05       	cpc	r26, r1
    3f8e:	b1 05       	cpc	r27, r1
    3f90:	c9 f7       	brne	.-14     	; 0x3f84 <init_animation+0x1f0>
    3f92:	80 e8       	ldi	r24, 0x80	; 128
    3f94:	e0 e0       	ldi	r30, 0x00	; 0
    3f96:	f6 e0       	ldi	r31, 0x06	; 6
    3f98:	85 83       	std	Z+5, r24	; 0x05
    3f9a:	80 e0       	ldi	r24, 0x00	; 0
    3f9c:	96 ea       	ldi	r25, 0xA6	; 166
    3f9e:	ae e0       	ldi	r26, 0x0E	; 14
    3fa0:	b0 e0       	ldi	r27, 0x00	; 0
    3fa2:	01 97       	sbiw	r24, 0x01	; 1
    3fa4:	a1 09       	sbc	r26, r1
    3fa6:	b1 09       	sbc	r27, r1
    3fa8:	00 97       	sbiw	r24, 0x00	; 0
    3faa:	a1 05       	cpc	r26, r1
    3fac:	b1 05       	cpc	r27, r1
    3fae:	c9 f7       	brne	.-14     	; 0x3fa2 <init_animation+0x20e>
    3fb0:	81 e0       	ldi	r24, 0x01	; 1
    3fb2:	e0 e2       	ldi	r30, 0x20	; 32
    3fb4:	f6 e0       	ldi	r31, 0x06	; 6
    3fb6:	85 83       	std	Z+5, r24	; 0x05
    3fb8:	80 e0       	ldi	r24, 0x00	; 0
    3fba:	96 ea       	ldi	r25, 0xA6	; 166
    3fbc:	ae e0       	ldi	r26, 0x0E	; 14
    3fbe:	b0 e0       	ldi	r27, 0x00	; 0
    3fc0:	01 97       	sbiw	r24, 0x01	; 1
    3fc2:	a1 09       	sbc	r26, r1
    3fc4:	b1 09       	sbc	r27, r1
    3fc6:	00 97       	sbiw	r24, 0x00	; 0
    3fc8:	a1 05       	cpc	r26, r1
    3fca:	b1 05       	cpc	r27, r1
    3fcc:	c9 f7       	brne	.-14     	; 0x3fc0 <init_animation+0x22c>
    3fce:	82 e0       	ldi	r24, 0x02	; 2
    3fd0:	e0 e2       	ldi	r30, 0x20	; 32
    3fd2:	f6 e0       	ldi	r31, 0x06	; 6
    3fd4:	85 83       	std	Z+5, r24	; 0x05
    3fd6:	80 e0       	ldi	r24, 0x00	; 0
    3fd8:	96 ea       	ldi	r25, 0xA6	; 166
    3fda:	ae e0       	ldi	r26, 0x0E	; 14
    3fdc:	b0 e0       	ldi	r27, 0x00	; 0
    3fde:	01 97       	sbiw	r24, 0x01	; 1
    3fe0:	a1 09       	sbc	r26, r1
    3fe2:	b1 09       	sbc	r27, r1
    3fe4:	00 97       	sbiw	r24, 0x00	; 0
    3fe6:	a1 05       	cpc	r26, r1
    3fe8:	b1 05       	cpc	r27, r1
    3fea:	c9 f7       	brne	.-14     	; 0x3fde <init_animation+0x24a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3fec:	80 e4       	ldi	r24, 0x40	; 64
    3fee:	e0 e0       	ldi	r30, 0x00	; 0
    3ff0:	f6 e0       	ldi	r31, 0x06	; 6
    3ff2:	86 83       	std	Z+6, r24	; 0x06
    3ff4:	80 e0       	ldi	r24, 0x00	; 0
    3ff6:	96 ea       	ldi	r25, 0xA6	; 166
    3ff8:	ae e0       	ldi	r26, 0x0E	; 14
    3ffa:	b0 e0       	ldi	r27, 0x00	; 0
    3ffc:	01 97       	sbiw	r24, 0x01	; 1
    3ffe:	a1 09       	sbc	r26, r1
    4000:	b1 09       	sbc	r27, r1
    4002:	00 97       	sbiw	r24, 0x00	; 0
    4004:	a1 05       	cpc	r26, r1
    4006:	b1 05       	cpc	r27, r1
    4008:	c9 f7       	brne	.-14     	; 0x3ffc <init_animation+0x268>
    400a:	80 e8       	ldi	r24, 0x80	; 128
    400c:	e0 e0       	ldi	r30, 0x00	; 0
    400e:	f6 e0       	ldi	r31, 0x06	; 6
    4010:	86 83       	std	Z+6, r24	; 0x06
    4012:	80 e0       	ldi	r24, 0x00	; 0
    4014:	96 ea       	ldi	r25, 0xA6	; 166
    4016:	ae e0       	ldi	r26, 0x0E	; 14
    4018:	b0 e0       	ldi	r27, 0x00	; 0
    401a:	01 97       	sbiw	r24, 0x01	; 1
    401c:	a1 09       	sbc	r26, r1
    401e:	b1 09       	sbc	r27, r1
    4020:	00 97       	sbiw	r24, 0x00	; 0
    4022:	a1 05       	cpc	r26, r1
    4024:	b1 05       	cpc	r27, r1
    4026:	c9 f7       	brne	.-14     	; 0x401a <init_animation+0x286>
    4028:	81 e0       	ldi	r24, 0x01	; 1
    402a:	e0 e2       	ldi	r30, 0x20	; 32
    402c:	f6 e0       	ldi	r31, 0x06	; 6
    402e:	86 83       	std	Z+6, r24	; 0x06
    4030:	80 e0       	ldi	r24, 0x00	; 0
    4032:	96 ea       	ldi	r25, 0xA6	; 166
    4034:	ae e0       	ldi	r26, 0x0E	; 14
    4036:	b0 e0       	ldi	r27, 0x00	; 0
    4038:	01 97       	sbiw	r24, 0x01	; 1
    403a:	a1 09       	sbc	r26, r1
    403c:	b1 09       	sbc	r27, r1
    403e:	00 97       	sbiw	r24, 0x00	; 0
    4040:	a1 05       	cpc	r26, r1
    4042:	b1 05       	cpc	r27, r1
    4044:	c9 f7       	brne	.-14     	; 0x4038 <init_animation+0x2a4>
    4046:	82 e0       	ldi	r24, 0x02	; 2
    4048:	e0 e2       	ldi	r30, 0x20	; 32
    404a:	f6 e0       	ldi	r31, 0x06	; 6
    404c:	86 83       	std	Z+6, r24	; 0x06
    404e:	80 e0       	ldi	r24, 0x00	; 0
    4050:	96 ea       	ldi	r25, 0xA6	; 166
    4052:	ae e0       	ldi	r26, 0x0E	; 14
    4054:	b0 e0       	ldi	r27, 0x00	; 0
    4056:	01 97       	sbiw	r24, 0x01	; 1
    4058:	a1 09       	sbc	r26, r1
    405a:	b1 09       	sbc	r27, r1
    405c:	00 97       	sbiw	r24, 0x00	; 0
    405e:	a1 05       	cpc	r26, r1
    4060:	b1 05       	cpc	r27, r1
    4062:	c9 f7       	brne	.-14     	; 0x4056 <init_animation+0x2c2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    4064:	80 e4       	ldi	r24, 0x40	; 64
    4066:	e0 e0       	ldi	r30, 0x00	; 0
    4068:	f6 e0       	ldi	r31, 0x06	; 6
    406a:	85 83       	std	Z+5, r24	; 0x05
    406c:	80 e0       	ldi	r24, 0x00	; 0
    406e:	98 e8       	ldi	r25, 0x88	; 136
    4070:	a3 e1       	ldi	r26, 0x13	; 19
    4072:	b0 e0       	ldi	r27, 0x00	; 0
    4074:	01 97       	sbiw	r24, 0x01	; 1
    4076:	a1 09       	sbc	r26, r1
    4078:	b1 09       	sbc	r27, r1
    407a:	00 97       	sbiw	r24, 0x00	; 0
    407c:	a1 05       	cpc	r26, r1
    407e:	b1 05       	cpc	r27, r1
    4080:	c9 f7       	brne	.-14     	; 0x4074 <init_animation+0x2e0>
    4082:	80 e8       	ldi	r24, 0x80	; 128
    4084:	e0 e0       	ldi	r30, 0x00	; 0
    4086:	f6 e0       	ldi	r31, 0x06	; 6
    4088:	85 83       	std	Z+5, r24	; 0x05
    408a:	80 e0       	ldi	r24, 0x00	; 0
    408c:	98 e8       	ldi	r25, 0x88	; 136
    408e:	a3 e1       	ldi	r26, 0x13	; 19
    4090:	b0 e0       	ldi	r27, 0x00	; 0
    4092:	01 97       	sbiw	r24, 0x01	; 1
    4094:	a1 09       	sbc	r26, r1
    4096:	b1 09       	sbc	r27, r1
    4098:	00 97       	sbiw	r24, 0x00	; 0
    409a:	a1 05       	cpc	r26, r1
    409c:	b1 05       	cpc	r27, r1
    409e:	c9 f7       	brne	.-14     	; 0x4092 <init_animation+0x2fe>
    40a0:	81 e0       	ldi	r24, 0x01	; 1
    40a2:	e0 e2       	ldi	r30, 0x20	; 32
    40a4:	f6 e0       	ldi	r31, 0x06	; 6
    40a6:	85 83       	std	Z+5, r24	; 0x05
    40a8:	80 e0       	ldi	r24, 0x00	; 0
    40aa:	98 e8       	ldi	r25, 0x88	; 136
    40ac:	a3 e1       	ldi	r26, 0x13	; 19
    40ae:	b0 e0       	ldi	r27, 0x00	; 0
    40b0:	01 97       	sbiw	r24, 0x01	; 1
    40b2:	a1 09       	sbc	r26, r1
    40b4:	b1 09       	sbc	r27, r1
    40b6:	00 97       	sbiw	r24, 0x00	; 0
    40b8:	a1 05       	cpc	r26, r1
    40ba:	b1 05       	cpc	r27, r1
    40bc:	c9 f7       	brne	.-14     	; 0x40b0 <init_animation+0x31c>
    40be:	82 e0       	ldi	r24, 0x02	; 2
    40c0:	e0 e2       	ldi	r30, 0x20	; 32
    40c2:	f6 e0       	ldi	r31, 0x06	; 6
    40c4:	85 83       	std	Z+5, r24	; 0x05
    40c6:	80 e0       	ldi	r24, 0x00	; 0
    40c8:	98 e8       	ldi	r25, 0x88	; 136
    40ca:	a3 e1       	ldi	r26, 0x13	; 19
    40cc:	b0 e0       	ldi	r27, 0x00	; 0
    40ce:	01 97       	sbiw	r24, 0x01	; 1
    40d0:	a1 09       	sbc	r26, r1
    40d2:	b1 09       	sbc	r27, r1
    40d4:	00 97       	sbiw	r24, 0x00	; 0
    40d6:	a1 05       	cpc	r26, r1
    40d8:	b1 05       	cpc	r27, r1
    40da:	c9 f7       	brne	.-14     	; 0x40ce <init_animation+0x33a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    40dc:	80 e4       	ldi	r24, 0x40	; 64
    40de:	e0 e0       	ldi	r30, 0x00	; 0
    40e0:	f6 e0       	ldi	r31, 0x06	; 6
    40e2:	86 83       	std	Z+6, r24	; 0x06
    40e4:	80 e0       	ldi	r24, 0x00	; 0
    40e6:	98 e8       	ldi	r25, 0x88	; 136
    40e8:	a3 e1       	ldi	r26, 0x13	; 19
    40ea:	b0 e0       	ldi	r27, 0x00	; 0
    40ec:	01 97       	sbiw	r24, 0x01	; 1
    40ee:	a1 09       	sbc	r26, r1
    40f0:	b1 09       	sbc	r27, r1
    40f2:	00 97       	sbiw	r24, 0x00	; 0
    40f4:	a1 05       	cpc	r26, r1
    40f6:	b1 05       	cpc	r27, r1
    40f8:	c9 f7       	brne	.-14     	; 0x40ec <init_animation+0x358>
    40fa:	80 e8       	ldi	r24, 0x80	; 128
    40fc:	e0 e0       	ldi	r30, 0x00	; 0
    40fe:	f6 e0       	ldi	r31, 0x06	; 6
    4100:	86 83       	std	Z+6, r24	; 0x06
    4102:	80 e0       	ldi	r24, 0x00	; 0
    4104:	98 e8       	ldi	r25, 0x88	; 136
    4106:	a3 e1       	ldi	r26, 0x13	; 19
    4108:	b0 e0       	ldi	r27, 0x00	; 0
    410a:	01 97       	sbiw	r24, 0x01	; 1
    410c:	a1 09       	sbc	r26, r1
    410e:	b1 09       	sbc	r27, r1
    4110:	00 97       	sbiw	r24, 0x00	; 0
    4112:	a1 05       	cpc	r26, r1
    4114:	b1 05       	cpc	r27, r1
    4116:	c9 f7       	brne	.-14     	; 0x410a <init_animation+0x376>
    4118:	81 e0       	ldi	r24, 0x01	; 1
    411a:	e0 e2       	ldi	r30, 0x20	; 32
    411c:	f6 e0       	ldi	r31, 0x06	; 6
    411e:	86 83       	std	Z+6, r24	; 0x06
    4120:	80 e0       	ldi	r24, 0x00	; 0
    4122:	98 e8       	ldi	r25, 0x88	; 136
    4124:	a3 e1       	ldi	r26, 0x13	; 19
    4126:	b0 e0       	ldi	r27, 0x00	; 0
    4128:	01 97       	sbiw	r24, 0x01	; 1
    412a:	a1 09       	sbc	r26, r1
    412c:	b1 09       	sbc	r27, r1
    412e:	00 97       	sbiw	r24, 0x00	; 0
    4130:	a1 05       	cpc	r26, r1
    4132:	b1 05       	cpc	r27, r1
    4134:	c9 f7       	brne	.-14     	; 0x4128 <init_animation+0x394>
    4136:	82 e0       	ldi	r24, 0x02	; 2
    4138:	e0 e2       	ldi	r30, 0x20	; 32
    413a:	f6 e0       	ldi	r31, 0x06	; 6
    413c:	86 83       	std	Z+6, r24	; 0x06
    413e:	80 e0       	ldi	r24, 0x00	; 0
    4140:	98 e8       	ldi	r25, 0x88	; 136
    4142:	a3 e1       	ldi	r26, 0x13	; 19
    4144:	b0 e0       	ldi	r27, 0x00	; 0
    4146:	01 97       	sbiw	r24, 0x01	; 1
    4148:	a1 09       	sbc	r26, r1
    414a:	b1 09       	sbc	r27, r1
    414c:	00 97       	sbiw	r24, 0x00	; 0
    414e:	a1 05       	cpc	r26, r1
    4150:	b1 05       	cpc	r27, r1
    4152:	c9 f7       	brne	.-14     	; 0x4146 <init_animation+0x3b2>
	delay_ms(160);
	led3(OFF);
	delay_ms(160);
	led4(OFF);
	delay_ms(160);
    4154:	08 95       	ret

00004156 <onepos_save_cfg>:
	return onepos_config.uwb_rx_antenna_delay;
}

void onepos_set_uwb_rx_antenna_delay(uint16_t delay)
{
	onepos_config.uwb_rx_antenna_delay = delay;
    4156:	48 e2       	ldi	r20, 0x28	; 40
    4158:	50 e0       	ldi	r21, 0x00	; 0
    415a:	6e ef       	ldi	r22, 0xFE	; 254
    415c:	7b e2       	ldi	r23, 0x2B	; 43
    415e:	80 e0       	ldi	r24, 0x00	; 0
    4160:	90 e0       	ldi	r25, 0x00	; 0
    4162:	0c 94 79 13 	jmp	0x26f2	; 0x26f2 <nvm_eeprom_erase_and_write_buffer>
    4166:	08 95       	ret

00004168 <onepos_get_mem_check>:
    4168:	80 91 fe 2b 	lds	r24, 0x2BFE
    416c:	90 91 ff 2b 	lds	r25, 0x2BFF
    4170:	08 95       	ret

00004172 <onepos_get_node_id>:
    4172:	60 e0       	ldi	r22, 0x00	; 0
    4174:	70 e0       	ldi	r23, 0x00	; 0
    4176:	81 e0       	ldi	r24, 0x01	; 1
    4178:	0e 94 ba 13 	call	0x2774	; 0x2774 <nvm_read_byte>
    417c:	90 e0       	ldi	r25, 0x00	; 0
    417e:	08 95       	ret

00004180 <onepos_write_default_cfg>:
    4180:	cf 93       	push	r28
    4182:	df 93       	push	r29
    4184:	88 ec       	ldi	r24, 0xC8	; 200
    4186:	90 e1       	ldi	r25, 0x10	; 16
    4188:	80 93 fe 2b 	sts	0x2BFE, r24
    418c:	90 93 ff 2b 	sts	0x2BFF, r25
    4190:	f0 df       	rcall	.-32     	; 0x4172 <onepos_get_node_id>
    4192:	c0 e0       	ldi	r28, 0x00	; 0
    4194:	dc e2       	ldi	r29, 0x2C	; 44
    4196:	88 83       	st	Y, r24
    4198:	99 83       	std	Y+1, r25	; 0x01
    419a:	81 e0       	ldi	r24, 0x01	; 1
    419c:	80 93 02 2c 	sts	0x2C02, r24
    41a0:	85 e1       	ldi	r24, 0x15	; 21
    41a2:	e4 eb       	ldi	r30, 0xB4	; 180
    41a4:	f4 e2       	ldi	r31, 0x24	; 36
    41a6:	a3 e0       	ldi	r26, 0x03	; 3
    41a8:	bc e2       	ldi	r27, 0x2C	; 44
    41aa:	01 90       	ld	r0, Z+
    41ac:	0d 92       	st	X+, r0
    41ae:	8a 95       	dec	r24
    41b0:	e1 f7       	brne	.-8      	; 0x41aa <onepos_write_default_cfg+0x2a>
    41b2:	85 e0       	ldi	r24, 0x05	; 5
    41b4:	e9 ec       	ldi	r30, 0xC9	; 201
    41b6:	f4 e2       	ldi	r31, 0x24	; 36
    41b8:	a8 e1       	ldi	r26, 0x18	; 24
    41ba:	bc e2       	ldi	r27, 0x2C	; 44
    41bc:	01 90       	ld	r0, Z+
    41be:	0d 92       	st	X+, r0
    41c0:	8a 95       	dec	r24
    41c2:	e1 f7       	brne	.-8      	; 0x41bc <onepos_write_default_cfg+0x3c>
    41c4:	85 e0       	ldi	r24, 0x05	; 5
    41c6:	ee ec       	ldi	r30, 0xCE	; 206
    41c8:	f4 e2       	ldi	r31, 0x24	; 36
    41ca:	ad e1       	ldi	r26, 0x1D	; 29
    41cc:	bc e2       	ldi	r27, 0x2C	; 44
    41ce:	01 90       	ld	r0, Z+
    41d0:	0d 92       	st	X+, r0
    41d2:	8a 95       	dec	r24
    41d4:	e1 f7       	brne	.-8      	; 0x41ce <onepos_write_default_cfg+0x4e>
    41d6:	88 81       	ld	r24, Y
    41d8:	99 81       	ldd	r25, Y+1	; 0x01
    41da:	83 30       	cpi	r24, 0x03	; 3
    41dc:	91 05       	cpc	r25, r1
    41de:	19 f1       	breq	.+70     	; 0x4226 <onepos_write_default_cfg+0xa6>
    41e0:	30 f4       	brcc	.+12     	; 0x41ee <onepos_write_default_cfg+0x6e>
    41e2:	81 30       	cpi	r24, 0x01	; 1
    41e4:	91 05       	cpc	r25, r1
    41e6:	49 f0       	breq	.+18     	; 0x41fa <onepos_write_default_cfg+0x7a>
    41e8:	02 97       	sbiw	r24, 0x02	; 2
    41ea:	91 f0       	breq	.+36     	; 0x4210 <onepos_write_default_cfg+0x90>
    41ec:	3d c0       	rjmp	.+122    	; 0x4268 <onepos_write_default_cfg+0xe8>
    41ee:	84 30       	cpi	r24, 0x04	; 4
    41f0:	91 05       	cpc	r25, r1
    41f2:	21 f1       	breq	.+72     	; 0x423c <onepos_write_default_cfg+0xbc>
    41f4:	05 97       	sbiw	r24, 0x05	; 5
    41f6:	69 f1       	breq	.+90     	; 0x4252 <onepos_write_default_cfg+0xd2>
    41f8:	37 c0       	rjmp	.+110    	; 0x4268 <onepos_write_default_cfg+0xe8>
    41fa:	84 e3       	ldi	r24, 0x34	; 52
    41fc:	90 e4       	ldi	r25, 0x40	; 64
    41fe:	80 93 22 2c 	sts	0x2C22, r24
    4202:	90 93 23 2c 	sts	0x2C23, r25
    4206:	80 93 24 2c 	sts	0x2C24, r24
    420a:	90 93 25 2c 	sts	0x2C25, r25
    420e:	36 c0       	rjmp	.+108    	; 0x427c <onepos_write_default_cfg+0xfc>
    4210:	84 e3       	ldi	r24, 0x34	; 52
    4212:	90 e4       	ldi	r25, 0x40	; 64
    4214:	80 93 22 2c 	sts	0x2C22, r24
    4218:	90 93 23 2c 	sts	0x2C23, r25
    421c:	80 93 24 2c 	sts	0x2C24, r24
    4220:	90 93 25 2c 	sts	0x2C25, r25
    4224:	2b c0       	rjmp	.+86     	; 0x427c <onepos_write_default_cfg+0xfc>
    4226:	84 e3       	ldi	r24, 0x34	; 52
    4228:	90 e4       	ldi	r25, 0x40	; 64
    422a:	80 93 22 2c 	sts	0x2C22, r24
    422e:	90 93 23 2c 	sts	0x2C23, r25
    4232:	80 93 24 2c 	sts	0x2C24, r24
    4236:	90 93 25 2c 	sts	0x2C25, r25
    423a:	20 c0       	rjmp	.+64     	; 0x427c <onepos_write_default_cfg+0xfc>
    423c:	84 e3       	ldi	r24, 0x34	; 52
    423e:	90 e4       	ldi	r25, 0x40	; 64
    4240:	80 93 22 2c 	sts	0x2C22, r24
    4244:	90 93 23 2c 	sts	0x2C23, r25
    4248:	80 93 24 2c 	sts	0x2C24, r24
    424c:	90 93 25 2c 	sts	0x2C25, r25
    4250:	15 c0       	rjmp	.+42     	; 0x427c <onepos_write_default_cfg+0xfc>
    4252:	84 e3       	ldi	r24, 0x34	; 52
    4254:	90 e4       	ldi	r25, 0x40	; 64
    4256:	80 93 22 2c 	sts	0x2C22, r24
    425a:	90 93 23 2c 	sts	0x2C23, r25
    425e:	80 93 24 2c 	sts	0x2C24, r24
    4262:	90 93 25 2c 	sts	0x2C25, r25
    4266:	0a c0       	rjmp	.+20     	; 0x427c <onepos_write_default_cfg+0xfc>
    4268:	86 e3       	ldi	r24, 0x36	; 54
    426a:	90 e4       	ldi	r25, 0x40	; 64
    426c:	80 93 22 2c 	sts	0x2C22, r24
    4270:	90 93 23 2c 	sts	0x2C23, r25
    4274:	80 93 24 2c 	sts	0x2C24, r24
    4278:	90 93 25 2c 	sts	0x2C25, r25
    427c:	6c df       	rcall	.-296    	; 0x4156 <onepos_save_cfg>
    427e:	df 91       	pop	r29
    4280:	cf 91       	pop	r28
    4282:	08 95       	ret

00004284 <onepos_read_cfg>:
    4284:	48 e2       	ldi	r20, 0x28	; 40
    4286:	50 e0       	ldi	r21, 0x00	; 0
    4288:	6e ef       	ldi	r22, 0xFE	; 254
    428a:	7b e2       	ldi	r23, 0x2B	; 43
    428c:	80 e0       	ldi	r24, 0x00	; 0
    428e:	90 e0       	ldi	r25, 0x00	; 0
    4290:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <nvm_eeprom_read_buffer>
    4294:	80 91 fe 2b 	lds	r24, 0x2BFE
    4298:	90 91 ff 2b 	lds	r25, 0x2BFF
    429c:	88 3c       	cpi	r24, 0xC8	; 200
    429e:	90 41       	sbci	r25, 0x10	; 16
    42a0:	19 f0       	breq	.+6      	; 0x42a8 <onepos_read_cfg+0x24>
    42a2:	6e df       	rcall	.-292    	; 0x4180 <onepos_write_default_cfg>
    42a4:	81 e0       	ldi	r24, 0x01	; 1
    42a6:	08 95       	ret
    42a8:	80 e0       	ldi	r24, 0x00	; 0
    42aa:	08 95       	ret

000042ac <onepos_get_namespaceID>:
    42ac:	63 e0       	ldi	r22, 0x03	; 3
    42ae:	7c e2       	ldi	r23, 0x2C	; 44
    42b0:	51 c4       	rjmp	.+2210   	; 0x4b54 <strcpy>
    42b2:	08 95       	ret

000042b4 <onepos_get_ble_scan_interval>:
    42b4:	68 e1       	ldi	r22, 0x18	; 24
    42b6:	7c e2       	ldi	r23, 0x2C	; 44
    42b8:	4d c4       	rjmp	.+2202   	; 0x4b54 <strcpy>
    42ba:	08 95       	ret

000042bc <onepos_get_ble_scan_window>:
    42bc:	6d e1       	ldi	r22, 0x1D	; 29
    42be:	7c e2       	ldi	r23, 0x2C	; 44
    42c0:	49 c4       	rjmp	.+2194   	; 0x4b54 <strcpy>
    42c2:	08 95       	ret

000042c4 <onepos_set_namespaceID>:
    42c4:	bc 01       	movw	r22, r24
    42c6:	83 e0       	ldi	r24, 0x03	; 3
    42c8:	9c e2       	ldi	r25, 0x2C	; 44
    42ca:	44 c4       	rjmp	.+2184   	; 0x4b54 <strcpy>
    42cc:	08 95       	ret

000042ce <onepos_set_ble_scan_interval>:
    42ce:	bc 01       	movw	r22, r24
    42d0:	88 e1       	ldi	r24, 0x18	; 24
    42d2:	9c e2       	ldi	r25, 0x2C	; 44
    42d4:	3f c4       	rjmp	.+2174   	; 0x4b54 <strcpy>
    42d6:	08 95       	ret

000042d8 <onepos_set_ble_scan_window>:
    42d8:	bc 01       	movw	r22, r24
    42da:	8d e1       	ldi	r24, 0x1D	; 29
    42dc:	9c e2       	ldi	r25, 0x2C	; 44
    42de:	3a c4       	rjmp	.+2164   	; 0x4b54 <strcpy>
    42e0:	08 95       	ret

000042e2 <onepos_configure_interface>:
    42e2:	2f 92       	push	r2
    42e4:	3f 92       	push	r3
    42e6:	4f 92       	push	r4
    42e8:	5f 92       	push	r5
    42ea:	6f 92       	push	r6
    42ec:	7f 92       	push	r7
    42ee:	8f 92       	push	r8
    42f0:	9f 92       	push	r9
    42f2:	af 92       	push	r10
    42f4:	bf 92       	push	r11
    42f6:	cf 92       	push	r12
    42f8:	df 92       	push	r13
    42fa:	ef 92       	push	r14
    42fc:	ff 92       	push	r15
    42fe:	0f 93       	push	r16
    4300:	1f 93       	push	r17
    4302:	cf 93       	push	r28
    4304:	df 93       	push	r29
    4306:	cd b7       	in	r28, 0x3d	; 61
    4308:	de b7       	in	r29, 0x3e	; 62
    430a:	ce 54       	subi	r28, 0x4E	; 78
    430c:	d1 09       	sbc	r29, r1
    430e:	cd bf       	out	0x3d, r28	; 61
    4310:	de bf       	out	0x3e, r29	; 62
    4312:	18 a2       	std	Y+32, r1	; 0x20
    4314:	1a a2       	std	Y+34, r1	; 0x22
    4316:	1b a2       	std	Y+35, r1	; 0x23
    4318:	1c a2       	std	Y+36, r1	; 0x24
    431a:	1d a2       	std	Y+37, r1	; 0x25
    431c:	51 2c       	mov	r5, r1
    431e:	6e 01       	movw	r12, r28
    4320:	26 e2       	ldi	r18, 0x26	; 38
    4322:	c2 0e       	add	r12, r18
    4324:	d1 1c       	adc	r13, r1
    4326:	7e 01       	movw	r14, r28
    4328:	30 e4       	ldi	r19, 0x40	; 64
    432a:	e3 0e       	add	r14, r19
    432c:	f1 1c       	adc	r15, r1
    432e:	8e 01       	movw	r16, r28
    4330:	05 5c       	subi	r16, 0xC5	; 197
    4332:	1f 4f       	sbci	r17, 0xFF	; 255
    4334:	0f 2e       	mov	r0, r31
    4336:	fe ef       	ldi	r31, 0xFE	; 254
    4338:	6f 2e       	mov	r6, r31
    433a:	fb e2       	ldi	r31, 0x2B	; 43
    433c:	7f 2e       	mov	r7, r31
    433e:	f0 2d       	mov	r31, r0
    4340:	0f 2e       	mov	r0, r31
    4342:	f4 e2       	ldi	r31, 0x24	; 36
    4344:	8f 2e       	mov	r8, r31
    4346:	f5 e2       	ldi	r31, 0x25	; 37
    4348:	9f 2e       	mov	r9, r31
    434a:	f0 2d       	mov	r31, r0
    434c:	5e 01       	movw	r10, r28
    434e:	81 e2       	ldi	r24, 0x21	; 33
    4350:	a8 0e       	add	r10, r24
    4352:	b1 1c       	adc	r11, r1
    4354:	fe 01       	movw	r30, r28
    4356:	b4 96       	adiw	r30, 0x24	; 36
    4358:	27 96       	adiw	r28, 0x07	; 7
    435a:	ee af       	std	Y+62, r30	; 0x3e
    435c:	ff af       	std	Y+63, r31	; 0x3f
    435e:	27 97       	sbiw	r28, 0x07	; 7
    4360:	9e 01       	movw	r18, r28
    4362:	2e 5d       	subi	r18, 0xDE	; 222
    4364:	3f 4f       	sbci	r19, 0xFF	; 255
    4366:	29 96       	adiw	r28, 0x09	; 9
    4368:	2e af       	std	Y+62, r18	; 0x3e
    436a:	3f af       	std	Y+63, r19	; 0x3f
    436c:	29 97       	sbiw	r28, 0x09	; 9
    436e:	ce 01       	movw	r24, r28
    4370:	4b 96       	adiw	r24, 0x1b	; 27
    4372:	2b 96       	adiw	r28, 0x0b	; 11
    4374:	8e af       	std	Y+62, r24	; 0x3e
    4376:	9f af       	std	Y+63, r25	; 0x3f
    4378:	2b 97       	sbiw	r28, 0x0b	; 11
    437a:	1e 01       	movw	r2, r28
    437c:	96 e1       	ldi	r25, 0x16	; 22
    437e:	29 0e       	add	r2, r25
    4380:	31 1c       	adc	r3, r1
    4382:	b3 97       	sbiw	r30, 0x23	; 35
    4384:	2d 96       	adiw	r28, 0x0d	; 13
    4386:	ee af       	std	Y+62, r30	; 0x3e
    4388:	ff af       	std	Y+63, r31	; 0x3f
    438a:	2d 97       	sbiw	r28, 0x0d	; 13
    438c:	22 50       	subi	r18, 0x02	; 2
    438e:	31 09       	sbc	r19, r1
    4390:	2f 96       	adiw	r28, 0x0f	; 15
    4392:	2e af       	std	Y+62, r18	; 0x3e
    4394:	3f af       	std	Y+63, r19	; 0x3f
    4396:	2f 97       	sbiw	r28, 0x0f	; 15
    4398:	41 2c       	mov	r4, r1
    439a:	c6 01       	movw	r24, r12
    439c:	87 df       	rcall	.-242    	; 0x42ac <onepos_get_namespaceID>
    439e:	c7 01       	movw	r24, r14
    43a0:	89 df       	rcall	.-238    	; 0x42b4 <onepos_get_ble_scan_interval>
    43a2:	c8 01       	movw	r24, r16
    43a4:	8b df       	rcall	.-234    	; 0x42bc <onepos_get_ble_scan_window>
    43a6:	83 ef       	ldi	r24, 0xF3	; 243
    43a8:	94 e2       	ldi	r25, 0x24	; 36
    43aa:	fb d3       	rcall	.+2038   	; 0x4ba2 <puts>
    43ac:	8c e0       	ldi	r24, 0x0C	; 12
    43ae:	95 e2       	ldi	r25, 0x25	; 37
    43b0:	f8 d3       	rcall	.+2032   	; 0x4ba2 <puts>
    43b2:	f3 01       	movw	r30, r6
    43b4:	80 81       	ld	r24, Z
    43b6:	91 81       	ldd	r25, Z+1	; 0x01
    43b8:	9f 93       	push	r25
    43ba:	8f 93       	push	r24
    43bc:	9f 92       	push	r9
    43be:	8f 92       	push	r8
    43c0:	df d3       	rcall	.+1982   	; 0x4b80 <printf>
    43c2:	d7 de       	rcall	.-594    	; 0x4172 <onepos_get_node_id>
    43c4:	9f 93       	push	r25
    43c6:	8f 93       	push	r24
    43c8:	80 e4       	ldi	r24, 0x40	; 64
    43ca:	95 e2       	ldi	r25, 0x25	; 37
    43cc:	9f 93       	push	r25
    43ce:	8f 93       	push	r24
    43d0:	d7 d3       	rcall	.+1966   	; 0x4b80 <printf>
    43d2:	80 91 02 2c 	lds	r24, 0x2C02
    43d6:	cd bf       	out	0x3d, r28	; 61
    43d8:	de bf       	out	0x3e, r29	; 62
    43da:	88 23       	and	r24, r24
    43dc:	19 f0       	breq	.+6      	; 0x43e4 <onepos_configure_interface+0x102>
    43de:	83 ed       	ldi	r24, 0xD3	; 211
    43e0:	94 e2       	ldi	r25, 0x24	; 36
    43e2:	02 c0       	rjmp	.+4      	; 0x43e8 <onepos_configure_interface+0x106>
    43e4:	83 ee       	ldi	r24, 0xE3	; 227
    43e6:	94 e2       	ldi	r25, 0x24	; 36
    43e8:	9f 93       	push	r25
    43ea:	8f 93       	push	r24
    43ec:	8b e5       	ldi	r24, 0x5B	; 91
    43ee:	95 e2       	ldi	r25, 0x25	; 37
    43f0:	9f 93       	push	r25
    43f2:	8f 93       	push	r24
    43f4:	c5 d3       	rcall	.+1930   	; 0x4b80 <printf>
    43f6:	df 92       	push	r13
    43f8:	cf 92       	push	r12
    43fa:	86 e7       	ldi	r24, 0x76	; 118
    43fc:	95 e2       	ldi	r25, 0x25	; 37
    43fe:	9f 93       	push	r25
    4400:	8f 93       	push	r24
    4402:	be d3       	rcall	.+1916   	; 0x4b80 <printf>
    4404:	ff 92       	push	r15
    4406:	ef 92       	push	r14
    4408:	81 e9       	ldi	r24, 0x91	; 145
    440a:	95 e2       	ldi	r25, 0x25	; 37
    440c:	9f 93       	push	r25
    440e:	8f 93       	push	r24
    4410:	b7 d3       	rcall	.+1902   	; 0x4b80 <printf>
    4412:	1f 93       	push	r17
    4414:	0f 93       	push	r16
    4416:	8c ea       	ldi	r24, 0xAC	; 172
    4418:	95 e2       	ldi	r25, 0x25	; 37
    441a:	9f 93       	push	r25
    441c:	8f 93       	push	r24
    441e:	b0 d3       	rcall	.+1888   	; 0x4b80 <printf>
    4420:	80 91 22 2c 	lds	r24, 0x2C22
    4424:	90 91 23 2c 	lds	r25, 0x2C23
    4428:	9f 93       	push	r25
    442a:	8f 93       	push	r24
    442c:	87 ec       	ldi	r24, 0xC7	; 199
    442e:	95 e2       	ldi	r25, 0x25	; 37
    4430:	9f 93       	push	r25
    4432:	8f 93       	push	r24
    4434:	a5 d3       	rcall	.+1866   	; 0x4b80 <printf>
    4436:	80 91 24 2c 	lds	r24, 0x2C24
    443a:	90 91 25 2c 	lds	r25, 0x2C25
    443e:	9f 93       	push	r25
    4440:	8f 93       	push	r24
    4442:	82 ee       	ldi	r24, 0xE2	; 226
    4444:	95 e2       	ldi	r25, 0x25	; 37
    4446:	9f 93       	push	r25
    4448:	8f 93       	push	r24
    444a:	9a d3       	rcall	.+1844   	; 0x4b80 <printf>
    444c:	8d ef       	ldi	r24, 0xFD	; 253
    444e:	95 e2       	ldi	r25, 0x25	; 37
    4450:	a8 d3       	rcall	.+1872   	; 0x4ba2 <puts>
    4452:	8e e0       	ldi	r24, 0x0E	; 14
    4454:	96 e2       	ldi	r25, 0x26	; 38
    4456:	9f 93       	push	r25
    4458:	8f 93       	push	r24
    445a:	92 d3       	rcall	.+1828   	; 0x4b80 <printf>
    445c:	bf 92       	push	r11
    445e:	af 92       	push	r10
    4460:	84 e4       	ldi	r24, 0x44	; 68
    4462:	96 e2       	ldi	r25, 0x26	; 38
    4464:	9f 93       	push	r25
    4466:	8f 93       	push	r24
    4468:	c9 d3       	rcall	.+1938   	; 0x4bfc <scanf>
    446a:	cd bf       	out	0x3d, r28	; 61
    446c:	de bf       	out	0x3e, r29	; 62
    446e:	89 a1       	ldd	r24, Y+33	; 0x21
    4470:	90 e0       	ldi	r25, 0x00	; 0
    4472:	88 30       	cpi	r24, 0x08	; 8
    4474:	91 05       	cpc	r25, r1
    4476:	08 f0       	brcs	.+2      	; 0x447a <onepos_configure_interface+0x198>
    4478:	c8 c0       	rjmp	.+400    	; 0x460a <onepos_configure_interface+0x328>
    447a:	fc 01       	movw	r30, r24
    447c:	ec 5e       	subi	r30, 0xEC	; 236
    447e:	fe 4f       	sbci	r31, 0xFE	; 254
    4480:	fa c2       	rjmp	.+1524   	; 0x4a76 <__tablejump2__>
    4482:	87 e4       	ldi	r24, 0x47	; 71
    4484:	96 e2       	ldi	r25, 0x26	; 38
    4486:	8d d3       	rcall	.+1818   	; 0x4ba2 <puts>
    4488:	80 e0       	ldi	r24, 0x00	; 0
    448a:	94 e2       	ldi	r25, 0x24	; 36
    448c:	a4 ef       	ldi	r26, 0xF4	; 244
    448e:	b4 2d       	mov	r27, r4
    4490:	01 97       	sbiw	r24, 0x01	; 1
    4492:	a1 09       	sbc	r26, r1
    4494:	b1 09       	sbc	r27, r1
    4496:	00 97       	sbiw	r24, 0x00	; 0
    4498:	a1 05       	cpc	r26, r1
    449a:	b1 05       	cpc	r27, r1
    449c:	c9 f7       	brne	.-14     	; 0x4490 <onepos_configure_interface+0x1ae>
    449e:	b1 c0       	rjmp	.+354    	; 0x4602 <onepos_configure_interface+0x320>
    44a0:	8c e8       	ldi	r24, 0x8C	; 140
    44a2:	96 e2       	ldi	r25, 0x26	; 38
    44a4:	9f 93       	push	r25
    44a6:	8f 93       	push	r24
    44a8:	6b d3       	rcall	.+1750   	; 0x4b80 <printf>
    44aa:	2f 96       	adiw	r28, 0x0f	; 15
    44ac:	9f ad       	ldd	r25, Y+63	; 0x3f
    44ae:	2f 97       	sbiw	r28, 0x0f	; 15
    44b0:	9f 93       	push	r25
    44b2:	2e 96       	adiw	r28, 0x0e	; 14
    44b4:	ef ad       	ldd	r30, Y+63	; 0x3f
    44b6:	2e 97       	sbiw	r28, 0x0e	; 14
    44b8:	ef 93       	push	r30
    44ba:	84 e4       	ldi	r24, 0x44	; 68
    44bc:	96 e2       	ldi	r25, 0x26	; 38
    44be:	9f 93       	push	r25
    44c0:	8f 93       	push	r24
    44c2:	9c d3       	rcall	.+1848   	; 0x4bfc <scanf>
    44c4:	0f 90       	pop	r0
    44c6:	0f 90       	pop	r0
    44c8:	0f 90       	pop	r0
    44ca:	0f 90       	pop	r0
    44cc:	0f 90       	pop	r0
    44ce:	0f 90       	pop	r0
    44d0:	88 a1       	ldd	r24, Y+32	; 0x20
    44d2:	88 23       	and	r24, r24
    44d4:	11 f0       	breq	.+4      	; 0x44da <onepos_configure_interface+0x1f8>
    44d6:	81 e0       	ldi	r24, 0x01	; 1
    44d8:	88 a3       	std	Y+32, r24	; 0x20
    44da:	88 a1       	ldd	r24, Y+32	; 0x20
    44dc:	80 93 02 2c 	sts	0x2C02, r24
    44e0:	90 c0       	rjmp	.+288    	; 0x4602 <onepos_configure_interface+0x320>
    44e2:	83 ec       	ldi	r24, 0xC3	; 195
    44e4:	96 e2       	ldi	r25, 0x26	; 38
    44e6:	9f 93       	push	r25
    44e8:	8f 93       	push	r24
    44ea:	4a d3       	rcall	.+1684   	; 0x4b80 <printf>
    44ec:	2d 96       	adiw	r28, 0x0d	; 13
    44ee:	ff ad       	ldd	r31, Y+63	; 0x3f
    44f0:	2d 97       	sbiw	r28, 0x0d	; 13
    44f2:	ff 93       	push	r31
    44f4:	2c 96       	adiw	r28, 0x0c	; 12
    44f6:	2f ad       	ldd	r18, Y+63	; 0x3f
    44f8:	2c 97       	sbiw	r28, 0x0c	; 12
    44fa:	2f 93       	push	r18
    44fc:	81 ee       	ldi	r24, 0xE1	; 225
    44fe:	96 e2       	ldi	r25, 0x26	; 38
    4500:	9f 93       	push	r25
    4502:	8f 93       	push	r24
    4504:	7b d3       	rcall	.+1782   	; 0x4bfc <scanf>
    4506:	ce 01       	movw	r24, r28
    4508:	01 96       	adiw	r24, 0x01	; 1
    450a:	dc de       	rcall	.-584    	; 0x42c4 <onepos_set_namespaceID>
    450c:	0f 90       	pop	r0
    450e:	0f 90       	pop	r0
    4510:	0f 90       	pop	r0
    4512:	0f 90       	pop	r0
    4514:	0f 90       	pop	r0
    4516:	0f 90       	pop	r0
    4518:	74 c0       	rjmp	.+232    	; 0x4602 <onepos_configure_interface+0x320>
    451a:	86 ee       	ldi	r24, 0xE6	; 230
    451c:	96 e2       	ldi	r25, 0x26	; 38
    451e:	9f 93       	push	r25
    4520:	8f 93       	push	r24
    4522:	2e d3       	rcall	.+1628   	; 0x4b80 <printf>
    4524:	3f 92       	push	r3
    4526:	2f 92       	push	r2
    4528:	81 e1       	ldi	r24, 0x11	; 17
    452a:	97 e2       	ldi	r25, 0x27	; 39
    452c:	9f 93       	push	r25
    452e:	8f 93       	push	r24
    4530:	65 d3       	rcall	.+1738   	; 0x4bfc <scanf>
    4532:	c1 01       	movw	r24, r2
    4534:	cc de       	rcall	.-616    	; 0x42ce <onepos_set_ble_scan_interval>
    4536:	0f 90       	pop	r0
    4538:	0f 90       	pop	r0
    453a:	0f 90       	pop	r0
    453c:	0f 90       	pop	r0
    453e:	0f 90       	pop	r0
    4540:	0f 90       	pop	r0
    4542:	5f c0       	rjmp	.+190    	; 0x4602 <onepos_configure_interface+0x320>
    4544:	85 e1       	ldi	r24, 0x15	; 21
    4546:	97 e2       	ldi	r25, 0x27	; 39
    4548:	9f 93       	push	r25
    454a:	8f 93       	push	r24
    454c:	19 d3       	rcall	.+1586   	; 0x4b80 <printf>
    454e:	2b 96       	adiw	r28, 0x0b	; 11
    4550:	3f ad       	ldd	r19, Y+63	; 0x3f
    4552:	2b 97       	sbiw	r28, 0x0b	; 11
    4554:	3f 93       	push	r19
    4556:	2a 96       	adiw	r28, 0x0a	; 10
    4558:	8f ad       	ldd	r24, Y+63	; 0x3f
    455a:	2a 97       	sbiw	r28, 0x0a	; 10
    455c:	8f 93       	push	r24
    455e:	81 e1       	ldi	r24, 0x11	; 17
    4560:	97 e2       	ldi	r25, 0x27	; 39
    4562:	9f 93       	push	r25
    4564:	8f 93       	push	r24
    4566:	4a d3       	rcall	.+1684   	; 0x4bfc <scanf>
    4568:	ce 01       	movw	r24, r28
    456a:	4b 96       	adiw	r24, 0x1b	; 27
    456c:	b5 de       	rcall	.-662    	; 0x42d8 <onepos_set_ble_scan_window>
    456e:	0f 90       	pop	r0
    4570:	0f 90       	pop	r0
    4572:	0f 90       	pop	r0
    4574:	0f 90       	pop	r0
    4576:	0f 90       	pop	r0
    4578:	0f 90       	pop	r0
    457a:	43 c0       	rjmp	.+134    	; 0x4602 <onepos_configure_interface+0x320>
    457c:	8f e3       	ldi	r24, 0x3F	; 63
    457e:	97 e2       	ldi	r25, 0x27	; 39
    4580:	9f 93       	push	r25
    4582:	8f 93       	push	r24
    4584:	fd d2       	rcall	.+1530   	; 0x4b80 <printf>
    4586:	29 96       	adiw	r28, 0x09	; 9
    4588:	9f ad       	ldd	r25, Y+63	; 0x3f
    458a:	29 97       	sbiw	r28, 0x09	; 9
    458c:	9f 93       	push	r25
    458e:	28 96       	adiw	r28, 0x08	; 8
    4590:	ef ad       	ldd	r30, Y+63	; 0x3f
    4592:	28 97       	sbiw	r28, 0x08	; 8
    4594:	ef 93       	push	r30
    4596:	85 e6       	ldi	r24, 0x65	; 101
    4598:	97 e2       	ldi	r25, 0x27	; 39
    459a:	9f 93       	push	r25
    459c:	8f 93       	push	r24
    459e:	2e d3       	rcall	.+1628   	; 0x4bfc <scanf>
    45a0:	8a a1       	ldd	r24, Y+34	; 0x22
    45a2:	9b a1       	ldd	r25, Y+35	; 0x23
    45a4:	80 93 22 2c 	sts	0x2C22, r24
    45a8:	90 93 23 2c 	sts	0x2C23, r25
    45ac:	0f 90       	pop	r0
    45ae:	0f 90       	pop	r0
    45b0:	0f 90       	pop	r0
    45b2:	0f 90       	pop	r0
    45b4:	0f 90       	pop	r0
    45b6:	0f 90       	pop	r0
    45b8:	24 c0       	rjmp	.+72     	; 0x4602 <onepos_configure_interface+0x320>
    45ba:	89 e6       	ldi	r24, 0x69	; 105
    45bc:	97 e2       	ldi	r25, 0x27	; 39
    45be:	9f 93       	push	r25
    45c0:	8f 93       	push	r24
    45c2:	de d2       	rcall	.+1468   	; 0x4b80 <printf>
    45c4:	27 96       	adiw	r28, 0x07	; 7
    45c6:	ff ad       	ldd	r31, Y+63	; 0x3f
    45c8:	27 97       	sbiw	r28, 0x07	; 7
    45ca:	ff 93       	push	r31
    45cc:	26 96       	adiw	r28, 0x06	; 6
    45ce:	2f ad       	ldd	r18, Y+63	; 0x3f
    45d0:	26 97       	sbiw	r28, 0x06	; 6
    45d2:	2f 93       	push	r18
    45d4:	85 e6       	ldi	r24, 0x65	; 101
    45d6:	97 e2       	ldi	r25, 0x27	; 39
    45d8:	9f 93       	push	r25
    45da:	8f 93       	push	r24
    45dc:	0f d3       	rcall	.+1566   	; 0x4bfc <scanf>
    45de:	8c a1       	ldd	r24, Y+36	; 0x24
    45e0:	9d a1       	ldd	r25, Y+37	; 0x25
    45e2:	80 93 24 2c 	sts	0x2C24, r24
    45e6:	90 93 25 2c 	sts	0x2C25, r25
    45ea:	0f 90       	pop	r0
    45ec:	0f 90       	pop	r0
    45ee:	0f 90       	pop	r0
    45f0:	0f 90       	pop	r0
    45f2:	0f 90       	pop	r0
    45f4:	0f 90       	pop	r0
    45f6:	05 c0       	rjmp	.+10     	; 0x4602 <onepos_configure_interface+0x320>
    45f8:	ae dd       	rcall	.-1188   	; 0x4156 <onepos_save_cfg>
    45fa:	8f e8       	ldi	r24, 0x8F	; 143
    45fc:	97 e2       	ldi	r25, 0x27	; 39
    45fe:	d1 d2       	rcall	.+1442   	; 0x4ba2 <puts>
    4600:	07 c0       	rjmp	.+14     	; 0x4610 <onepos_configure_interface+0x32e>
    4602:	55 20       	and	r5, r5
    4604:	09 f4       	brne	.+2      	; 0x4608 <onepos_configure_interface+0x326>
    4606:	c9 ce       	rjmp	.-622    	; 0x439a <onepos_configure_interface+0xb8>
    4608:	03 c0       	rjmp	.+6      	; 0x4610 <onepos_configure_interface+0x32e>
    460a:	55 20       	and	r5, r5
    460c:	09 f4       	brne	.+2      	; 0x4610 <onepos_configure_interface+0x32e>
    460e:	c5 ce       	rjmp	.-630    	; 0x439a <onepos_configure_interface+0xb8>
    4610:	c2 5b       	subi	r28, 0xB2	; 178
    4612:	df 4f       	sbci	r29, 0xFF	; 255
    4614:	cd bf       	out	0x3d, r28	; 61
    4616:	de bf       	out	0x3e, r29	; 62
    4618:	df 91       	pop	r29
    461a:	cf 91       	pop	r28
    461c:	1f 91       	pop	r17
    461e:	0f 91       	pop	r16
    4620:	ff 90       	pop	r15
    4622:	ef 90       	pop	r14
    4624:	df 90       	pop	r13
    4626:	cf 90       	pop	r12
    4628:	bf 90       	pop	r11
    462a:	af 90       	pop	r10
    462c:	9f 90       	pop	r9
    462e:	8f 90       	pop	r8
    4630:	7f 90       	pop	r7
    4632:	6f 90       	pop	r6
    4634:	5f 90       	pop	r5
    4636:	4f 90       	pop	r4
    4638:	3f 90       	pop	r3
    463a:	2f 90       	pop	r2
    463c:	08 95       	ret

0000463e <onepos_get_uwb_rx_antenna_delay>:
    463e:	80 91 22 2c 	lds	r24, 0x2C22
    4642:	90 91 23 2c 	lds	r25, 0x2C23
    4646:	08 95       	ret

00004648 <onepos_get_uwb_tx_antenna_delay>:
}

uint16_t onepos_get_uwb_tx_antenna_delay(void)
{
	return onepos_config.uwb_tx_antenna_delay;
    4648:	80 91 24 2c 	lds	r24, 0x2C24
    464c:	90 91 25 2c 	lds	r25, 0x2C25
}
    4650:	08 95       	ret

00004652 <usb_putchar_printf>:
	usb_putchar(*string++);
}


#ifdef PRINTF_USB
int usb_putchar_printf(char var, FILE *stream) {
    4652:	cf 93       	push	r28
    4654:	c8 2f       	mov	r28, r24
	// translate \n to \r for br@y++ terminal
	if (var == '\n') usb_putchar('\r');
    4656:	8a 30       	cpi	r24, 0x0A	; 10
    4658:	21 f4       	brne	.+8      	; 0x4662 <usb_putchar_printf+0x10>
	
}

void usb_putchar(char a)
{
	udi_cdc_putc(a);
    465a:	8d e0       	ldi	r24, 0x0D	; 13
    465c:	90 e0       	ldi	r25, 0x00	; 0
    465e:	0e 94 ae 04 	call	0x95c	; 0x95c <udi_cdc_putc>
    4662:	8c 2f       	mov	r24, r28
    4664:	99 27       	eor	r25, r25
    4666:	87 fd       	sbrc	r24, 7
    4668:	90 95       	com	r25
    466a:	0e 94 ae 04 	call	0x95c	; 0x95c <udi_cdc_putc>
int usb_putchar_printf(char var, FILE *stream) {
	// translate \n to \r for br@y++ terminal
	if (var == '\n') usb_putchar('\r');
	usb_putchar(var);
	return 0;
}
    466e:	80 e0       	ldi	r24, 0x00	; 0
    4670:	90 e0       	ldi	r25, 0x00	; 0
    4672:	cf 91       	pop	r28
    4674:	08 95       	ret

00004676 <usb_getchar_scanf>:

int usb_getchar_scanf(FILE *stream)
{
    4676:	0f 93       	push	r16
    4678:	1f 93       	push	r17
    467a:	cf 93       	push	r28
    467c:	df 93       	push	r29
    467e:	8c 01       	movw	r16, r24
	return udi_cdc_getc();
}

int usb_is_rx_ready(void)
{
	return udi_cdc_is_rx_ready();
    4680:	0e 94 ed 03 	call	0x7da	; 0x7da <udi_cdc_is_rx_ready>

int usb_getchar_scanf(FILE *stream)
{
	uint8_t u8Data;
	// Wait for byte to be received
	while (usb_is_rx_ready()==0);
    4684:	88 23       	and	r24, r24
    4686:	e1 f3       	breq	.-8      	; 0x4680 <usb_getchar_scanf+0xa>
	udi_cdc_putc(a);
}

char usb_getchar(void)
{
	return udi_cdc_getc();
    4688:	0e 94 39 04 	call	0x872	; 0x872 <udi_cdc_getc>
    468c:	ec 01       	movw	r28, r24
	uint8_t u8Data;
	// Wait for byte to be received
	while (usb_is_rx_ready()==0);
	u8Data=usb_getchar();
	//echo input data
	usb_putchar_printf(u8Data,stream);
    468e:	b8 01       	movw	r22, r16
    4690:	e0 df       	rcall	.-64     	; 0x4652 <usb_putchar_printf>
	// Return received data
	return u8Data;
}
    4692:	ce 01       	movw	r24, r28
    4694:	99 27       	eor	r25, r25
    4696:	df 91       	pop	r29
    4698:	cf 91       	pop	r28
    469a:	1f 91       	pop	r17
    469c:	0f 91       	pop	r16
    469e:	08 95       	ret

000046a0 <usb_init>:

#include "./../include/usb_serial.h"

void usb_init(void)
{
	irq_initialize_vectors();
    46a0:	87 e0       	ldi	r24, 0x07	; 7
    46a2:	e0 ea       	ldi	r30, 0xA0	; 160
    46a4:	f0 e0       	ldi	r31, 0x00	; 0
    46a6:	82 83       	std	Z+2, r24	; 0x02
	cpu_irq_enable();
    46a8:	78 94       	sei
	udc_start();
    46aa:	0e 94 9c 05 	call	0xb38	; 0xb38 <udc_start>
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
    46ae:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <udd_attach>
	udc_attach();
	
	#ifdef PRINTF_USB
	// setup our stdio stream
	stdout = &mystdout;
    46b2:	86 ec       	ldi	r24, 0xC6	; 198
    46b4:	90 e2       	ldi	r25, 0x20	; 32
    46b6:	80 93 2a 2c 	sts	0x2C2A, r24
    46ba:	90 93 2b 2c 	sts	0x2C2B, r25
	stdin = &mystdout;
    46be:	80 93 28 2c 	sts	0x2C28, r24
    46c2:	90 93 29 2c 	sts	0x2C29, r25
    46c6:	08 95       	ret

000046c8 <main>:
	}
}


int main (void)
{
    46c8:	cf 93       	push	r28
    46ca:	df 93       	push	r29
    46cc:	cd b7       	in	r28, 0x3d	; 61
    46ce:	de b7       	in	r29, 0x3e	; 62
    46d0:	27 97       	sbiw	r28, 0x07	; 7
    46d2:	cd bf       	out	0x3d, r28	; 61
    46d4:	de bf       	out	0x3e, r29	; 62
	init_onepos();
    46d6:	11 db       	rcall	.-2526   	; 0x3cfa <init_onepos>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    46d8:	80 91 d8 20 	lds	r24, 0x20D8
    46dc:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    46de:	80 91 d9 20 	lds	r24, 0x20D9
    46e2:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    46e4:	80 91 da 20 	lds	r24, 0x20DA
    46e8:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    46ea:	80 91 d4 20 	lds	r24, 0x20D4
    46ee:	90 91 d5 20 	lds	r25, 0x20D5
    46f2:	a0 91 d6 20 	lds	r26, 0x20D6
    46f6:	b0 91 d7 20 	lds	r27, 0x20D7
    46fa:	89 83       	std	Y+1, r24	; 0x01
    46fc:	9a 83       	std	Y+2, r25	; 0x02
    46fe:	ab 83       	std	Y+3, r26	; 0x03
    4700:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    4702:	60 e1       	ldi	r22, 0x10	; 16
    4704:	85 e0       	ldi	r24, 0x05	; 5
    4706:	0e 94 b5 12 	call	0x256a	; 0x256a <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    470a:	be 01       	movw	r22, r28
    470c:	6f 5f       	subi	r22, 0xFF	; 255
    470e:	7f 4f       	sbci	r23, 0xFF	; 255
    4710:	80 ea       	ldi	r24, 0xA0	; 160
    4712:	9a e0       	ldi	r25, 0x0A	; 10
    4714:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <usart_init_rs232>
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	usart_serial_init(USART_RS485, &RS485_SERIAL_OPTIONS);
	
	init_animation();
    4718:	3d db       	rcall	.-2438   	; 0x3d94 <init_animation>
	
	uint8_t ret;
	printf("READ_CFG: %d. MEMCHECK = %x\n",ret,onepos_get_mem_check());
    471a:	26 dd       	rcall	.-1460   	; 0x4168 <onepos_get_mem_check>
    471c:	9f 93       	push	r25
    471e:	8f 93       	push	r24
    4720:	1f 92       	push	r1
    4722:	1f 92       	push	r1
    4724:	80 e1       	ldi	r24, 0x10	; 16
    4726:	98 e2       	ldi	r25, 0x28	; 40
    4728:	9f 93       	push	r25
    472a:	8f 93       	push	r24
    472c:	29 d2       	rcall	.+1106   	; 0x4b80 <printf>
	ret = onepos_read_cfg();
    472e:	aa dd       	rcall	.-1196   	; 0x4284 <onepos_read_cfg>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    4730:	e0 e4       	ldi	r30, 0x40	; 64
    4732:	f6 e0       	ldi	r31, 0x06	; 6
    4734:	80 85       	ldd	r24, Z+8	; 0x08
	
	if (sw2_status())
    4736:	0f 90       	pop	r0
    4738:	0f 90       	pop	r0
    473a:	0f 90       	pop	r0
    473c:	0f 90       	pop	r0
    473e:	0f 90       	pop	r0
    4740:	0f 90       	pop	r0
    4742:	82 ff       	sbrs	r24, 2
	{
		onepos_configure_interface();
    4744:	ce dd       	rcall	.-1124   	; 0x42e2 <onepos_configure_interface>
	
	//dwt_run_examples();

	
	//Test of sending messages with library D:
	dwt_onepos_init(1);
    4746:	81 e0       	ldi	r24, 0x01	; 1
    4748:	e0 d8       	rcall	.-3648   	; 0x390a <dwt_onepos_init>
	for (;;)
	{
		status = dwt_send_msg_w_ack("You got a message",1);
    474a:	e1 2c       	mov	r14, r1
    474c:	0f 2e       	mov	r0, r31
    474e:	f2 e1       	ldi	r31, 0x12	; 18
    4750:	ff 2e       	mov	r15, r31
    4752:	f0 2d       	mov	r31, r0
    4754:	0a e7       	ldi	r16, 0x7A	; 122
    4756:	10 e0       	ldi	r17, 0x00	; 0
    4758:	61 e0       	ldi	r22, 0x01	; 1
    475a:	70 e0       	ldi	r23, 0x00	; 0
    475c:	8d e2       	ldi	r24, 0x2D	; 45
    475e:	98 e2       	ldi	r25, 0x28	; 40
    4760:	02 d9       	rcall	.-3580   	; 0x3966 <dwt_send_msg_w_ack>
    4762:	4e 2d       	mov	r20, r14
    4764:	5f 2d       	mov	r21, r15
    4766:	60 2f       	mov	r22, r16
    4768:	71 2f       	mov	r23, r17
    476a:	41 50       	subi	r20, 0x01	; 1
    476c:	51 09       	sbc	r21, r1
    476e:	61 09       	sbc	r22, r1
    4770:	71 09       	sbc	r23, r1
    4772:	41 15       	cp	r20, r1
    4774:	51 05       	cpc	r21, r1
    4776:	61 05       	cpc	r22, r1
    4778:	71 05       	cpc	r23, r1
    477a:	b9 f7       	brne	.-18     	; 0x476a <main+0xa2>
		delay_ms(1000);
		
		//status = dwt_receive_msg_w_ack();
		
		if (status == UWB_RX_OK)
    477c:	81 11       	cpse	r24, r1
    477e:	ec cf       	rjmp	.-40     	; 0x4758 <main+0x90>
		{
			printf("SUCCESS!!!\n");
    4780:	8f e3       	ldi	r24, 0x3F	; 63
    4782:	98 e2       	ldi	r25, 0x28	; 40
    4784:	0e d2       	rcall	.+1052   	; 0x4ba2 <puts>
    4786:	e8 cf       	rjmp	.-48     	; 0x4758 <main+0x90>

00004788 <__divsf3>:
    4788:	0c d0       	rcall	.+24     	; 0x47a2 <__divsf3x>
    478a:	05 c1       	rjmp	.+522    	; 0x4996 <__fp_round>
    478c:	fd d0       	rcall	.+506    	; 0x4988 <__fp_pscB>
    478e:	40 f0       	brcs	.+16     	; 0x47a0 <__divsf3+0x18>
    4790:	f4 d0       	rcall	.+488    	; 0x497a <__fp_pscA>
    4792:	30 f0       	brcs	.+12     	; 0x47a0 <__divsf3+0x18>
    4794:	21 f4       	brne	.+8      	; 0x479e <__divsf3+0x16>
    4796:	5f 3f       	cpi	r21, 0xFF	; 255
    4798:	19 f0       	breq	.+6      	; 0x47a0 <__divsf3+0x18>
    479a:	d6 c0       	rjmp	.+428    	; 0x4948 <__fp_inf>
    479c:	51 11       	cpse	r21, r1
    479e:	2f c1       	rjmp	.+606    	; 0x49fe <__fp_szero>
    47a0:	d9 c0       	rjmp	.+434    	; 0x4954 <__fp_nan>

000047a2 <__divsf3x>:
    47a2:	0a d1       	rcall	.+532    	; 0x49b8 <__fp_split3>
    47a4:	98 f3       	brcs	.-26     	; 0x478c <__divsf3+0x4>

000047a6 <__divsf3_pse>:
    47a6:	99 23       	and	r25, r25
    47a8:	c9 f3       	breq	.-14     	; 0x479c <__divsf3+0x14>
    47aa:	55 23       	and	r21, r21
    47ac:	b1 f3       	breq	.-20     	; 0x479a <__divsf3+0x12>
    47ae:	95 1b       	sub	r25, r21
    47b0:	55 0b       	sbc	r21, r21
    47b2:	bb 27       	eor	r27, r27
    47b4:	aa 27       	eor	r26, r26
    47b6:	62 17       	cp	r22, r18
    47b8:	73 07       	cpc	r23, r19
    47ba:	84 07       	cpc	r24, r20
    47bc:	38 f0       	brcs	.+14     	; 0x47cc <__divsf3_pse+0x26>
    47be:	9f 5f       	subi	r25, 0xFF	; 255
    47c0:	5f 4f       	sbci	r21, 0xFF	; 255
    47c2:	22 0f       	add	r18, r18
    47c4:	33 1f       	adc	r19, r19
    47c6:	44 1f       	adc	r20, r20
    47c8:	aa 1f       	adc	r26, r26
    47ca:	a9 f3       	breq	.-22     	; 0x47b6 <__divsf3_pse+0x10>
    47cc:	33 d0       	rcall	.+102    	; 0x4834 <__divsf3_pse+0x8e>
    47ce:	0e 2e       	mov	r0, r30
    47d0:	3a f0       	brmi	.+14     	; 0x47e0 <__divsf3_pse+0x3a>
    47d2:	e0 e8       	ldi	r30, 0x80	; 128
    47d4:	30 d0       	rcall	.+96     	; 0x4836 <__divsf3_pse+0x90>
    47d6:	91 50       	subi	r25, 0x01	; 1
    47d8:	50 40       	sbci	r21, 0x00	; 0
    47da:	e6 95       	lsr	r30
    47dc:	00 1c       	adc	r0, r0
    47de:	ca f7       	brpl	.-14     	; 0x47d2 <__divsf3_pse+0x2c>
    47e0:	29 d0       	rcall	.+82     	; 0x4834 <__divsf3_pse+0x8e>
    47e2:	fe 2f       	mov	r31, r30
    47e4:	27 d0       	rcall	.+78     	; 0x4834 <__divsf3_pse+0x8e>
    47e6:	66 0f       	add	r22, r22
    47e8:	77 1f       	adc	r23, r23
    47ea:	88 1f       	adc	r24, r24
    47ec:	bb 1f       	adc	r27, r27
    47ee:	26 17       	cp	r18, r22
    47f0:	37 07       	cpc	r19, r23
    47f2:	48 07       	cpc	r20, r24
    47f4:	ab 07       	cpc	r26, r27
    47f6:	b0 e8       	ldi	r27, 0x80	; 128
    47f8:	09 f0       	breq	.+2      	; 0x47fc <__divsf3_pse+0x56>
    47fa:	bb 0b       	sbc	r27, r27
    47fc:	80 2d       	mov	r24, r0
    47fe:	bf 01       	movw	r22, r30
    4800:	ff 27       	eor	r31, r31
    4802:	93 58       	subi	r25, 0x83	; 131
    4804:	5f 4f       	sbci	r21, 0xFF	; 255
    4806:	2a f0       	brmi	.+10     	; 0x4812 <__divsf3_pse+0x6c>
    4808:	9e 3f       	cpi	r25, 0xFE	; 254
    480a:	51 05       	cpc	r21, r1
    480c:	68 f0       	brcs	.+26     	; 0x4828 <__divsf3_pse+0x82>
    480e:	9c c0       	rjmp	.+312    	; 0x4948 <__fp_inf>
    4810:	f6 c0       	rjmp	.+492    	; 0x49fe <__fp_szero>
    4812:	5f 3f       	cpi	r21, 0xFF	; 255
    4814:	ec f3       	brlt	.-6      	; 0x4810 <__divsf3_pse+0x6a>
    4816:	98 3e       	cpi	r25, 0xE8	; 232
    4818:	dc f3       	brlt	.-10     	; 0x4810 <__divsf3_pse+0x6a>
    481a:	86 95       	lsr	r24
    481c:	77 95       	ror	r23
    481e:	67 95       	ror	r22
    4820:	b7 95       	ror	r27
    4822:	f7 95       	ror	r31
    4824:	9f 5f       	subi	r25, 0xFF	; 255
    4826:	c9 f7       	brne	.-14     	; 0x481a <__divsf3_pse+0x74>
    4828:	88 0f       	add	r24, r24
    482a:	91 1d       	adc	r25, r1
    482c:	96 95       	lsr	r25
    482e:	87 95       	ror	r24
    4830:	97 f9       	bld	r25, 7
    4832:	08 95       	ret
    4834:	e1 e0       	ldi	r30, 0x01	; 1
    4836:	66 0f       	add	r22, r22
    4838:	77 1f       	adc	r23, r23
    483a:	88 1f       	adc	r24, r24
    483c:	bb 1f       	adc	r27, r27
    483e:	62 17       	cp	r22, r18
    4840:	73 07       	cpc	r23, r19
    4842:	84 07       	cpc	r24, r20
    4844:	ba 07       	cpc	r27, r26
    4846:	20 f0       	brcs	.+8      	; 0x4850 <__divsf3_pse+0xaa>
    4848:	62 1b       	sub	r22, r18
    484a:	73 0b       	sbc	r23, r19
    484c:	84 0b       	sbc	r24, r20
    484e:	ba 0b       	sbc	r27, r26
    4850:	ee 1f       	adc	r30, r30
    4852:	88 f7       	brcc	.-30     	; 0x4836 <__divsf3_pse+0x90>
    4854:	e0 95       	com	r30
    4856:	08 95       	ret

00004858 <__fixsfdi>:
    4858:	be e3       	ldi	r27, 0x3E	; 62
    485a:	04 d0       	rcall	.+8      	; 0x4864 <__fixunssfdi+0x2>
    485c:	08 f4       	brcc	.+2      	; 0x4860 <__fixsfdi+0x8>
    485e:	90 e8       	ldi	r25, 0x80	; 128
    4860:	08 95       	ret

00004862 <__fixunssfdi>:
    4862:	bf e3       	ldi	r27, 0x3F	; 63
    4864:	22 27       	eor	r18, r18
    4866:	33 27       	eor	r19, r19
    4868:	a9 01       	movw	r20, r18
    486a:	ae d0       	rcall	.+348    	; 0x49c8 <__fp_splitA>
    486c:	58 f1       	brcs	.+86     	; 0x48c4 <__fixunssfdi+0x62>
    486e:	9f 57       	subi	r25, 0x7F	; 127
    4870:	40 f1       	brcs	.+80     	; 0x48c2 <__fixunssfdi+0x60>
    4872:	b9 17       	cp	r27, r25
    4874:	38 f1       	brcs	.+78     	; 0x48c4 <__fixunssfdi+0x62>
    4876:	bf e3       	ldi	r27, 0x3F	; 63
    4878:	b9 1b       	sub	r27, r25
    487a:	99 27       	eor	r25, r25
    487c:	b8 50       	subi	r27, 0x08	; 8
    487e:	3a f4       	brpl	.+14     	; 0x488e <__fixunssfdi+0x2c>
    4880:	66 0f       	add	r22, r22
    4882:	77 1f       	adc	r23, r23
    4884:	88 1f       	adc	r24, r24
    4886:	99 1f       	adc	r25, r25
    4888:	b3 95       	inc	r27
    488a:	d2 f3       	brmi	.-12     	; 0x4880 <__fixunssfdi+0x1e>
    488c:	16 c0       	rjmp	.+44     	; 0x48ba <__fixunssfdi+0x58>
    488e:	b8 50       	subi	r27, 0x08	; 8
    4890:	4a f0       	brmi	.+18     	; 0x48a4 <__fixunssfdi+0x42>
    4892:	23 2f       	mov	r18, r19
    4894:	34 2f       	mov	r19, r20
    4896:	45 2f       	mov	r20, r21
    4898:	56 2f       	mov	r21, r22
    489a:	67 2f       	mov	r22, r23
    489c:	78 2f       	mov	r23, r24
    489e:	88 27       	eor	r24, r24
    48a0:	b8 50       	subi	r27, 0x08	; 8
    48a2:	ba f7       	brpl	.-18     	; 0x4892 <__fixunssfdi+0x30>
    48a4:	b8 5f       	subi	r27, 0xF8	; 248
    48a6:	49 f0       	breq	.+18     	; 0x48ba <__fixunssfdi+0x58>
    48a8:	86 95       	lsr	r24
    48aa:	77 95       	ror	r23
    48ac:	67 95       	ror	r22
    48ae:	57 95       	ror	r21
    48b0:	47 95       	ror	r20
    48b2:	37 95       	ror	r19
    48b4:	27 95       	ror	r18
    48b6:	ba 95       	dec	r27
    48b8:	b9 f7       	brne	.-18     	; 0x48a8 <__fixunssfdi+0x46>
    48ba:	0e f4       	brtc	.+2      	; 0x48be <__fixunssfdi+0x5c>
    48bc:	4e d0       	rcall	.+156    	; 0x495a <__fp_negdi>
    48be:	88 94       	clc
    48c0:	08 95       	ret
    48c2:	88 94       	clc
    48c4:	60 e0       	ldi	r22, 0x00	; 0
    48c6:	70 e0       	ldi	r23, 0x00	; 0
    48c8:	cb 01       	movw	r24, r22
    48ca:	08 95       	ret

000048cc <__floatundisf>:
    48cc:	e8 94       	clt

000048ce <__fp_di2sf>:
    48ce:	f9 2f       	mov	r31, r25
    48d0:	96 eb       	ldi	r25, 0xB6	; 182
    48d2:	ff 23       	and	r31, r31
    48d4:	81 f0       	breq	.+32     	; 0x48f6 <__fp_di2sf+0x28>
    48d6:	12 16       	cp	r1, r18
    48d8:	13 06       	cpc	r1, r19
    48da:	14 06       	cpc	r1, r20
    48dc:	44 0b       	sbc	r20, r20
    48de:	93 95       	inc	r25
    48e0:	f6 95       	lsr	r31
    48e2:	87 95       	ror	r24
    48e4:	77 95       	ror	r23
    48e6:	67 95       	ror	r22
    48e8:	57 95       	ror	r21
    48ea:	40 40       	sbci	r20, 0x00	; 0
    48ec:	ff 23       	and	r31, r31
    48ee:	b9 f7       	brne	.-18     	; 0x48de <__fp_di2sf+0x10>
    48f0:	1b c0       	rjmp	.+54     	; 0x4928 <__fp_di2sf+0x5a>
    48f2:	99 27       	eor	r25, r25
    48f4:	08 95       	ret
    48f6:	88 23       	and	r24, r24
    48f8:	51 f4       	brne	.+20     	; 0x490e <__fp_di2sf+0x40>
    48fa:	98 50       	subi	r25, 0x08	; 8
    48fc:	d2 f7       	brpl	.-12     	; 0x48f2 <__fp_di2sf+0x24>
    48fe:	87 2b       	or	r24, r23
    4900:	76 2f       	mov	r23, r22
    4902:	65 2f       	mov	r22, r21
    4904:	54 2f       	mov	r21, r20
    4906:	43 2f       	mov	r20, r19
    4908:	32 2f       	mov	r19, r18
    490a:	20 e0       	ldi	r18, 0x00	; 0
    490c:	b1 f3       	breq	.-20     	; 0x48fa <__fp_di2sf+0x2c>
    490e:	12 16       	cp	r1, r18
    4910:	13 06       	cpc	r1, r19
    4912:	14 06       	cpc	r1, r20
    4914:	44 0b       	sbc	r20, r20
    4916:	88 23       	and	r24, r24
    4918:	3a f0       	brmi	.+14     	; 0x4928 <__fp_di2sf+0x5a>
    491a:	9a 95       	dec	r25
    491c:	44 0f       	add	r20, r20
    491e:	55 1f       	adc	r21, r21
    4920:	66 1f       	adc	r22, r22
    4922:	77 1f       	adc	r23, r23
    4924:	88 1f       	adc	r24, r24
    4926:	ca f7       	brpl	.-14     	; 0x491a <__fp_di2sf+0x4c>
    4928:	55 23       	and	r21, r21
    492a:	4a f4       	brpl	.+18     	; 0x493e <__fp_di2sf+0x70>
    492c:	44 0f       	add	r20, r20
    492e:	55 1f       	adc	r21, r21
    4930:	11 f4       	brne	.+4      	; 0x4936 <__fp_di2sf+0x68>
    4932:	60 ff       	sbrs	r22, 0
    4934:	04 c0       	rjmp	.+8      	; 0x493e <__fp_di2sf+0x70>
    4936:	6f 5f       	subi	r22, 0xFF	; 255
    4938:	7f 4f       	sbci	r23, 0xFF	; 255
    493a:	8f 4f       	sbci	r24, 0xFF	; 255
    493c:	9f 4f       	sbci	r25, 0xFF	; 255
    493e:	88 0f       	add	r24, r24
    4940:	96 95       	lsr	r25
    4942:	87 95       	ror	r24
    4944:	97 f9       	bld	r25, 7
    4946:	08 95       	ret

00004948 <__fp_inf>:
    4948:	97 f9       	bld	r25, 7
    494a:	9f 67       	ori	r25, 0x7F	; 127
    494c:	80 e8       	ldi	r24, 0x80	; 128
    494e:	70 e0       	ldi	r23, 0x00	; 0
    4950:	60 e0       	ldi	r22, 0x00	; 0
    4952:	08 95       	ret

00004954 <__fp_nan>:
    4954:	9f ef       	ldi	r25, 0xFF	; 255
    4956:	80 ec       	ldi	r24, 0xC0	; 192
    4958:	08 95       	ret

0000495a <__fp_negdi>:
    495a:	90 95       	com	r25
    495c:	80 95       	com	r24
    495e:	70 95       	com	r23
    4960:	60 95       	com	r22
    4962:	50 95       	com	r21
    4964:	40 95       	com	r20
    4966:	30 95       	com	r19
    4968:	21 95       	neg	r18
    496a:	3f 4f       	sbci	r19, 0xFF	; 255
    496c:	4f 4f       	sbci	r20, 0xFF	; 255
    496e:	5f 4f       	sbci	r21, 0xFF	; 255
    4970:	6f 4f       	sbci	r22, 0xFF	; 255
    4972:	7f 4f       	sbci	r23, 0xFF	; 255
    4974:	8f 4f       	sbci	r24, 0xFF	; 255
    4976:	9f 4f       	sbci	r25, 0xFF	; 255
    4978:	08 95       	ret

0000497a <__fp_pscA>:
    497a:	00 24       	eor	r0, r0
    497c:	0a 94       	dec	r0
    497e:	16 16       	cp	r1, r22
    4980:	17 06       	cpc	r1, r23
    4982:	18 06       	cpc	r1, r24
    4984:	09 06       	cpc	r0, r25
    4986:	08 95       	ret

00004988 <__fp_pscB>:
    4988:	00 24       	eor	r0, r0
    498a:	0a 94       	dec	r0
    498c:	12 16       	cp	r1, r18
    498e:	13 06       	cpc	r1, r19
    4990:	14 06       	cpc	r1, r20
    4992:	05 06       	cpc	r0, r21
    4994:	08 95       	ret

00004996 <__fp_round>:
    4996:	09 2e       	mov	r0, r25
    4998:	03 94       	inc	r0
    499a:	00 0c       	add	r0, r0
    499c:	11 f4       	brne	.+4      	; 0x49a2 <__fp_round+0xc>
    499e:	88 23       	and	r24, r24
    49a0:	52 f0       	brmi	.+20     	; 0x49b6 <__fp_round+0x20>
    49a2:	bb 0f       	add	r27, r27
    49a4:	40 f4       	brcc	.+16     	; 0x49b6 <__fp_round+0x20>
    49a6:	bf 2b       	or	r27, r31
    49a8:	11 f4       	brne	.+4      	; 0x49ae <__fp_round+0x18>
    49aa:	60 ff       	sbrs	r22, 0
    49ac:	04 c0       	rjmp	.+8      	; 0x49b6 <__fp_round+0x20>
    49ae:	6f 5f       	subi	r22, 0xFF	; 255
    49b0:	7f 4f       	sbci	r23, 0xFF	; 255
    49b2:	8f 4f       	sbci	r24, 0xFF	; 255
    49b4:	9f 4f       	sbci	r25, 0xFF	; 255
    49b6:	08 95       	ret

000049b8 <__fp_split3>:
    49b8:	57 fd       	sbrc	r21, 7
    49ba:	90 58       	subi	r25, 0x80	; 128
    49bc:	44 0f       	add	r20, r20
    49be:	55 1f       	adc	r21, r21
    49c0:	59 f0       	breq	.+22     	; 0x49d8 <__fp_splitA+0x10>
    49c2:	5f 3f       	cpi	r21, 0xFF	; 255
    49c4:	71 f0       	breq	.+28     	; 0x49e2 <__fp_splitA+0x1a>
    49c6:	47 95       	ror	r20

000049c8 <__fp_splitA>:
    49c8:	88 0f       	add	r24, r24
    49ca:	97 fb       	bst	r25, 7
    49cc:	99 1f       	adc	r25, r25
    49ce:	61 f0       	breq	.+24     	; 0x49e8 <__fp_splitA+0x20>
    49d0:	9f 3f       	cpi	r25, 0xFF	; 255
    49d2:	79 f0       	breq	.+30     	; 0x49f2 <__fp_splitA+0x2a>
    49d4:	87 95       	ror	r24
    49d6:	08 95       	ret
    49d8:	12 16       	cp	r1, r18
    49da:	13 06       	cpc	r1, r19
    49dc:	14 06       	cpc	r1, r20
    49de:	55 1f       	adc	r21, r21
    49e0:	f2 cf       	rjmp	.-28     	; 0x49c6 <__fp_split3+0xe>
    49e2:	46 95       	lsr	r20
    49e4:	f1 df       	rcall	.-30     	; 0x49c8 <__fp_splitA>
    49e6:	08 c0       	rjmp	.+16     	; 0x49f8 <__fp_splitA+0x30>
    49e8:	16 16       	cp	r1, r22
    49ea:	17 06       	cpc	r1, r23
    49ec:	18 06       	cpc	r1, r24
    49ee:	99 1f       	adc	r25, r25
    49f0:	f1 cf       	rjmp	.-30     	; 0x49d4 <__fp_splitA+0xc>
    49f2:	86 95       	lsr	r24
    49f4:	71 05       	cpc	r23, r1
    49f6:	61 05       	cpc	r22, r1
    49f8:	08 94       	sec
    49fa:	08 95       	ret

000049fc <__fp_zero>:
    49fc:	e8 94       	clt

000049fe <__fp_szero>:
    49fe:	bb 27       	eor	r27, r27
    4a00:	66 27       	eor	r22, r22
    4a02:	77 27       	eor	r23, r23
    4a04:	cb 01       	movw	r24, r22
    4a06:	97 f9       	bld	r25, 7
    4a08:	08 95       	ret

00004a0a <__udivmodhi4>:
    4a0a:	aa 1b       	sub	r26, r26
    4a0c:	bb 1b       	sub	r27, r27
    4a0e:	51 e1       	ldi	r21, 0x11	; 17
    4a10:	07 c0       	rjmp	.+14     	; 0x4a20 <__udivmodhi4_ep>

00004a12 <__udivmodhi4_loop>:
    4a12:	aa 1f       	adc	r26, r26
    4a14:	bb 1f       	adc	r27, r27
    4a16:	a6 17       	cp	r26, r22
    4a18:	b7 07       	cpc	r27, r23
    4a1a:	10 f0       	brcs	.+4      	; 0x4a20 <__udivmodhi4_ep>
    4a1c:	a6 1b       	sub	r26, r22
    4a1e:	b7 0b       	sbc	r27, r23

00004a20 <__udivmodhi4_ep>:
    4a20:	88 1f       	adc	r24, r24
    4a22:	99 1f       	adc	r25, r25
    4a24:	5a 95       	dec	r21
    4a26:	a9 f7       	brne	.-22     	; 0x4a12 <__udivmodhi4_loop>
    4a28:	80 95       	com	r24
    4a2a:	90 95       	com	r25
    4a2c:	bc 01       	movw	r22, r24
    4a2e:	cd 01       	movw	r24, r26
    4a30:	08 95       	ret

00004a32 <__udivmodsi4>:
    4a32:	a1 e2       	ldi	r26, 0x21	; 33
    4a34:	1a 2e       	mov	r1, r26
    4a36:	aa 1b       	sub	r26, r26
    4a38:	bb 1b       	sub	r27, r27
    4a3a:	fd 01       	movw	r30, r26
    4a3c:	0d c0       	rjmp	.+26     	; 0x4a58 <__udivmodsi4_ep>

00004a3e <__udivmodsi4_loop>:
    4a3e:	aa 1f       	adc	r26, r26
    4a40:	bb 1f       	adc	r27, r27
    4a42:	ee 1f       	adc	r30, r30
    4a44:	ff 1f       	adc	r31, r31
    4a46:	a2 17       	cp	r26, r18
    4a48:	b3 07       	cpc	r27, r19
    4a4a:	e4 07       	cpc	r30, r20
    4a4c:	f5 07       	cpc	r31, r21
    4a4e:	20 f0       	brcs	.+8      	; 0x4a58 <__udivmodsi4_ep>
    4a50:	a2 1b       	sub	r26, r18
    4a52:	b3 0b       	sbc	r27, r19
    4a54:	e4 0b       	sbc	r30, r20
    4a56:	f5 0b       	sbc	r31, r21

00004a58 <__udivmodsi4_ep>:
    4a58:	66 1f       	adc	r22, r22
    4a5a:	77 1f       	adc	r23, r23
    4a5c:	88 1f       	adc	r24, r24
    4a5e:	99 1f       	adc	r25, r25
    4a60:	1a 94       	dec	r1
    4a62:	69 f7       	brne	.-38     	; 0x4a3e <__udivmodsi4_loop>
    4a64:	60 95       	com	r22
    4a66:	70 95       	com	r23
    4a68:	80 95       	com	r24
    4a6a:	90 95       	com	r25
    4a6c:	9b 01       	movw	r18, r22
    4a6e:	ac 01       	movw	r20, r24
    4a70:	bd 01       	movw	r22, r26
    4a72:	cf 01       	movw	r24, r30
    4a74:	08 95       	ret

00004a76 <__tablejump2__>:
    4a76:	ee 0f       	add	r30, r30
    4a78:	ff 1f       	adc	r31, r31

00004a7a <__tablejump__>:
    4a7a:	05 90       	lpm	r0, Z+
    4a7c:	f4 91       	lpm	r31, Z
    4a7e:	e0 2d       	mov	r30, r0
    4a80:	09 94       	ijmp

00004a82 <__muldi3>:
    4a82:	df 93       	push	r29
    4a84:	cf 93       	push	r28
    4a86:	1f 93       	push	r17
    4a88:	0f 93       	push	r16
    4a8a:	9a 9d       	mul	r25, r10
    4a8c:	f0 2d       	mov	r31, r0
    4a8e:	21 9f       	mul	r18, r17
    4a90:	f0 0d       	add	r31, r0
    4a92:	8b 9d       	mul	r24, r11
    4a94:	f0 0d       	add	r31, r0
    4a96:	8a 9d       	mul	r24, r10
    4a98:	e0 2d       	mov	r30, r0
    4a9a:	f1 0d       	add	r31, r1
    4a9c:	03 9f       	mul	r16, r19
    4a9e:	f0 0d       	add	r31, r0
    4aa0:	02 9f       	mul	r16, r18
    4aa2:	e0 0d       	add	r30, r0
    4aa4:	f1 1d       	adc	r31, r1
    4aa6:	4e 9d       	mul	r20, r14
    4aa8:	e0 0d       	add	r30, r0
    4aaa:	f1 1d       	adc	r31, r1
    4aac:	5e 9d       	mul	r21, r14
    4aae:	f0 0d       	add	r31, r0
    4ab0:	4f 9d       	mul	r20, r15
    4ab2:	f0 0d       	add	r31, r0
    4ab4:	7f 93       	push	r23
    4ab6:	6f 93       	push	r22
    4ab8:	bf 92       	push	r11
    4aba:	af 92       	push	r10
    4abc:	5f 93       	push	r21
    4abe:	4f 93       	push	r20
    4ac0:	d5 01       	movw	r26, r10
    4ac2:	30 d0       	rcall	.+96     	; 0x4b24 <__umulhisi3>
    4ac4:	8b 01       	movw	r16, r22
    4ac6:	ac 01       	movw	r20, r24
    4ac8:	d7 01       	movw	r26, r14
    4aca:	2c d0       	rcall	.+88     	; 0x4b24 <__umulhisi3>
    4acc:	eb 01       	movw	r28, r22
    4ace:	e8 0f       	add	r30, r24
    4ad0:	f9 1f       	adc	r31, r25
    4ad2:	d6 01       	movw	r26, r12
    4ad4:	1f d0       	rcall	.+62     	; 0x4b14 <__muldi3_6>
    4ad6:	2f 91       	pop	r18
    4ad8:	3f 91       	pop	r19
    4ada:	d6 01       	movw	r26, r12
    4adc:	23 d0       	rcall	.+70     	; 0x4b24 <__umulhisi3>
    4ade:	c6 0f       	add	r28, r22
    4ae0:	d7 1f       	adc	r29, r23
    4ae2:	e8 1f       	adc	r30, r24
    4ae4:	f9 1f       	adc	r31, r25
    4ae6:	af 91       	pop	r26
    4ae8:	bf 91       	pop	r27
    4aea:	14 d0       	rcall	.+40     	; 0x4b14 <__muldi3_6>
    4aec:	2f 91       	pop	r18
    4aee:	3f 91       	pop	r19
    4af0:	19 d0       	rcall	.+50     	; 0x4b24 <__umulhisi3>
    4af2:	c6 0f       	add	r28, r22
    4af4:	d7 1f       	adc	r29, r23
    4af6:	e8 1f       	adc	r30, r24
    4af8:	f9 1f       	adc	r31, r25
    4afa:	d6 01       	movw	r26, r12
    4afc:	13 d0       	rcall	.+38     	; 0x4b24 <__umulhisi3>
    4afe:	e6 0f       	add	r30, r22
    4b00:	f7 1f       	adc	r31, r23
    4b02:	98 01       	movw	r18, r16
    4b04:	be 01       	movw	r22, r28
    4b06:	cf 01       	movw	r24, r30
    4b08:	11 24       	eor	r1, r1
    4b0a:	0f 91       	pop	r16
    4b0c:	1f 91       	pop	r17
    4b0e:	cf 91       	pop	r28
    4b10:	df 91       	pop	r29
    4b12:	08 95       	ret

00004b14 <__muldi3_6>:
    4b14:	07 d0       	rcall	.+14     	; 0x4b24 <__umulhisi3>
    4b16:	46 0f       	add	r20, r22
    4b18:	57 1f       	adc	r21, r23
    4b1a:	c8 1f       	adc	r28, r24
    4b1c:	d9 1f       	adc	r29, r25
    4b1e:	08 f4       	brcc	.+2      	; 0x4b22 <__muldi3_6+0xe>
    4b20:	31 96       	adiw	r30, 0x01	; 1
    4b22:	08 95       	ret

00004b24 <__umulhisi3>:
    4b24:	a2 9f       	mul	r26, r18
    4b26:	b0 01       	movw	r22, r0
    4b28:	b3 9f       	mul	r27, r19
    4b2a:	c0 01       	movw	r24, r0
    4b2c:	a3 9f       	mul	r26, r19
    4b2e:	70 0d       	add	r23, r0
    4b30:	81 1d       	adc	r24, r1
    4b32:	11 24       	eor	r1, r1
    4b34:	91 1d       	adc	r25, r1
    4b36:	b2 9f       	mul	r27, r18
    4b38:	70 0d       	add	r23, r0
    4b3a:	81 1d       	adc	r24, r1
    4b3c:	11 24       	eor	r1, r1
    4b3e:	91 1d       	adc	r25, r1
    4b40:	08 95       	ret

00004b42 <memcpy>:
    4b42:	fb 01       	movw	r30, r22
    4b44:	dc 01       	movw	r26, r24
    4b46:	02 c0       	rjmp	.+4      	; 0x4b4c <memcpy+0xa>
    4b48:	01 90       	ld	r0, Z+
    4b4a:	0d 92       	st	X+, r0
    4b4c:	41 50       	subi	r20, 0x01	; 1
    4b4e:	50 40       	sbci	r21, 0x00	; 0
    4b50:	d8 f7       	brcc	.-10     	; 0x4b48 <memcpy+0x6>
    4b52:	08 95       	ret

00004b54 <strcpy>:
    4b54:	fb 01       	movw	r30, r22
    4b56:	dc 01       	movw	r26, r24
    4b58:	01 90       	ld	r0, Z+
    4b5a:	0d 92       	st	X+, r0
    4b5c:	00 20       	and	r0, r0
    4b5e:	e1 f7       	brne	.-8      	; 0x4b58 <strcpy+0x4>
    4b60:	08 95       	ret

00004b62 <strncpy>:
    4b62:	fb 01       	movw	r30, r22
    4b64:	dc 01       	movw	r26, r24
    4b66:	41 50       	subi	r20, 0x01	; 1
    4b68:	50 40       	sbci	r21, 0x00	; 0
    4b6a:	48 f0       	brcs	.+18     	; 0x4b7e <strncpy+0x1c>
    4b6c:	01 90       	ld	r0, Z+
    4b6e:	0d 92       	st	X+, r0
    4b70:	00 20       	and	r0, r0
    4b72:	c9 f7       	brne	.-14     	; 0x4b66 <strncpy+0x4>
    4b74:	01 c0       	rjmp	.+2      	; 0x4b78 <strncpy+0x16>
    4b76:	1d 92       	st	X+, r1
    4b78:	41 50       	subi	r20, 0x01	; 1
    4b7a:	50 40       	sbci	r21, 0x00	; 0
    4b7c:	e0 f7       	brcc	.-8      	; 0x4b76 <strncpy+0x14>
    4b7e:	08 95       	ret

00004b80 <printf>:
    4b80:	a0 e0       	ldi	r26, 0x00	; 0
    4b82:	b0 e0       	ldi	r27, 0x00	; 0
    4b84:	e5 ec       	ldi	r30, 0xC5	; 197
    4b86:	f5 e2       	ldi	r31, 0x25	; 37
    4b88:	c8 c5       	rjmp	.+2960   	; 0x571a <__prologue_saves__+0x20>
    4b8a:	fe 01       	movw	r30, r28
    4b8c:	35 96       	adiw	r30, 0x05	; 5
    4b8e:	61 91       	ld	r22, Z+
    4b90:	71 91       	ld	r23, Z+
    4b92:	af 01       	movw	r20, r30
    4b94:	80 91 2a 2c 	lds	r24, 0x2C2A
    4b98:	90 91 2b 2c 	lds	r25, 0x2C2B
    4b9c:	40 d0       	rcall	.+128    	; 0x4c1e <vfprintf>
    4b9e:	e2 e0       	ldi	r30, 0x02	; 2
    4ba0:	d5 c5       	rjmp	.+2986   	; 0x574c <__epilogue_restores__+0x20>

00004ba2 <puts>:
    4ba2:	0f 93       	push	r16
    4ba4:	1f 93       	push	r17
    4ba6:	cf 93       	push	r28
    4ba8:	df 93       	push	r29
    4baa:	e0 91 2a 2c 	lds	r30, 0x2C2A
    4bae:	f0 91 2b 2c 	lds	r31, 0x2C2B
    4bb2:	23 81       	ldd	r18, Z+3	; 0x03
    4bb4:	21 ff       	sbrs	r18, 1
    4bb6:	1b c0       	rjmp	.+54     	; 0x4bee <puts+0x4c>
    4bb8:	ec 01       	movw	r28, r24
    4bba:	00 e0       	ldi	r16, 0x00	; 0
    4bbc:	10 e0       	ldi	r17, 0x00	; 0
    4bbe:	89 91       	ld	r24, Y+
    4bc0:	60 91 2a 2c 	lds	r22, 0x2C2A
    4bc4:	70 91 2b 2c 	lds	r23, 0x2C2B
    4bc8:	db 01       	movw	r26, r22
    4bca:	18 96       	adiw	r26, 0x08	; 8
    4bcc:	ed 91       	ld	r30, X+
    4bce:	fc 91       	ld	r31, X
    4bd0:	19 97       	sbiw	r26, 0x09	; 9
    4bd2:	88 23       	and	r24, r24
    4bd4:	31 f0       	breq	.+12     	; 0x4be2 <puts+0x40>
    4bd6:	09 95       	icall
    4bd8:	89 2b       	or	r24, r25
    4bda:	89 f3       	breq	.-30     	; 0x4bbe <puts+0x1c>
    4bdc:	0f ef       	ldi	r16, 0xFF	; 255
    4bde:	1f ef       	ldi	r17, 0xFF	; 255
    4be0:	ee cf       	rjmp	.-36     	; 0x4bbe <puts+0x1c>
    4be2:	8a e0       	ldi	r24, 0x0A	; 10
    4be4:	09 95       	icall
    4be6:	89 2b       	or	r24, r25
    4be8:	11 f4       	brne	.+4      	; 0x4bee <puts+0x4c>
    4bea:	c8 01       	movw	r24, r16
    4bec:	02 c0       	rjmp	.+4      	; 0x4bf2 <puts+0x50>
    4bee:	8f ef       	ldi	r24, 0xFF	; 255
    4bf0:	9f ef       	ldi	r25, 0xFF	; 255
    4bf2:	df 91       	pop	r29
    4bf4:	cf 91       	pop	r28
    4bf6:	1f 91       	pop	r17
    4bf8:	0f 91       	pop	r16
    4bfa:	08 95       	ret

00004bfc <scanf>:
    4bfc:	a0 e0       	ldi	r26, 0x00	; 0
    4bfe:	b0 e0       	ldi	r27, 0x00	; 0
    4c00:	e3 e0       	ldi	r30, 0x03	; 3
    4c02:	f6 e2       	ldi	r31, 0x26	; 38
    4c04:	8a c5       	rjmp	.+2836   	; 0x571a <__prologue_saves__+0x20>
    4c06:	fe 01       	movw	r30, r28
    4c08:	35 96       	adiw	r30, 0x05	; 5
    4c0a:	61 91       	ld	r22, Z+
    4c0c:	71 91       	ld	r23, Z+
    4c0e:	af 01       	movw	r20, r30
    4c10:	80 91 28 2c 	lds	r24, 0x2C28
    4c14:	90 91 29 2c 	lds	r25, 0x2C29
    4c18:	34 d3       	rcall	.+1640   	; 0x5282 <vfscanf>
    4c1a:	e2 e0       	ldi	r30, 0x02	; 2
    4c1c:	97 c5       	rjmp	.+2862   	; 0x574c <__epilogue_restores__+0x20>

00004c1e <vfprintf>:
    4c1e:	ac e0       	ldi	r26, 0x0C	; 12
    4c20:	b0 e0       	ldi	r27, 0x00	; 0
    4c22:	e4 e1       	ldi	r30, 0x14	; 20
    4c24:	f6 e2       	ldi	r31, 0x26	; 38
    4c26:	69 c5       	rjmp	.+2770   	; 0x56fa <__prologue_saves__>
    4c28:	7c 01       	movw	r14, r24
    4c2a:	6b 01       	movw	r12, r22
    4c2c:	8a 01       	movw	r16, r20
    4c2e:	fc 01       	movw	r30, r24
    4c30:	16 82       	std	Z+6, r1	; 0x06
    4c32:	17 82       	std	Z+7, r1	; 0x07
    4c34:	83 81       	ldd	r24, Z+3	; 0x03
    4c36:	81 ff       	sbrs	r24, 1
    4c38:	b0 c1       	rjmp	.+864    	; 0x4f9a <vfprintf+0x37c>
    4c3a:	ce 01       	movw	r24, r28
    4c3c:	01 96       	adiw	r24, 0x01	; 1
    4c3e:	4c 01       	movw	r8, r24
    4c40:	f7 01       	movw	r30, r14
    4c42:	93 81       	ldd	r25, Z+3	; 0x03
    4c44:	f6 01       	movw	r30, r12
    4c46:	93 fd       	sbrc	r25, 3
    4c48:	85 91       	lpm	r24, Z+
    4c4a:	93 ff       	sbrs	r25, 3
    4c4c:	81 91       	ld	r24, Z+
    4c4e:	6f 01       	movw	r12, r30
    4c50:	88 23       	and	r24, r24
    4c52:	09 f4       	brne	.+2      	; 0x4c56 <vfprintf+0x38>
    4c54:	9e c1       	rjmp	.+828    	; 0x4f92 <vfprintf+0x374>
    4c56:	85 32       	cpi	r24, 0x25	; 37
    4c58:	39 f4       	brne	.+14     	; 0x4c68 <vfprintf+0x4a>
    4c5a:	93 fd       	sbrc	r25, 3
    4c5c:	85 91       	lpm	r24, Z+
    4c5e:	93 ff       	sbrs	r25, 3
    4c60:	81 91       	ld	r24, Z+
    4c62:	6f 01       	movw	r12, r30
    4c64:	85 32       	cpi	r24, 0x25	; 37
    4c66:	21 f4       	brne	.+8      	; 0x4c70 <vfprintf+0x52>
    4c68:	b7 01       	movw	r22, r14
    4c6a:	90 e0       	ldi	r25, 0x00	; 0
    4c6c:	9a d4       	rcall	.+2356   	; 0x55a2 <fputc>
    4c6e:	e8 cf       	rjmp	.-48     	; 0x4c40 <vfprintf+0x22>
    4c70:	51 2c       	mov	r5, r1
    4c72:	31 2c       	mov	r3, r1
    4c74:	20 e0       	ldi	r18, 0x00	; 0
    4c76:	20 32       	cpi	r18, 0x20	; 32
    4c78:	a0 f4       	brcc	.+40     	; 0x4ca2 <vfprintf+0x84>
    4c7a:	8b 32       	cpi	r24, 0x2B	; 43
    4c7c:	69 f0       	breq	.+26     	; 0x4c98 <vfprintf+0x7a>
    4c7e:	30 f4       	brcc	.+12     	; 0x4c8c <vfprintf+0x6e>
    4c80:	80 32       	cpi	r24, 0x20	; 32
    4c82:	59 f0       	breq	.+22     	; 0x4c9a <vfprintf+0x7c>
    4c84:	83 32       	cpi	r24, 0x23	; 35
    4c86:	69 f4       	brne	.+26     	; 0x4ca2 <vfprintf+0x84>
    4c88:	20 61       	ori	r18, 0x10	; 16
    4c8a:	2c c0       	rjmp	.+88     	; 0x4ce4 <vfprintf+0xc6>
    4c8c:	8d 32       	cpi	r24, 0x2D	; 45
    4c8e:	39 f0       	breq	.+14     	; 0x4c9e <vfprintf+0x80>
    4c90:	80 33       	cpi	r24, 0x30	; 48
    4c92:	39 f4       	brne	.+14     	; 0x4ca2 <vfprintf+0x84>
    4c94:	21 60       	ori	r18, 0x01	; 1
    4c96:	26 c0       	rjmp	.+76     	; 0x4ce4 <vfprintf+0xc6>
    4c98:	22 60       	ori	r18, 0x02	; 2
    4c9a:	24 60       	ori	r18, 0x04	; 4
    4c9c:	23 c0       	rjmp	.+70     	; 0x4ce4 <vfprintf+0xc6>
    4c9e:	28 60       	ori	r18, 0x08	; 8
    4ca0:	21 c0       	rjmp	.+66     	; 0x4ce4 <vfprintf+0xc6>
    4ca2:	27 fd       	sbrc	r18, 7
    4ca4:	27 c0       	rjmp	.+78     	; 0x4cf4 <vfprintf+0xd6>
    4ca6:	30 ed       	ldi	r19, 0xD0	; 208
    4ca8:	38 0f       	add	r19, r24
    4caa:	3a 30       	cpi	r19, 0x0A	; 10
    4cac:	78 f4       	brcc	.+30     	; 0x4ccc <vfprintf+0xae>
    4cae:	26 ff       	sbrs	r18, 6
    4cb0:	06 c0       	rjmp	.+12     	; 0x4cbe <vfprintf+0xa0>
    4cb2:	fa e0       	ldi	r31, 0x0A	; 10
    4cb4:	5f 9e       	mul	r5, r31
    4cb6:	30 0d       	add	r19, r0
    4cb8:	11 24       	eor	r1, r1
    4cba:	53 2e       	mov	r5, r19
    4cbc:	13 c0       	rjmp	.+38     	; 0x4ce4 <vfprintf+0xc6>
    4cbe:	8a e0       	ldi	r24, 0x0A	; 10
    4cc0:	38 9e       	mul	r3, r24
    4cc2:	30 0d       	add	r19, r0
    4cc4:	11 24       	eor	r1, r1
    4cc6:	33 2e       	mov	r3, r19
    4cc8:	20 62       	ori	r18, 0x20	; 32
    4cca:	0c c0       	rjmp	.+24     	; 0x4ce4 <vfprintf+0xc6>
    4ccc:	8e 32       	cpi	r24, 0x2E	; 46
    4cce:	21 f4       	brne	.+8      	; 0x4cd8 <vfprintf+0xba>
    4cd0:	26 fd       	sbrc	r18, 6
    4cd2:	5f c1       	rjmp	.+702    	; 0x4f92 <vfprintf+0x374>
    4cd4:	20 64       	ori	r18, 0x40	; 64
    4cd6:	06 c0       	rjmp	.+12     	; 0x4ce4 <vfprintf+0xc6>
    4cd8:	8c 36       	cpi	r24, 0x6C	; 108
    4cda:	11 f4       	brne	.+4      	; 0x4ce0 <vfprintf+0xc2>
    4cdc:	20 68       	ori	r18, 0x80	; 128
    4cde:	02 c0       	rjmp	.+4      	; 0x4ce4 <vfprintf+0xc6>
    4ce0:	88 36       	cpi	r24, 0x68	; 104
    4ce2:	41 f4       	brne	.+16     	; 0x4cf4 <vfprintf+0xd6>
    4ce4:	f6 01       	movw	r30, r12
    4ce6:	93 fd       	sbrc	r25, 3
    4ce8:	85 91       	lpm	r24, Z+
    4cea:	93 ff       	sbrs	r25, 3
    4cec:	81 91       	ld	r24, Z+
    4cee:	6f 01       	movw	r12, r30
    4cf0:	81 11       	cpse	r24, r1
    4cf2:	c1 cf       	rjmp	.-126    	; 0x4c76 <vfprintf+0x58>
    4cf4:	98 2f       	mov	r25, r24
    4cf6:	9f 7d       	andi	r25, 0xDF	; 223
    4cf8:	95 54       	subi	r25, 0x45	; 69
    4cfa:	93 30       	cpi	r25, 0x03	; 3
    4cfc:	28 f4       	brcc	.+10     	; 0x4d08 <vfprintf+0xea>
    4cfe:	0c 5f       	subi	r16, 0xFC	; 252
    4d00:	1f 4f       	sbci	r17, 0xFF	; 255
    4d02:	ff e3       	ldi	r31, 0x3F	; 63
    4d04:	f9 83       	std	Y+1, r31	; 0x01
    4d06:	0d c0       	rjmp	.+26     	; 0x4d22 <vfprintf+0x104>
    4d08:	83 36       	cpi	r24, 0x63	; 99
    4d0a:	31 f0       	breq	.+12     	; 0x4d18 <vfprintf+0xfa>
    4d0c:	83 37       	cpi	r24, 0x73	; 115
    4d0e:	71 f0       	breq	.+28     	; 0x4d2c <vfprintf+0x10e>
    4d10:	83 35       	cpi	r24, 0x53	; 83
    4d12:	09 f0       	breq	.+2      	; 0x4d16 <vfprintf+0xf8>
    4d14:	57 c0       	rjmp	.+174    	; 0x4dc4 <vfprintf+0x1a6>
    4d16:	21 c0       	rjmp	.+66     	; 0x4d5a <vfprintf+0x13c>
    4d18:	f8 01       	movw	r30, r16
    4d1a:	80 81       	ld	r24, Z
    4d1c:	89 83       	std	Y+1, r24	; 0x01
    4d1e:	0e 5f       	subi	r16, 0xFE	; 254
    4d20:	1f 4f       	sbci	r17, 0xFF	; 255
    4d22:	44 24       	eor	r4, r4
    4d24:	43 94       	inc	r4
    4d26:	51 2c       	mov	r5, r1
    4d28:	54 01       	movw	r10, r8
    4d2a:	14 c0       	rjmp	.+40     	; 0x4d54 <vfprintf+0x136>
    4d2c:	38 01       	movw	r6, r16
    4d2e:	f2 e0       	ldi	r31, 0x02	; 2
    4d30:	6f 0e       	add	r6, r31
    4d32:	71 1c       	adc	r7, r1
    4d34:	f8 01       	movw	r30, r16
    4d36:	a0 80       	ld	r10, Z
    4d38:	b1 80       	ldd	r11, Z+1	; 0x01
    4d3a:	26 ff       	sbrs	r18, 6
    4d3c:	03 c0       	rjmp	.+6      	; 0x4d44 <vfprintf+0x126>
    4d3e:	65 2d       	mov	r22, r5
    4d40:	70 e0       	ldi	r23, 0x00	; 0
    4d42:	02 c0       	rjmp	.+4      	; 0x4d48 <vfprintf+0x12a>
    4d44:	6f ef       	ldi	r22, 0xFF	; 255
    4d46:	7f ef       	ldi	r23, 0xFF	; 255
    4d48:	c5 01       	movw	r24, r10
    4d4a:	2c 87       	std	Y+12, r18	; 0x0c
    4d4c:	e1 d3       	rcall	.+1986   	; 0x5510 <strnlen>
    4d4e:	2c 01       	movw	r4, r24
    4d50:	83 01       	movw	r16, r6
    4d52:	2c 85       	ldd	r18, Y+12	; 0x0c
    4d54:	2f 77       	andi	r18, 0x7F	; 127
    4d56:	22 2e       	mov	r2, r18
    4d58:	16 c0       	rjmp	.+44     	; 0x4d86 <vfprintf+0x168>
    4d5a:	38 01       	movw	r6, r16
    4d5c:	f2 e0       	ldi	r31, 0x02	; 2
    4d5e:	6f 0e       	add	r6, r31
    4d60:	71 1c       	adc	r7, r1
    4d62:	f8 01       	movw	r30, r16
    4d64:	a0 80       	ld	r10, Z
    4d66:	b1 80       	ldd	r11, Z+1	; 0x01
    4d68:	26 ff       	sbrs	r18, 6
    4d6a:	03 c0       	rjmp	.+6      	; 0x4d72 <vfprintf+0x154>
    4d6c:	65 2d       	mov	r22, r5
    4d6e:	70 e0       	ldi	r23, 0x00	; 0
    4d70:	02 c0       	rjmp	.+4      	; 0x4d76 <vfprintf+0x158>
    4d72:	6f ef       	ldi	r22, 0xFF	; 255
    4d74:	7f ef       	ldi	r23, 0xFF	; 255
    4d76:	c5 01       	movw	r24, r10
    4d78:	2c 87       	std	Y+12, r18	; 0x0c
    4d7a:	bf d3       	rcall	.+1918   	; 0x54fa <strnlen_P>
    4d7c:	2c 01       	movw	r4, r24
    4d7e:	2c 85       	ldd	r18, Y+12	; 0x0c
    4d80:	20 68       	ori	r18, 0x80	; 128
    4d82:	22 2e       	mov	r2, r18
    4d84:	83 01       	movw	r16, r6
    4d86:	23 fc       	sbrc	r2, 3
    4d88:	19 c0       	rjmp	.+50     	; 0x4dbc <vfprintf+0x19e>
    4d8a:	83 2d       	mov	r24, r3
    4d8c:	90 e0       	ldi	r25, 0x00	; 0
    4d8e:	48 16       	cp	r4, r24
    4d90:	59 06       	cpc	r5, r25
    4d92:	a0 f4       	brcc	.+40     	; 0x4dbc <vfprintf+0x19e>
    4d94:	b7 01       	movw	r22, r14
    4d96:	80 e2       	ldi	r24, 0x20	; 32
    4d98:	90 e0       	ldi	r25, 0x00	; 0
    4d9a:	03 d4       	rcall	.+2054   	; 0x55a2 <fputc>
    4d9c:	3a 94       	dec	r3
    4d9e:	f5 cf       	rjmp	.-22     	; 0x4d8a <vfprintf+0x16c>
    4da0:	f5 01       	movw	r30, r10
    4da2:	27 fc       	sbrc	r2, 7
    4da4:	85 91       	lpm	r24, Z+
    4da6:	27 fe       	sbrs	r2, 7
    4da8:	81 91       	ld	r24, Z+
    4daa:	5f 01       	movw	r10, r30
    4dac:	b7 01       	movw	r22, r14
    4dae:	90 e0       	ldi	r25, 0x00	; 0
    4db0:	f8 d3       	rcall	.+2032   	; 0x55a2 <fputc>
    4db2:	31 10       	cpse	r3, r1
    4db4:	3a 94       	dec	r3
    4db6:	f1 e0       	ldi	r31, 0x01	; 1
    4db8:	4f 1a       	sub	r4, r31
    4dba:	51 08       	sbc	r5, r1
    4dbc:	41 14       	cp	r4, r1
    4dbe:	51 04       	cpc	r5, r1
    4dc0:	79 f7       	brne	.-34     	; 0x4da0 <vfprintf+0x182>
    4dc2:	de c0       	rjmp	.+444    	; 0x4f80 <vfprintf+0x362>
    4dc4:	84 36       	cpi	r24, 0x64	; 100
    4dc6:	11 f0       	breq	.+4      	; 0x4dcc <vfprintf+0x1ae>
    4dc8:	89 36       	cpi	r24, 0x69	; 105
    4dca:	31 f5       	brne	.+76     	; 0x4e18 <vfprintf+0x1fa>
    4dcc:	f8 01       	movw	r30, r16
    4dce:	27 ff       	sbrs	r18, 7
    4dd0:	07 c0       	rjmp	.+14     	; 0x4de0 <vfprintf+0x1c2>
    4dd2:	60 81       	ld	r22, Z
    4dd4:	71 81       	ldd	r23, Z+1	; 0x01
    4dd6:	82 81       	ldd	r24, Z+2	; 0x02
    4dd8:	93 81       	ldd	r25, Z+3	; 0x03
    4dda:	0c 5f       	subi	r16, 0xFC	; 252
    4ddc:	1f 4f       	sbci	r17, 0xFF	; 255
    4dde:	08 c0       	rjmp	.+16     	; 0x4df0 <vfprintf+0x1d2>
    4de0:	60 81       	ld	r22, Z
    4de2:	71 81       	ldd	r23, Z+1	; 0x01
    4de4:	88 27       	eor	r24, r24
    4de6:	77 fd       	sbrc	r23, 7
    4de8:	80 95       	com	r24
    4dea:	98 2f       	mov	r25, r24
    4dec:	0e 5f       	subi	r16, 0xFE	; 254
    4dee:	1f 4f       	sbci	r17, 0xFF	; 255
    4df0:	2f 76       	andi	r18, 0x6F	; 111
    4df2:	b2 2e       	mov	r11, r18
    4df4:	97 ff       	sbrs	r25, 7
    4df6:	09 c0       	rjmp	.+18     	; 0x4e0a <vfprintf+0x1ec>
    4df8:	90 95       	com	r25
    4dfa:	80 95       	com	r24
    4dfc:	70 95       	com	r23
    4dfe:	61 95       	neg	r22
    4e00:	7f 4f       	sbci	r23, 0xFF	; 255
    4e02:	8f 4f       	sbci	r24, 0xFF	; 255
    4e04:	9f 4f       	sbci	r25, 0xFF	; 255
    4e06:	20 68       	ori	r18, 0x80	; 128
    4e08:	b2 2e       	mov	r11, r18
    4e0a:	2a e0       	ldi	r18, 0x0A	; 10
    4e0c:	30 e0       	ldi	r19, 0x00	; 0
    4e0e:	a4 01       	movw	r20, r8
    4e10:	13 d4       	rcall	.+2086   	; 0x5638 <__ultoa_invert>
    4e12:	a8 2e       	mov	r10, r24
    4e14:	a8 18       	sub	r10, r8
    4e16:	43 c0       	rjmp	.+134    	; 0x4e9e <vfprintf+0x280>
    4e18:	85 37       	cpi	r24, 0x75	; 117
    4e1a:	29 f4       	brne	.+10     	; 0x4e26 <vfprintf+0x208>
    4e1c:	2f 7e       	andi	r18, 0xEF	; 239
    4e1e:	b2 2e       	mov	r11, r18
    4e20:	2a e0       	ldi	r18, 0x0A	; 10
    4e22:	30 e0       	ldi	r19, 0x00	; 0
    4e24:	25 c0       	rjmp	.+74     	; 0x4e70 <vfprintf+0x252>
    4e26:	f2 2f       	mov	r31, r18
    4e28:	f9 7f       	andi	r31, 0xF9	; 249
    4e2a:	bf 2e       	mov	r11, r31
    4e2c:	8f 36       	cpi	r24, 0x6F	; 111
    4e2e:	c1 f0       	breq	.+48     	; 0x4e60 <vfprintf+0x242>
    4e30:	18 f4       	brcc	.+6      	; 0x4e38 <vfprintf+0x21a>
    4e32:	88 35       	cpi	r24, 0x58	; 88
    4e34:	79 f0       	breq	.+30     	; 0x4e54 <vfprintf+0x236>
    4e36:	ad c0       	rjmp	.+346    	; 0x4f92 <vfprintf+0x374>
    4e38:	80 37       	cpi	r24, 0x70	; 112
    4e3a:	19 f0       	breq	.+6      	; 0x4e42 <vfprintf+0x224>
    4e3c:	88 37       	cpi	r24, 0x78	; 120
    4e3e:	21 f0       	breq	.+8      	; 0x4e48 <vfprintf+0x22a>
    4e40:	a8 c0       	rjmp	.+336    	; 0x4f92 <vfprintf+0x374>
    4e42:	2f 2f       	mov	r18, r31
    4e44:	20 61       	ori	r18, 0x10	; 16
    4e46:	b2 2e       	mov	r11, r18
    4e48:	b4 fe       	sbrs	r11, 4
    4e4a:	0d c0       	rjmp	.+26     	; 0x4e66 <vfprintf+0x248>
    4e4c:	8b 2d       	mov	r24, r11
    4e4e:	84 60       	ori	r24, 0x04	; 4
    4e50:	b8 2e       	mov	r11, r24
    4e52:	09 c0       	rjmp	.+18     	; 0x4e66 <vfprintf+0x248>
    4e54:	24 ff       	sbrs	r18, 4
    4e56:	0a c0       	rjmp	.+20     	; 0x4e6c <vfprintf+0x24e>
    4e58:	9f 2f       	mov	r25, r31
    4e5a:	96 60       	ori	r25, 0x06	; 6
    4e5c:	b9 2e       	mov	r11, r25
    4e5e:	06 c0       	rjmp	.+12     	; 0x4e6c <vfprintf+0x24e>
    4e60:	28 e0       	ldi	r18, 0x08	; 8
    4e62:	30 e0       	ldi	r19, 0x00	; 0
    4e64:	05 c0       	rjmp	.+10     	; 0x4e70 <vfprintf+0x252>
    4e66:	20 e1       	ldi	r18, 0x10	; 16
    4e68:	30 e0       	ldi	r19, 0x00	; 0
    4e6a:	02 c0       	rjmp	.+4      	; 0x4e70 <vfprintf+0x252>
    4e6c:	20 e1       	ldi	r18, 0x10	; 16
    4e6e:	32 e0       	ldi	r19, 0x02	; 2
    4e70:	f8 01       	movw	r30, r16
    4e72:	b7 fe       	sbrs	r11, 7
    4e74:	07 c0       	rjmp	.+14     	; 0x4e84 <vfprintf+0x266>
    4e76:	60 81       	ld	r22, Z
    4e78:	71 81       	ldd	r23, Z+1	; 0x01
    4e7a:	82 81       	ldd	r24, Z+2	; 0x02
    4e7c:	93 81       	ldd	r25, Z+3	; 0x03
    4e7e:	0c 5f       	subi	r16, 0xFC	; 252
    4e80:	1f 4f       	sbci	r17, 0xFF	; 255
    4e82:	06 c0       	rjmp	.+12     	; 0x4e90 <vfprintf+0x272>
    4e84:	60 81       	ld	r22, Z
    4e86:	71 81       	ldd	r23, Z+1	; 0x01
    4e88:	80 e0       	ldi	r24, 0x00	; 0
    4e8a:	90 e0       	ldi	r25, 0x00	; 0
    4e8c:	0e 5f       	subi	r16, 0xFE	; 254
    4e8e:	1f 4f       	sbci	r17, 0xFF	; 255
    4e90:	a4 01       	movw	r20, r8
    4e92:	d2 d3       	rcall	.+1956   	; 0x5638 <__ultoa_invert>
    4e94:	a8 2e       	mov	r10, r24
    4e96:	a8 18       	sub	r10, r8
    4e98:	fb 2d       	mov	r31, r11
    4e9a:	ff 77       	andi	r31, 0x7F	; 127
    4e9c:	bf 2e       	mov	r11, r31
    4e9e:	b6 fe       	sbrs	r11, 6
    4ea0:	0b c0       	rjmp	.+22     	; 0x4eb8 <vfprintf+0x29a>
    4ea2:	2b 2d       	mov	r18, r11
    4ea4:	2e 7f       	andi	r18, 0xFE	; 254
    4ea6:	a5 14       	cp	r10, r5
    4ea8:	50 f4       	brcc	.+20     	; 0x4ebe <vfprintf+0x2a0>
    4eaa:	b4 fe       	sbrs	r11, 4
    4eac:	0a c0       	rjmp	.+20     	; 0x4ec2 <vfprintf+0x2a4>
    4eae:	b2 fc       	sbrc	r11, 2
    4eb0:	08 c0       	rjmp	.+16     	; 0x4ec2 <vfprintf+0x2a4>
    4eb2:	2b 2d       	mov	r18, r11
    4eb4:	2e 7e       	andi	r18, 0xEE	; 238
    4eb6:	05 c0       	rjmp	.+10     	; 0x4ec2 <vfprintf+0x2a4>
    4eb8:	7a 2c       	mov	r7, r10
    4eba:	2b 2d       	mov	r18, r11
    4ebc:	03 c0       	rjmp	.+6      	; 0x4ec4 <vfprintf+0x2a6>
    4ebe:	7a 2c       	mov	r7, r10
    4ec0:	01 c0       	rjmp	.+2      	; 0x4ec4 <vfprintf+0x2a6>
    4ec2:	75 2c       	mov	r7, r5
    4ec4:	24 ff       	sbrs	r18, 4
    4ec6:	0d c0       	rjmp	.+26     	; 0x4ee2 <vfprintf+0x2c4>
    4ec8:	fe 01       	movw	r30, r28
    4eca:	ea 0d       	add	r30, r10
    4ecc:	f1 1d       	adc	r31, r1
    4ece:	80 81       	ld	r24, Z
    4ed0:	80 33       	cpi	r24, 0x30	; 48
    4ed2:	11 f4       	brne	.+4      	; 0x4ed8 <vfprintf+0x2ba>
    4ed4:	29 7e       	andi	r18, 0xE9	; 233
    4ed6:	09 c0       	rjmp	.+18     	; 0x4eea <vfprintf+0x2cc>
    4ed8:	22 ff       	sbrs	r18, 2
    4eda:	06 c0       	rjmp	.+12     	; 0x4ee8 <vfprintf+0x2ca>
    4edc:	73 94       	inc	r7
    4ede:	73 94       	inc	r7
    4ee0:	04 c0       	rjmp	.+8      	; 0x4eea <vfprintf+0x2cc>
    4ee2:	82 2f       	mov	r24, r18
    4ee4:	86 78       	andi	r24, 0x86	; 134
    4ee6:	09 f0       	breq	.+2      	; 0x4eea <vfprintf+0x2cc>
    4ee8:	73 94       	inc	r7
    4eea:	23 fd       	sbrc	r18, 3
    4eec:	12 c0       	rjmp	.+36     	; 0x4f12 <vfprintf+0x2f4>
    4eee:	20 ff       	sbrs	r18, 0
    4ef0:	06 c0       	rjmp	.+12     	; 0x4efe <vfprintf+0x2e0>
    4ef2:	5a 2c       	mov	r5, r10
    4ef4:	73 14       	cp	r7, r3
    4ef6:	18 f4       	brcc	.+6      	; 0x4efe <vfprintf+0x2e0>
    4ef8:	53 0c       	add	r5, r3
    4efa:	57 18       	sub	r5, r7
    4efc:	73 2c       	mov	r7, r3
    4efe:	73 14       	cp	r7, r3
    4f00:	60 f4       	brcc	.+24     	; 0x4f1a <vfprintf+0x2fc>
    4f02:	b7 01       	movw	r22, r14
    4f04:	80 e2       	ldi	r24, 0x20	; 32
    4f06:	90 e0       	ldi	r25, 0x00	; 0
    4f08:	2c 87       	std	Y+12, r18	; 0x0c
    4f0a:	4b d3       	rcall	.+1686   	; 0x55a2 <fputc>
    4f0c:	73 94       	inc	r7
    4f0e:	2c 85       	ldd	r18, Y+12	; 0x0c
    4f10:	f6 cf       	rjmp	.-20     	; 0x4efe <vfprintf+0x2e0>
    4f12:	73 14       	cp	r7, r3
    4f14:	10 f4       	brcc	.+4      	; 0x4f1a <vfprintf+0x2fc>
    4f16:	37 18       	sub	r3, r7
    4f18:	01 c0       	rjmp	.+2      	; 0x4f1c <vfprintf+0x2fe>
    4f1a:	31 2c       	mov	r3, r1
    4f1c:	24 ff       	sbrs	r18, 4
    4f1e:	11 c0       	rjmp	.+34     	; 0x4f42 <vfprintf+0x324>
    4f20:	b7 01       	movw	r22, r14
    4f22:	80 e3       	ldi	r24, 0x30	; 48
    4f24:	90 e0       	ldi	r25, 0x00	; 0
    4f26:	2c 87       	std	Y+12, r18	; 0x0c
    4f28:	3c d3       	rcall	.+1656   	; 0x55a2 <fputc>
    4f2a:	2c 85       	ldd	r18, Y+12	; 0x0c
    4f2c:	22 ff       	sbrs	r18, 2
    4f2e:	16 c0       	rjmp	.+44     	; 0x4f5c <vfprintf+0x33e>
    4f30:	21 ff       	sbrs	r18, 1
    4f32:	03 c0       	rjmp	.+6      	; 0x4f3a <vfprintf+0x31c>
    4f34:	88 e5       	ldi	r24, 0x58	; 88
    4f36:	90 e0       	ldi	r25, 0x00	; 0
    4f38:	02 c0       	rjmp	.+4      	; 0x4f3e <vfprintf+0x320>
    4f3a:	88 e7       	ldi	r24, 0x78	; 120
    4f3c:	90 e0       	ldi	r25, 0x00	; 0
    4f3e:	b7 01       	movw	r22, r14
    4f40:	0c c0       	rjmp	.+24     	; 0x4f5a <vfprintf+0x33c>
    4f42:	82 2f       	mov	r24, r18
    4f44:	86 78       	andi	r24, 0x86	; 134
    4f46:	51 f0       	breq	.+20     	; 0x4f5c <vfprintf+0x33e>
    4f48:	21 fd       	sbrc	r18, 1
    4f4a:	02 c0       	rjmp	.+4      	; 0x4f50 <vfprintf+0x332>
    4f4c:	80 e2       	ldi	r24, 0x20	; 32
    4f4e:	01 c0       	rjmp	.+2      	; 0x4f52 <vfprintf+0x334>
    4f50:	8b e2       	ldi	r24, 0x2B	; 43
    4f52:	27 fd       	sbrc	r18, 7
    4f54:	8d e2       	ldi	r24, 0x2D	; 45
    4f56:	b7 01       	movw	r22, r14
    4f58:	90 e0       	ldi	r25, 0x00	; 0
    4f5a:	23 d3       	rcall	.+1606   	; 0x55a2 <fputc>
    4f5c:	a5 14       	cp	r10, r5
    4f5e:	30 f4       	brcc	.+12     	; 0x4f6c <vfprintf+0x34e>
    4f60:	b7 01       	movw	r22, r14
    4f62:	80 e3       	ldi	r24, 0x30	; 48
    4f64:	90 e0       	ldi	r25, 0x00	; 0
    4f66:	1d d3       	rcall	.+1594   	; 0x55a2 <fputc>
    4f68:	5a 94       	dec	r5
    4f6a:	f8 cf       	rjmp	.-16     	; 0x4f5c <vfprintf+0x33e>
    4f6c:	aa 94       	dec	r10
    4f6e:	f4 01       	movw	r30, r8
    4f70:	ea 0d       	add	r30, r10
    4f72:	f1 1d       	adc	r31, r1
    4f74:	80 81       	ld	r24, Z
    4f76:	b7 01       	movw	r22, r14
    4f78:	90 e0       	ldi	r25, 0x00	; 0
    4f7a:	13 d3       	rcall	.+1574   	; 0x55a2 <fputc>
    4f7c:	a1 10       	cpse	r10, r1
    4f7e:	f6 cf       	rjmp	.-20     	; 0x4f6c <vfprintf+0x34e>
    4f80:	33 20       	and	r3, r3
    4f82:	09 f4       	brne	.+2      	; 0x4f86 <vfprintf+0x368>
    4f84:	5d ce       	rjmp	.-838    	; 0x4c40 <vfprintf+0x22>
    4f86:	b7 01       	movw	r22, r14
    4f88:	80 e2       	ldi	r24, 0x20	; 32
    4f8a:	90 e0       	ldi	r25, 0x00	; 0
    4f8c:	0a d3       	rcall	.+1556   	; 0x55a2 <fputc>
    4f8e:	3a 94       	dec	r3
    4f90:	f7 cf       	rjmp	.-18     	; 0x4f80 <vfprintf+0x362>
    4f92:	f7 01       	movw	r30, r14
    4f94:	86 81       	ldd	r24, Z+6	; 0x06
    4f96:	97 81       	ldd	r25, Z+7	; 0x07
    4f98:	02 c0       	rjmp	.+4      	; 0x4f9e <vfprintf+0x380>
    4f9a:	8f ef       	ldi	r24, 0xFF	; 255
    4f9c:	9f ef       	ldi	r25, 0xFF	; 255
    4f9e:	2c 96       	adiw	r28, 0x0c	; 12
    4fa0:	e2 e1       	ldi	r30, 0x12	; 18
    4fa2:	c4 c3       	rjmp	.+1928   	; 0x572c <__epilogue_restores__>

00004fa4 <putval>:
    4fa4:	20 fd       	sbrc	r18, 0
    4fa6:	09 c0       	rjmp	.+18     	; 0x4fba <putval+0x16>
    4fa8:	fc 01       	movw	r30, r24
    4faa:	23 fd       	sbrc	r18, 3
    4fac:	05 c0       	rjmp	.+10     	; 0x4fb8 <putval+0x14>
    4fae:	22 ff       	sbrs	r18, 2
    4fb0:	02 c0       	rjmp	.+4      	; 0x4fb6 <putval+0x12>
    4fb2:	73 83       	std	Z+3, r23	; 0x03
    4fb4:	62 83       	std	Z+2, r22	; 0x02
    4fb6:	51 83       	std	Z+1, r21	; 0x01
    4fb8:	40 83       	st	Z, r20
    4fba:	08 95       	ret

00004fbc <mulacc>:
    4fbc:	44 fd       	sbrc	r20, 4
    4fbe:	10 c0       	rjmp	.+32     	; 0x4fe0 <mulacc+0x24>
    4fc0:	46 fd       	sbrc	r20, 6
    4fc2:	10 c0       	rjmp	.+32     	; 0x4fe4 <mulacc+0x28>
    4fc4:	db 01       	movw	r26, r22
    4fc6:	fc 01       	movw	r30, r24
    4fc8:	aa 0f       	add	r26, r26
    4fca:	bb 1f       	adc	r27, r27
    4fcc:	ee 1f       	adc	r30, r30
    4fce:	ff 1f       	adc	r31, r31
    4fd0:	10 94       	com	r1
    4fd2:	d1 f7       	brne	.-12     	; 0x4fc8 <mulacc+0xc>
    4fd4:	6a 0f       	add	r22, r26
    4fd6:	7b 1f       	adc	r23, r27
    4fd8:	8e 1f       	adc	r24, r30
    4fda:	9f 1f       	adc	r25, r31
    4fdc:	31 e0       	ldi	r19, 0x01	; 1
    4fde:	03 c0       	rjmp	.+6      	; 0x4fe6 <mulacc+0x2a>
    4fe0:	33 e0       	ldi	r19, 0x03	; 3
    4fe2:	01 c0       	rjmp	.+2      	; 0x4fe6 <mulacc+0x2a>
    4fe4:	34 e0       	ldi	r19, 0x04	; 4
    4fe6:	66 0f       	add	r22, r22
    4fe8:	77 1f       	adc	r23, r23
    4fea:	88 1f       	adc	r24, r24
    4fec:	99 1f       	adc	r25, r25
    4fee:	31 50       	subi	r19, 0x01	; 1
    4ff0:	d1 f7       	brne	.-12     	; 0x4fe6 <mulacc+0x2a>
    4ff2:	62 0f       	add	r22, r18
    4ff4:	71 1d       	adc	r23, r1
    4ff6:	81 1d       	adc	r24, r1
    4ff8:	91 1d       	adc	r25, r1
    4ffa:	08 95       	ret

00004ffc <skip_spaces>:
    4ffc:	0f 93       	push	r16
    4ffe:	1f 93       	push	r17
    5000:	cf 93       	push	r28
    5002:	df 93       	push	r29
    5004:	8c 01       	movw	r16, r24
    5006:	c8 01       	movw	r24, r16
    5008:	8e d2       	rcall	.+1308   	; 0x5526 <fgetc>
    500a:	ec 01       	movw	r28, r24
    500c:	97 fd       	sbrc	r25, 7
    500e:	06 c0       	rjmp	.+12     	; 0x501c <skip_spaces+0x20>
    5010:	61 d2       	rcall	.+1218   	; 0x54d4 <isspace>
    5012:	89 2b       	or	r24, r25
    5014:	c1 f7       	brne	.-16     	; 0x5006 <skip_spaces+0xa>
    5016:	b8 01       	movw	r22, r16
    5018:	ce 01       	movw	r24, r28
    501a:	f5 d2       	rcall	.+1514   	; 0x5606 <ungetc>
    501c:	ce 01       	movw	r24, r28
    501e:	df 91       	pop	r29
    5020:	cf 91       	pop	r28
    5022:	1f 91       	pop	r17
    5024:	0f 91       	pop	r16
    5026:	08 95       	ret

00005028 <conv_int>:
    5028:	8f 92       	push	r8
    502a:	9f 92       	push	r9
    502c:	af 92       	push	r10
    502e:	cf 92       	push	r12
    5030:	df 92       	push	r13
    5032:	ef 92       	push	r14
    5034:	ff 92       	push	r15
    5036:	0f 93       	push	r16
    5038:	1f 93       	push	r17
    503a:	cf 93       	push	r28
    503c:	df 93       	push	r29
    503e:	ec 01       	movw	r28, r24
    5040:	a6 2e       	mov	r10, r22
    5042:	4a 01       	movw	r8, r20
    5044:	02 2f       	mov	r16, r18
    5046:	6f d2       	rcall	.+1246   	; 0x5526 <fgetc>
    5048:	ac 01       	movw	r20, r24
    504a:	55 27       	eor	r21, r21
    504c:	4b 32       	cpi	r20, 0x2B	; 43
    504e:	51 05       	cpc	r21, r1
    5050:	21 f0       	breq	.+8      	; 0x505a <conv_int+0x32>
    5052:	4d 32       	cpi	r20, 0x2D	; 45
    5054:	51 05       	cpc	r21, r1
    5056:	49 f4       	brne	.+18     	; 0x506a <conv_int+0x42>
    5058:	00 68       	ori	r16, 0x80	; 128
    505a:	aa 94       	dec	r10
    505c:	11 f4       	brne	.+4      	; 0x5062 <conv_int+0x3a>
    505e:	80 e0       	ldi	r24, 0x00	; 0
    5060:	60 c0       	rjmp	.+192    	; 0x5122 <conv_int+0xfa>
    5062:	ce 01       	movw	r24, r28
    5064:	60 d2       	rcall	.+1216   	; 0x5526 <fgetc>
    5066:	97 fd       	sbrc	r25, 7
    5068:	fa cf       	rjmp	.-12     	; 0x505e <conv_int+0x36>
    506a:	10 2f       	mov	r17, r16
    506c:	1d 7f       	andi	r17, 0xFD	; 253
    506e:	30 2f       	mov	r19, r16
    5070:	30 73       	andi	r19, 0x30	; 48
    5072:	f1 f4       	brne	.+60     	; 0x50b0 <conv_int+0x88>
    5074:	80 33       	cpi	r24, 0x30	; 48
    5076:	e1 f4       	brne	.+56     	; 0x50b0 <conv_int+0x88>
    5078:	ff 24       	eor	r15, r15
    507a:	fa 94       	dec	r15
    507c:	fa 0c       	add	r15, r10
    507e:	09 f4       	brne	.+2      	; 0x5082 <conv_int+0x5a>
    5080:	3d c0       	rjmp	.+122    	; 0x50fc <conv_int+0xd4>
    5082:	ce 01       	movw	r24, r28
    5084:	50 d2       	rcall	.+1184   	; 0x5526 <fgetc>
    5086:	97 fd       	sbrc	r25, 7
    5088:	39 c0       	rjmp	.+114    	; 0x50fc <conv_int+0xd4>
    508a:	38 2f       	mov	r19, r24
    508c:	3f 7d       	andi	r19, 0xDF	; 223
    508e:	38 35       	cpi	r19, 0x58	; 88
    5090:	49 f4       	brne	.+18     	; 0x50a4 <conv_int+0x7c>
    5092:	12 64       	ori	r17, 0x42	; 66
    5094:	aa 94       	dec	r10
    5096:	aa 94       	dec	r10
    5098:	89 f1       	breq	.+98     	; 0x50fc <conv_int+0xd4>
    509a:	ce 01       	movw	r24, r28
    509c:	44 d2       	rcall	.+1160   	; 0x5526 <fgetc>
    509e:	97 ff       	sbrs	r25, 7
    50a0:	07 c0       	rjmp	.+14     	; 0x50b0 <conv_int+0x88>
    50a2:	2c c0       	rjmp	.+88     	; 0x50fc <conv_int+0xd4>
    50a4:	06 ff       	sbrs	r16, 6
    50a6:	02 c0       	rjmp	.+4      	; 0x50ac <conv_int+0x84>
    50a8:	12 60       	ori	r17, 0x02	; 2
    50aa:	01 c0       	rjmp	.+2      	; 0x50ae <conv_int+0x86>
    50ac:	12 61       	ori	r17, 0x12	; 18
    50ae:	af 2c       	mov	r10, r15
    50b0:	c1 2c       	mov	r12, r1
    50b2:	d1 2c       	mov	r13, r1
    50b4:	76 01       	movw	r14, r12
    50b6:	20 ed       	ldi	r18, 0xD0	; 208
    50b8:	28 0f       	add	r18, r24
    50ba:	28 30       	cpi	r18, 0x08	; 8
    50bc:	78 f0       	brcs	.+30     	; 0x50dc <conv_int+0xb4>
    50be:	14 ff       	sbrs	r17, 4
    50c0:	03 c0       	rjmp	.+6      	; 0x50c8 <conv_int+0xa0>
    50c2:	be 01       	movw	r22, r28
    50c4:	a0 d2       	rcall	.+1344   	; 0x5606 <ungetc>
    50c6:	17 c0       	rjmp	.+46     	; 0x50f6 <conv_int+0xce>
    50c8:	2a 30       	cpi	r18, 0x0A	; 10
    50ca:	40 f0       	brcs	.+16     	; 0x50dc <conv_int+0xb4>
    50cc:	16 ff       	sbrs	r17, 6
    50ce:	f9 cf       	rjmp	.-14     	; 0x50c2 <conv_int+0x9a>
    50d0:	2f 7d       	andi	r18, 0xDF	; 223
    50d2:	3f ee       	ldi	r19, 0xEF	; 239
    50d4:	32 0f       	add	r19, r18
    50d6:	36 30       	cpi	r19, 0x06	; 6
    50d8:	a0 f7       	brcc	.-24     	; 0x50c2 <conv_int+0x9a>
    50da:	27 50       	subi	r18, 0x07	; 7
    50dc:	41 2f       	mov	r20, r17
    50de:	c7 01       	movw	r24, r14
    50e0:	b6 01       	movw	r22, r12
    50e2:	6c df       	rcall	.-296    	; 0x4fbc <mulacc>
    50e4:	6b 01       	movw	r12, r22
    50e6:	7c 01       	movw	r14, r24
    50e8:	12 60       	ori	r17, 0x02	; 2
    50ea:	aa 94       	dec	r10
    50ec:	51 f0       	breq	.+20     	; 0x5102 <conv_int+0xda>
    50ee:	ce 01       	movw	r24, r28
    50f0:	1a d2       	rcall	.+1076   	; 0x5526 <fgetc>
    50f2:	97 ff       	sbrs	r25, 7
    50f4:	e0 cf       	rjmp	.-64     	; 0x50b6 <conv_int+0x8e>
    50f6:	11 fd       	sbrc	r17, 1
    50f8:	04 c0       	rjmp	.+8      	; 0x5102 <conv_int+0xda>
    50fa:	b1 cf       	rjmp	.-158    	; 0x505e <conv_int+0x36>
    50fc:	c1 2c       	mov	r12, r1
    50fe:	d1 2c       	mov	r13, r1
    5100:	76 01       	movw	r14, r12
    5102:	17 ff       	sbrs	r17, 7
    5104:	08 c0       	rjmp	.+16     	; 0x5116 <conv_int+0xee>
    5106:	f0 94       	com	r15
    5108:	e0 94       	com	r14
    510a:	d0 94       	com	r13
    510c:	c0 94       	com	r12
    510e:	c1 1c       	adc	r12, r1
    5110:	d1 1c       	adc	r13, r1
    5112:	e1 1c       	adc	r14, r1
    5114:	f1 1c       	adc	r15, r1
    5116:	21 2f       	mov	r18, r17
    5118:	b7 01       	movw	r22, r14
    511a:	a6 01       	movw	r20, r12
    511c:	c4 01       	movw	r24, r8
    511e:	42 df       	rcall	.-380    	; 0x4fa4 <putval>
    5120:	81 e0       	ldi	r24, 0x01	; 1
    5122:	df 91       	pop	r29
    5124:	cf 91       	pop	r28
    5126:	1f 91       	pop	r17
    5128:	0f 91       	pop	r16
    512a:	ff 90       	pop	r15
    512c:	ef 90       	pop	r14
    512e:	df 90       	pop	r13
    5130:	cf 90       	pop	r12
    5132:	af 90       	pop	r10
    5134:	9f 90       	pop	r9
    5136:	8f 90       	pop	r8
    5138:	08 95       	ret

0000513a <conv_brk>:
    513a:	a1 e2       	ldi	r26, 0x21	; 33
    513c:	b0 e0       	ldi	r27, 0x00	; 0
    513e:	e2 ea       	ldi	r30, 0xA2	; 162
    5140:	f8 e2       	ldi	r31, 0x28	; 40
    5142:	e0 c2       	rjmp	.+1472   	; 0x5704 <__prologue_saves__+0xa>
    5144:	5c 01       	movw	r10, r24
    5146:	7a 01       	movw	r14, r20
    5148:	8e 01       	movw	r16, r28
    514a:	0f 5f       	subi	r16, 0xFF	; 255
    514c:	1f 4f       	sbci	r17, 0xFF	; 255
    514e:	68 01       	movw	r12, r16
    5150:	80 e2       	ldi	r24, 0x20	; 32
    5152:	d8 01       	movw	r26, r16
    5154:	1d 92       	st	X+, r1
    5156:	8a 95       	dec	r24
    5158:	e9 f7       	brne	.-6      	; 0x5154 <conv_brk+0x1a>
    515a:	f5 01       	movw	r30, r10
    515c:	73 80       	ldd	r7, Z+3	; 0x03
    515e:	40 e0       	ldi	r20, 0x00	; 0
    5160:	50 e0       	ldi	r21, 0x00	; 0
    5162:	81 2c       	mov	r8, r1
    5164:	b0 e0       	ldi	r27, 0x00	; 0
    5166:	91 2c       	mov	r9, r1
    5168:	81 e0       	ldi	r24, 0x01	; 1
    516a:	90 e0       	ldi	r25, 0x00	; 0
    516c:	f9 01       	movw	r30, r18
    516e:	73 fc       	sbrc	r7, 3
    5170:	a5 91       	lpm	r26, Z+
    5172:	73 fe       	sbrs	r7, 3
    5174:	a1 91       	ld	r26, Z+
    5176:	8f 01       	movw	r16, r30
    5178:	7a 2f       	mov	r23, r26
    517a:	9f 01       	movw	r18, r30
    517c:	a1 11       	cpse	r26, r1
    517e:	03 c0       	rjmp	.+6      	; 0x5186 <conv_brk+0x4c>
    5180:	80 e0       	ldi	r24, 0x00	; 0
    5182:	90 e0       	ldi	r25, 0x00	; 0
    5184:	7b c0       	rjmp	.+246    	; 0x527c <conv_brk+0x142>
    5186:	ae 35       	cpi	r26, 0x5E	; 94
    5188:	19 f4       	brne	.+6      	; 0x5190 <conv_brk+0x56>
    518a:	41 15       	cp	r20, r1
    518c:	51 05       	cpc	r21, r1
    518e:	59 f1       	breq	.+86     	; 0x51e6 <conv_brk+0xac>
    5190:	e9 2d       	mov	r30, r9
    5192:	f0 e0       	ldi	r31, 0x00	; 0
    5194:	e4 17       	cp	r30, r20
    5196:	f5 07       	cpc	r31, r21
    5198:	3c f4       	brge	.+14     	; 0x51a8 <conv_brk+0x6e>
    519a:	ad 35       	cpi	r26, 0x5D	; 93
    519c:	69 f1       	breq	.+90     	; 0x51f8 <conv_brk+0xbe>
    519e:	ad 32       	cpi	r26, 0x2D	; 45
    51a0:	19 f4       	brne	.+6      	; 0x51a8 <conv_brk+0x6e>
    51a2:	bb 23       	and	r27, r27
    51a4:	19 f1       	breq	.+70     	; 0x51ec <conv_brk+0xb2>
    51a6:	03 c0       	rjmp	.+6      	; 0x51ae <conv_brk+0x74>
    51a8:	b1 11       	cpse	r27, r1
    51aa:	01 c0       	rjmp	.+2      	; 0x51ae <conv_brk+0x74>
    51ac:	8a 2e       	mov	r8, r26
    51ae:	e7 2f       	mov	r30, r23
    51b0:	e6 95       	lsr	r30
    51b2:	e6 95       	lsr	r30
    51b4:	e6 95       	lsr	r30
    51b6:	86 01       	movw	r16, r12
    51b8:	0e 0f       	add	r16, r30
    51ba:	11 1d       	adc	r17, r1
    51bc:	f8 01       	movw	r30, r16
    51be:	a7 2f       	mov	r26, r23
    51c0:	a7 70       	andi	r26, 0x07	; 7
    51c2:	8c 01       	movw	r16, r24
    51c4:	02 c0       	rjmp	.+4      	; 0x51ca <conv_brk+0x90>
    51c6:	00 0f       	add	r16, r16
    51c8:	11 1f       	adc	r17, r17
    51ca:	aa 95       	dec	r26
    51cc:	e2 f7       	brpl	.-8      	; 0x51c6 <conv_brk+0x8c>
    51ce:	d8 01       	movw	r26, r16
    51d0:	b0 81       	ld	r27, Z
    51d2:	ba 2b       	or	r27, r26
    51d4:	b0 83       	st	Z, r27
    51d6:	78 15       	cp	r23, r8
    51d8:	59 f0       	breq	.+22     	; 0x51f0 <conv_brk+0xb6>
    51da:	78 15       	cp	r23, r8
    51dc:	10 f4       	brcc	.+4      	; 0x51e2 <conv_brk+0xa8>
    51de:	7f 5f       	subi	r23, 0xFF	; 255
    51e0:	e6 cf       	rjmp	.-52     	; 0x51ae <conv_brk+0x74>
    51e2:	71 50       	subi	r23, 0x01	; 1
    51e4:	e4 cf       	rjmp	.-56     	; 0x51ae <conv_brk+0x74>
    51e6:	99 24       	eor	r9, r9
    51e8:	93 94       	inc	r9
    51ea:	03 c0       	rjmp	.+6      	; 0x51f2 <conv_brk+0xb8>
    51ec:	b1 e0       	ldi	r27, 0x01	; 1
    51ee:	01 c0       	rjmp	.+2      	; 0x51f2 <conv_brk+0xb8>
    51f0:	b0 e0       	ldi	r27, 0x00	; 0
    51f2:	4f 5f       	subi	r20, 0xFF	; 255
    51f4:	5f 4f       	sbci	r21, 0xFF	; 255
    51f6:	ba cf       	rjmp	.-140    	; 0x516c <conv_brk+0x32>
    51f8:	bb 23       	and	r27, r27
    51fa:	19 f0       	breq	.+6      	; 0x5202 <conv_brk+0xc8>
    51fc:	8e 81       	ldd	r24, Y+6	; 0x06
    51fe:	80 62       	ori	r24, 0x20	; 32
    5200:	8e 83       	std	Y+6, r24	; 0x06
    5202:	91 10       	cpse	r9, r1
    5204:	03 c0       	rjmp	.+6      	; 0x520c <conv_brk+0xd2>
    5206:	99 24       	eor	r9, r9
    5208:	93 94       	inc	r9
    520a:	15 c0       	rjmp	.+42     	; 0x5236 <conv_brk+0xfc>
    520c:	f6 01       	movw	r30, r12
    520e:	ce 01       	movw	r24, r28
    5210:	81 96       	adiw	r24, 0x21	; 33
    5212:	20 81       	ld	r18, Z
    5214:	20 95       	com	r18
    5216:	21 93       	st	Z+, r18
    5218:	e8 17       	cp	r30, r24
    521a:	f9 07       	cpc	r31, r25
    521c:	d1 f7       	brne	.-12     	; 0x5212 <conv_brk+0xd8>
    521e:	f3 cf       	rjmp	.-26     	; 0x5206 <conv_brk+0xcc>
    5220:	e1 14       	cp	r14, r1
    5222:	f1 04       	cpc	r15, r1
    5224:	29 f0       	breq	.+10     	; 0x5230 <conv_brk+0xf6>
    5226:	d7 01       	movw	r26, r14
    5228:	8c 93       	st	X, r24
    522a:	f7 01       	movw	r30, r14
    522c:	31 96       	adiw	r30, 0x01	; 1
    522e:	7f 01       	movw	r14, r30
    5230:	61 50       	subi	r22, 0x01	; 1
    5232:	f1 f0       	breq	.+60     	; 0x5270 <conv_brk+0x136>
    5234:	91 2c       	mov	r9, r1
    5236:	c5 01       	movw	r24, r10
    5238:	69 a3       	std	Y+33, r22	; 0x21
    523a:	75 d1       	rcall	.+746    	; 0x5526 <fgetc>
    523c:	69 a1       	ldd	r22, Y+33	; 0x21
    523e:	97 fd       	sbrc	r25, 7
    5240:	15 c0       	rjmp	.+42     	; 0x526c <conv_brk+0x132>
    5242:	28 2f       	mov	r18, r24
    5244:	26 95       	lsr	r18
    5246:	26 95       	lsr	r18
    5248:	26 95       	lsr	r18
    524a:	f6 01       	movw	r30, r12
    524c:	e2 0f       	add	r30, r18
    524e:	f1 1d       	adc	r31, r1
    5250:	20 81       	ld	r18, Z
    5252:	30 e0       	ldi	r19, 0x00	; 0
    5254:	ac 01       	movw	r20, r24
    5256:	47 70       	andi	r20, 0x07	; 7
    5258:	55 27       	eor	r21, r21
    525a:	02 c0       	rjmp	.+4      	; 0x5260 <conv_brk+0x126>
    525c:	35 95       	asr	r19
    525e:	27 95       	ror	r18
    5260:	4a 95       	dec	r20
    5262:	e2 f7       	brpl	.-8      	; 0x525c <conv_brk+0x122>
    5264:	20 fd       	sbrc	r18, 0
    5266:	dc cf       	rjmp	.-72     	; 0x5220 <conv_brk+0xe6>
    5268:	b5 01       	movw	r22, r10
    526a:	cd d1       	rcall	.+922    	; 0x5606 <ungetc>
    526c:	91 10       	cpse	r9, r1
    526e:	88 cf       	rjmp	.-240    	; 0x5180 <conv_brk+0x46>
    5270:	e1 14       	cp	r14, r1
    5272:	f1 04       	cpc	r15, r1
    5274:	11 f0       	breq	.+4      	; 0x527a <conv_brk+0x140>
    5276:	d7 01       	movw	r26, r14
    5278:	1c 92       	st	X, r1
    527a:	c8 01       	movw	r24, r16
    527c:	a1 96       	adiw	r28, 0x21	; 33
    527e:	ed e0       	ldi	r30, 0x0D	; 13
    5280:	5a c2       	rjmp	.+1204   	; 0x5736 <__epilogue_restores__+0xa>

00005282 <vfscanf>:
    5282:	4f 92       	push	r4
    5284:	5f 92       	push	r5
    5286:	7f 92       	push	r7
    5288:	8f 92       	push	r8
    528a:	9f 92       	push	r9
    528c:	af 92       	push	r10
    528e:	bf 92       	push	r11
    5290:	cf 92       	push	r12
    5292:	df 92       	push	r13
    5294:	ef 92       	push	r14
    5296:	ff 92       	push	r15
    5298:	0f 93       	push	r16
    529a:	1f 93       	push	r17
    529c:	cf 93       	push	r28
    529e:	df 93       	push	r29
    52a0:	1f 92       	push	r1
    52a2:	cd b7       	in	r28, 0x3d	; 61
    52a4:	de b7       	in	r29, 0x3e	; 62
    52a6:	8c 01       	movw	r16, r24
    52a8:	2b 01       	movw	r4, r22
    52aa:	7a 01       	movw	r14, r20
    52ac:	fc 01       	movw	r30, r24
    52ae:	16 82       	std	Z+6, r1	; 0x06
    52b0:	17 82       	std	Z+7, r1	; 0x07
    52b2:	a1 2c       	mov	r10, r1
    52b4:	f8 01       	movw	r30, r16
    52b6:	d3 80       	ldd	r13, Z+3	; 0x03
    52b8:	f2 01       	movw	r30, r4
    52ba:	d3 fc       	sbrc	r13, 3
    52bc:	85 91       	lpm	r24, Z+
    52be:	d3 fe       	sbrs	r13, 3
    52c0:	81 91       	ld	r24, Z+
    52c2:	38 2f       	mov	r19, r24
    52c4:	2f 01       	movw	r4, r30
    52c6:	88 23       	and	r24, r24
    52c8:	09 f4       	brne	.+2      	; 0x52cc <vfscanf+0x4a>
    52ca:	ee c0       	rjmp	.+476    	; 0x54a8 <vfscanf+0x226>
    52cc:	90 e0       	ldi	r25, 0x00	; 0
    52ce:	39 83       	std	Y+1, r19	; 0x01
    52d0:	01 d1       	rcall	.+514    	; 0x54d4 <isspace>
    52d2:	39 81       	ldd	r19, Y+1	; 0x01
    52d4:	89 2b       	or	r24, r25
    52d6:	19 f0       	breq	.+6      	; 0x52de <vfscanf+0x5c>
    52d8:	c8 01       	movw	r24, r16
    52da:	90 de       	rcall	.-736    	; 0x4ffc <skip_spaces>
    52dc:	eb cf       	rjmp	.-42     	; 0x52b4 <vfscanf+0x32>
    52de:	35 32       	cpi	r19, 0x25	; 37
    52e0:	41 f4       	brne	.+16     	; 0x52f2 <vfscanf+0x70>
    52e2:	f2 01       	movw	r30, r4
    52e4:	d3 fc       	sbrc	r13, 3
    52e6:	35 91       	lpm	r19, Z+
    52e8:	d3 fe       	sbrs	r13, 3
    52ea:	31 91       	ld	r19, Z+
    52ec:	2f 01       	movw	r4, r30
    52ee:	35 32       	cpi	r19, 0x25	; 37
    52f0:	59 f4       	brne	.+22     	; 0x5308 <vfscanf+0x86>
    52f2:	c8 01       	movw	r24, r16
    52f4:	39 83       	std	Y+1, r19	; 0x01
    52f6:	17 d1       	rcall	.+558    	; 0x5526 <fgetc>
    52f8:	39 81       	ldd	r19, Y+1	; 0x01
    52fa:	97 fd       	sbrc	r25, 7
    52fc:	d3 c0       	rjmp	.+422    	; 0x54a4 <vfscanf+0x222>
    52fe:	38 17       	cp	r19, r24
    5300:	c9 f2       	breq	.-78     	; 0x52b4 <vfscanf+0x32>
    5302:	b8 01       	movw	r22, r16
    5304:	80 d1       	rcall	.+768    	; 0x5606 <ungetc>
    5306:	d0 c0       	rjmp	.+416    	; 0x54a8 <vfscanf+0x226>
    5308:	3a 32       	cpi	r19, 0x2A	; 42
    530a:	41 f4       	brne	.+16     	; 0x531c <vfscanf+0x9a>
    530c:	d3 fc       	sbrc	r13, 3
    530e:	35 91       	lpm	r19, Z+
    5310:	d3 fe       	sbrs	r13, 3
    5312:	31 91       	ld	r19, Z+
    5314:	2f 01       	movw	r4, r30
    5316:	bb 24       	eor	r11, r11
    5318:	b3 94       	inc	r11
    531a:	01 c0       	rjmp	.+2      	; 0x531e <vfscanf+0x9c>
    531c:	b1 2c       	mov	r11, r1
    531e:	71 2c       	mov	r7, r1
    5320:	20 ed       	ldi	r18, 0xD0	; 208
    5322:	23 0f       	add	r18, r19
    5324:	2a 30       	cpi	r18, 0x0A	; 10
    5326:	88 f4       	brcc	.+34     	; 0x534a <vfscanf+0xc8>
    5328:	fb 2d       	mov	r31, r11
    532a:	f2 60       	ori	r31, 0x02	; 2
    532c:	bf 2e       	mov	r11, r31
    532e:	67 2d       	mov	r22, r7
    5330:	70 e0       	ldi	r23, 0x00	; 0
    5332:	80 e0       	ldi	r24, 0x00	; 0
    5334:	90 e0       	ldi	r25, 0x00	; 0
    5336:	40 e2       	ldi	r20, 0x20	; 32
    5338:	41 de       	rcall	.-894    	; 0x4fbc <mulacc>
    533a:	76 2e       	mov	r7, r22
    533c:	f2 01       	movw	r30, r4
    533e:	d3 fc       	sbrc	r13, 3
    5340:	35 91       	lpm	r19, Z+
    5342:	d3 fe       	sbrs	r13, 3
    5344:	31 91       	ld	r19, Z+
    5346:	2f 01       	movw	r4, r30
    5348:	eb cf       	rjmp	.-42     	; 0x5320 <vfscanf+0x9e>
    534a:	b1 fe       	sbrs	r11, 1
    534c:	03 c0       	rjmp	.+6      	; 0x5354 <vfscanf+0xd2>
    534e:	71 10       	cpse	r7, r1
    5350:	03 c0       	rjmp	.+6      	; 0x5358 <vfscanf+0xd6>
    5352:	aa c0       	rjmp	.+340    	; 0x54a8 <vfscanf+0x226>
    5354:	77 24       	eor	r7, r7
    5356:	7a 94       	dec	r7
    5358:	38 36       	cpi	r19, 0x68	; 104
    535a:	19 f0       	breq	.+6      	; 0x5362 <vfscanf+0xe0>
    535c:	3c 36       	cpi	r19, 0x6C	; 108
    535e:	61 f0       	breq	.+24     	; 0x5378 <vfscanf+0xf6>
    5360:	14 c0       	rjmp	.+40     	; 0x538a <vfscanf+0x108>
    5362:	f2 01       	movw	r30, r4
    5364:	d3 fc       	sbrc	r13, 3
    5366:	35 91       	lpm	r19, Z+
    5368:	d3 fe       	sbrs	r13, 3
    536a:	31 91       	ld	r19, Z+
    536c:	2f 01       	movw	r4, r30
    536e:	38 36       	cpi	r19, 0x68	; 104
    5370:	61 f4       	brne	.+24     	; 0x538a <vfscanf+0x108>
    5372:	fb 2d       	mov	r31, r11
    5374:	f8 60       	ori	r31, 0x08	; 8
    5376:	bf 2e       	mov	r11, r31
    5378:	8b 2d       	mov	r24, r11
    537a:	84 60       	ori	r24, 0x04	; 4
    537c:	b8 2e       	mov	r11, r24
    537e:	f2 01       	movw	r30, r4
    5380:	d3 fc       	sbrc	r13, 3
    5382:	35 91       	lpm	r19, Z+
    5384:	d3 fe       	sbrs	r13, 3
    5386:	31 91       	ld	r19, Z+
    5388:	2f 01       	movw	r4, r30
    538a:	33 23       	and	r19, r19
    538c:	09 f4       	brne	.+2      	; 0x5390 <vfscanf+0x10e>
    538e:	8c c0       	rjmp	.+280    	; 0x54a8 <vfscanf+0x226>
    5390:	63 2f       	mov	r22, r19
    5392:	70 e0       	ldi	r23, 0x00	; 0
    5394:	88 e3       	ldi	r24, 0x38	; 56
    5396:	92 e0       	ldi	r25, 0x02	; 2
    5398:	39 83       	std	Y+1, r19	; 0x01
    539a:	a4 d0       	rcall	.+328    	; 0x54e4 <strchr_P>
    539c:	39 81       	ldd	r19, Y+1	; 0x01
    539e:	89 2b       	or	r24, r25
    53a0:	09 f4       	brne	.+2      	; 0x53a4 <vfscanf+0x122>
    53a2:	82 c0       	rjmp	.+260    	; 0x54a8 <vfscanf+0x226>
    53a4:	b0 fc       	sbrc	r11, 0
    53a6:	07 c0       	rjmp	.+14     	; 0x53b6 <vfscanf+0x134>
    53a8:	f7 01       	movw	r30, r14
    53aa:	c0 80       	ld	r12, Z
    53ac:	d1 80       	ldd	r13, Z+1	; 0x01
    53ae:	c7 01       	movw	r24, r14
    53b0:	02 96       	adiw	r24, 0x02	; 2
    53b2:	7c 01       	movw	r14, r24
    53b4:	02 c0       	rjmp	.+4      	; 0x53ba <vfscanf+0x138>
    53b6:	c1 2c       	mov	r12, r1
    53b8:	d1 2c       	mov	r13, r1
    53ba:	3e 36       	cpi	r19, 0x6E	; 110
    53bc:	49 f4       	brne	.+18     	; 0x53d0 <vfscanf+0x14e>
    53be:	f8 01       	movw	r30, r16
    53c0:	46 81       	ldd	r20, Z+6	; 0x06
    53c2:	57 81       	ldd	r21, Z+7	; 0x07
    53c4:	60 e0       	ldi	r22, 0x00	; 0
    53c6:	70 e0       	ldi	r23, 0x00	; 0
    53c8:	2b 2d       	mov	r18, r11
    53ca:	c6 01       	movw	r24, r12
    53cc:	eb dd       	rcall	.-1066   	; 0x4fa4 <putval>
    53ce:	72 cf       	rjmp	.-284    	; 0x52b4 <vfscanf+0x32>
    53d0:	33 36       	cpi	r19, 0x63	; 99
    53d2:	99 f4       	brne	.+38     	; 0x53fa <vfscanf+0x178>
    53d4:	b1 fc       	sbrc	r11, 1
    53d6:	02 c0       	rjmp	.+4      	; 0x53dc <vfscanf+0x15a>
    53d8:	77 24       	eor	r7, r7
    53da:	73 94       	inc	r7
    53dc:	c8 01       	movw	r24, r16
    53de:	a3 d0       	rcall	.+326    	; 0x5526 <fgetc>
    53e0:	97 fd       	sbrc	r25, 7
    53e2:	60 c0       	rjmp	.+192    	; 0x54a4 <vfscanf+0x222>
    53e4:	c1 14       	cp	r12, r1
    53e6:	d1 04       	cpc	r13, r1
    53e8:	29 f0       	breq	.+10     	; 0x53f4 <vfscanf+0x172>
    53ea:	f6 01       	movw	r30, r12
    53ec:	80 83       	st	Z, r24
    53ee:	c6 01       	movw	r24, r12
    53f0:	01 96       	adiw	r24, 0x01	; 1
    53f2:	6c 01       	movw	r12, r24
    53f4:	7a 94       	dec	r7
    53f6:	91 f7       	brne	.-28     	; 0x53dc <vfscanf+0x15a>
    53f8:	51 c0       	rjmp	.+162    	; 0x549c <vfscanf+0x21a>
    53fa:	3b 35       	cpi	r19, 0x5B	; 91
    53fc:	51 f4       	brne	.+20     	; 0x5412 <vfscanf+0x190>
    53fe:	92 01       	movw	r18, r4
    5400:	a6 01       	movw	r20, r12
    5402:	67 2d       	mov	r22, r7
    5404:	c8 01       	movw	r24, r16
    5406:	99 de       	rcall	.-718    	; 0x513a <conv_brk>
    5408:	2c 01       	movw	r4, r24
    540a:	00 97       	sbiw	r24, 0x00	; 0
    540c:	09 f0       	breq	.+2      	; 0x5410 <vfscanf+0x18e>
    540e:	46 c0       	rjmp	.+140    	; 0x549c <vfscanf+0x21a>
    5410:	40 c0       	rjmp	.+128    	; 0x5492 <vfscanf+0x210>
    5412:	c8 01       	movw	r24, r16
    5414:	39 83       	std	Y+1, r19	; 0x01
    5416:	f2 dd       	rcall	.-1052   	; 0x4ffc <skip_spaces>
    5418:	39 81       	ldd	r19, Y+1	; 0x01
    541a:	97 fd       	sbrc	r25, 7
    541c:	43 c0       	rjmp	.+134    	; 0x54a4 <vfscanf+0x222>
    541e:	3f 36       	cpi	r19, 0x6F	; 111
    5420:	51 f1       	breq	.+84     	; 0x5476 <vfscanf+0x1f4>
    5422:	28 f4       	brcc	.+10     	; 0x542e <vfscanf+0x1ac>
    5424:	34 36       	cpi	r19, 0x64	; 100
    5426:	19 f1       	breq	.+70     	; 0x546e <vfscanf+0x1ec>
    5428:	39 36       	cpi	r19, 0x69	; 105
    542a:	61 f1       	breq	.+88     	; 0x5484 <vfscanf+0x202>
    542c:	28 c0       	rjmp	.+80     	; 0x547e <vfscanf+0x1fc>
    542e:	33 37       	cpi	r19, 0x73	; 115
    5430:	69 f0       	breq	.+26     	; 0x544c <vfscanf+0x1ca>
    5432:	35 37       	cpi	r19, 0x75	; 117
    5434:	e1 f0       	breq	.+56     	; 0x546e <vfscanf+0x1ec>
    5436:	23 c0       	rjmp	.+70     	; 0x547e <vfscanf+0x1fc>
    5438:	c1 14       	cp	r12, r1
    543a:	d1 04       	cpc	r13, r1
    543c:	29 f0       	breq	.+10     	; 0x5448 <vfscanf+0x1c6>
    543e:	f6 01       	movw	r30, r12
    5440:	80 82       	st	Z, r8
    5442:	c6 01       	movw	r24, r12
    5444:	01 96       	adiw	r24, 0x01	; 1
    5446:	6c 01       	movw	r12, r24
    5448:	7a 94       	dec	r7
    544a:	59 f0       	breq	.+22     	; 0x5462 <vfscanf+0x1e0>
    544c:	c8 01       	movw	r24, r16
    544e:	6b d0       	rcall	.+214    	; 0x5526 <fgetc>
    5450:	4c 01       	movw	r8, r24
    5452:	97 fd       	sbrc	r25, 7
    5454:	06 c0       	rjmp	.+12     	; 0x5462 <vfscanf+0x1e0>
    5456:	3e d0       	rcall	.+124    	; 0x54d4 <isspace>
    5458:	89 2b       	or	r24, r25
    545a:	71 f3       	breq	.-36     	; 0x5438 <vfscanf+0x1b6>
    545c:	b8 01       	movw	r22, r16
    545e:	c4 01       	movw	r24, r8
    5460:	d2 d0       	rcall	.+420    	; 0x5606 <ungetc>
    5462:	c1 14       	cp	r12, r1
    5464:	d1 04       	cpc	r13, r1
    5466:	d1 f0       	breq	.+52     	; 0x549c <vfscanf+0x21a>
    5468:	f6 01       	movw	r30, r12
    546a:	10 82       	st	Z, r1
    546c:	17 c0       	rjmp	.+46     	; 0x549c <vfscanf+0x21a>
    546e:	fb 2d       	mov	r31, r11
    5470:	f0 62       	ori	r31, 0x20	; 32
    5472:	bf 2e       	mov	r11, r31
    5474:	07 c0       	rjmp	.+14     	; 0x5484 <vfscanf+0x202>
    5476:	8b 2d       	mov	r24, r11
    5478:	80 61       	ori	r24, 0x10	; 16
    547a:	b8 2e       	mov	r11, r24
    547c:	03 c0       	rjmp	.+6      	; 0x5484 <vfscanf+0x202>
    547e:	9b 2d       	mov	r25, r11
    5480:	90 64       	ori	r25, 0x40	; 64
    5482:	b9 2e       	mov	r11, r25
    5484:	2b 2d       	mov	r18, r11
    5486:	a6 01       	movw	r20, r12
    5488:	67 2d       	mov	r22, r7
    548a:	c8 01       	movw	r24, r16
    548c:	cd dd       	rcall	.-1126   	; 0x5028 <conv_int>
    548e:	81 11       	cpse	r24, r1
    5490:	05 c0       	rjmp	.+10     	; 0x549c <vfscanf+0x21a>
    5492:	f8 01       	movw	r30, r16
    5494:	83 81       	ldd	r24, Z+3	; 0x03
    5496:	80 73       	andi	r24, 0x30	; 48
    5498:	29 f4       	brne	.+10     	; 0x54a4 <vfscanf+0x222>
    549a:	06 c0       	rjmp	.+12     	; 0x54a8 <vfscanf+0x226>
    549c:	b0 fc       	sbrc	r11, 0
    549e:	0a cf       	rjmp	.-492    	; 0x52b4 <vfscanf+0x32>
    54a0:	a3 94       	inc	r10
    54a2:	08 cf       	rjmp	.-496    	; 0x52b4 <vfscanf+0x32>
    54a4:	aa 20       	and	r10, r10
    54a6:	19 f0       	breq	.+6      	; 0x54ae <vfscanf+0x22c>
    54a8:	8a 2d       	mov	r24, r10
    54aa:	90 e0       	ldi	r25, 0x00	; 0
    54ac:	02 c0       	rjmp	.+4      	; 0x54b2 <vfscanf+0x230>
    54ae:	8f ef       	ldi	r24, 0xFF	; 255
    54b0:	9f ef       	ldi	r25, 0xFF	; 255
    54b2:	0f 90       	pop	r0
    54b4:	df 91       	pop	r29
    54b6:	cf 91       	pop	r28
    54b8:	1f 91       	pop	r17
    54ba:	0f 91       	pop	r16
    54bc:	ff 90       	pop	r15
    54be:	ef 90       	pop	r14
    54c0:	df 90       	pop	r13
    54c2:	cf 90       	pop	r12
    54c4:	bf 90       	pop	r11
    54c6:	af 90       	pop	r10
    54c8:	9f 90       	pop	r9
    54ca:	8f 90       	pop	r8
    54cc:	7f 90       	pop	r7
    54ce:	5f 90       	pop	r5
    54d0:	4f 90       	pop	r4
    54d2:	08 95       	ret

000054d4 <isspace>:
    54d4:	91 11       	cpse	r25, r1
    54d6:	0e c1       	rjmp	.+540    	; 0x56f4 <__ctype_isfalse>
    54d8:	80 32       	cpi	r24, 0x20	; 32
    54da:	19 f0       	breq	.+6      	; 0x54e2 <isspace+0xe>
    54dc:	89 50       	subi	r24, 0x09	; 9
    54de:	85 50       	subi	r24, 0x05	; 5
    54e0:	d0 f7       	brcc	.-12     	; 0x54d6 <isspace+0x2>
    54e2:	08 95       	ret

000054e4 <strchr_P>:
    54e4:	fc 01       	movw	r30, r24
    54e6:	05 90       	lpm	r0, Z+
    54e8:	06 16       	cp	r0, r22
    54ea:	21 f0       	breq	.+8      	; 0x54f4 <strchr_P+0x10>
    54ec:	00 20       	and	r0, r0
    54ee:	d9 f7       	brne	.-10     	; 0x54e6 <strchr_P+0x2>
    54f0:	c0 01       	movw	r24, r0
    54f2:	08 95       	ret
    54f4:	31 97       	sbiw	r30, 0x01	; 1
    54f6:	cf 01       	movw	r24, r30
    54f8:	08 95       	ret

000054fa <strnlen_P>:
    54fa:	fc 01       	movw	r30, r24
    54fc:	05 90       	lpm	r0, Z+
    54fe:	61 50       	subi	r22, 0x01	; 1
    5500:	70 40       	sbci	r23, 0x00	; 0
    5502:	01 10       	cpse	r0, r1
    5504:	d8 f7       	brcc	.-10     	; 0x54fc <strnlen_P+0x2>
    5506:	80 95       	com	r24
    5508:	90 95       	com	r25
    550a:	8e 0f       	add	r24, r30
    550c:	9f 1f       	adc	r25, r31
    550e:	08 95       	ret

00005510 <strnlen>:
    5510:	fc 01       	movw	r30, r24
    5512:	61 50       	subi	r22, 0x01	; 1
    5514:	70 40       	sbci	r23, 0x00	; 0
    5516:	01 90       	ld	r0, Z+
    5518:	01 10       	cpse	r0, r1
    551a:	d8 f7       	brcc	.-10     	; 0x5512 <strnlen+0x2>
    551c:	80 95       	com	r24
    551e:	90 95       	com	r25
    5520:	8e 0f       	add	r24, r30
    5522:	9f 1f       	adc	r25, r31
    5524:	08 95       	ret

00005526 <fgetc>:
    5526:	cf 93       	push	r28
    5528:	df 93       	push	r29
    552a:	ec 01       	movw	r28, r24
    552c:	2b 81       	ldd	r18, Y+3	; 0x03
    552e:	20 ff       	sbrs	r18, 0
    5530:	33 c0       	rjmp	.+102    	; 0x5598 <fgetc+0x72>
    5532:	26 ff       	sbrs	r18, 6
    5534:	0a c0       	rjmp	.+20     	; 0x554a <fgetc+0x24>
    5536:	2f 7b       	andi	r18, 0xBF	; 191
    5538:	2b 83       	std	Y+3, r18	; 0x03
    553a:	8e 81       	ldd	r24, Y+6	; 0x06
    553c:	9f 81       	ldd	r25, Y+7	; 0x07
    553e:	01 96       	adiw	r24, 0x01	; 1
    5540:	8e 83       	std	Y+6, r24	; 0x06
    5542:	9f 83       	std	Y+7, r25	; 0x07
    5544:	8a 81       	ldd	r24, Y+2	; 0x02
    5546:	90 e0       	ldi	r25, 0x00	; 0
    5548:	29 c0       	rjmp	.+82     	; 0x559c <fgetc+0x76>
    554a:	22 ff       	sbrs	r18, 2
    554c:	0f c0       	rjmp	.+30     	; 0x556c <fgetc+0x46>
    554e:	e8 81       	ld	r30, Y
    5550:	f9 81       	ldd	r31, Y+1	; 0x01
    5552:	80 81       	ld	r24, Z
    5554:	99 27       	eor	r25, r25
    5556:	87 fd       	sbrc	r24, 7
    5558:	90 95       	com	r25
    555a:	00 97       	sbiw	r24, 0x00	; 0
    555c:	19 f4       	brne	.+6      	; 0x5564 <fgetc+0x3e>
    555e:	20 62       	ori	r18, 0x20	; 32
    5560:	2b 83       	std	Y+3, r18	; 0x03
    5562:	1a c0       	rjmp	.+52     	; 0x5598 <fgetc+0x72>
    5564:	31 96       	adiw	r30, 0x01	; 1
    5566:	e8 83       	st	Y, r30
    5568:	f9 83       	std	Y+1, r31	; 0x01
    556a:	0e c0       	rjmp	.+28     	; 0x5588 <fgetc+0x62>
    556c:	ea 85       	ldd	r30, Y+10	; 0x0a
    556e:	fb 85       	ldd	r31, Y+11	; 0x0b
    5570:	09 95       	icall
    5572:	97 ff       	sbrs	r25, 7
    5574:	09 c0       	rjmp	.+18     	; 0x5588 <fgetc+0x62>
    5576:	2b 81       	ldd	r18, Y+3	; 0x03
    5578:	01 96       	adiw	r24, 0x01	; 1
    557a:	11 f4       	brne	.+4      	; 0x5580 <fgetc+0x5a>
    557c:	80 e1       	ldi	r24, 0x10	; 16
    557e:	01 c0       	rjmp	.+2      	; 0x5582 <fgetc+0x5c>
    5580:	80 e2       	ldi	r24, 0x20	; 32
    5582:	82 2b       	or	r24, r18
    5584:	8b 83       	std	Y+3, r24	; 0x03
    5586:	08 c0       	rjmp	.+16     	; 0x5598 <fgetc+0x72>
    5588:	2e 81       	ldd	r18, Y+6	; 0x06
    558a:	3f 81       	ldd	r19, Y+7	; 0x07
    558c:	2f 5f       	subi	r18, 0xFF	; 255
    558e:	3f 4f       	sbci	r19, 0xFF	; 255
    5590:	2e 83       	std	Y+6, r18	; 0x06
    5592:	3f 83       	std	Y+7, r19	; 0x07
    5594:	99 27       	eor	r25, r25
    5596:	02 c0       	rjmp	.+4      	; 0x559c <fgetc+0x76>
    5598:	8f ef       	ldi	r24, 0xFF	; 255
    559a:	9f ef       	ldi	r25, 0xFF	; 255
    559c:	df 91       	pop	r29
    559e:	cf 91       	pop	r28
    55a0:	08 95       	ret

000055a2 <fputc>:
    55a2:	0f 93       	push	r16
    55a4:	1f 93       	push	r17
    55a6:	cf 93       	push	r28
    55a8:	df 93       	push	r29
    55aa:	18 2f       	mov	r17, r24
    55ac:	09 2f       	mov	r16, r25
    55ae:	eb 01       	movw	r28, r22
    55b0:	8b 81       	ldd	r24, Y+3	; 0x03
    55b2:	81 fd       	sbrc	r24, 1
    55b4:	03 c0       	rjmp	.+6      	; 0x55bc <fputc+0x1a>
    55b6:	8f ef       	ldi	r24, 0xFF	; 255
    55b8:	9f ef       	ldi	r25, 0xFF	; 255
    55ba:	20 c0       	rjmp	.+64     	; 0x55fc <fputc+0x5a>
    55bc:	82 ff       	sbrs	r24, 2
    55be:	10 c0       	rjmp	.+32     	; 0x55e0 <fputc+0x3e>
    55c0:	4e 81       	ldd	r20, Y+6	; 0x06
    55c2:	5f 81       	ldd	r21, Y+7	; 0x07
    55c4:	2c 81       	ldd	r18, Y+4	; 0x04
    55c6:	3d 81       	ldd	r19, Y+5	; 0x05
    55c8:	42 17       	cp	r20, r18
    55ca:	53 07       	cpc	r21, r19
    55cc:	7c f4       	brge	.+30     	; 0x55ec <fputc+0x4a>
    55ce:	e8 81       	ld	r30, Y
    55d0:	f9 81       	ldd	r31, Y+1	; 0x01
    55d2:	9f 01       	movw	r18, r30
    55d4:	2f 5f       	subi	r18, 0xFF	; 255
    55d6:	3f 4f       	sbci	r19, 0xFF	; 255
    55d8:	28 83       	st	Y, r18
    55da:	39 83       	std	Y+1, r19	; 0x01
    55dc:	10 83       	st	Z, r17
    55de:	06 c0       	rjmp	.+12     	; 0x55ec <fputc+0x4a>
    55e0:	e8 85       	ldd	r30, Y+8	; 0x08
    55e2:	f9 85       	ldd	r31, Y+9	; 0x09
    55e4:	81 2f       	mov	r24, r17
    55e6:	09 95       	icall
    55e8:	89 2b       	or	r24, r25
    55ea:	29 f7       	brne	.-54     	; 0x55b6 <fputc+0x14>
    55ec:	2e 81       	ldd	r18, Y+6	; 0x06
    55ee:	3f 81       	ldd	r19, Y+7	; 0x07
    55f0:	2f 5f       	subi	r18, 0xFF	; 255
    55f2:	3f 4f       	sbci	r19, 0xFF	; 255
    55f4:	2e 83       	std	Y+6, r18	; 0x06
    55f6:	3f 83       	std	Y+7, r19	; 0x07
    55f8:	81 2f       	mov	r24, r17
    55fa:	90 2f       	mov	r25, r16
    55fc:	df 91       	pop	r29
    55fe:	cf 91       	pop	r28
    5600:	1f 91       	pop	r17
    5602:	0f 91       	pop	r16
    5604:	08 95       	ret

00005606 <ungetc>:
    5606:	fb 01       	movw	r30, r22
    5608:	23 81       	ldd	r18, Z+3	; 0x03
    560a:	20 ff       	sbrs	r18, 0
    560c:	12 c0       	rjmp	.+36     	; 0x5632 <ungetc+0x2c>
    560e:	26 fd       	sbrc	r18, 6
    5610:	10 c0       	rjmp	.+32     	; 0x5632 <ungetc+0x2c>
    5612:	8f 3f       	cpi	r24, 0xFF	; 255
    5614:	3f ef       	ldi	r19, 0xFF	; 255
    5616:	93 07       	cpc	r25, r19
    5618:	61 f0       	breq	.+24     	; 0x5632 <ungetc+0x2c>
    561a:	82 83       	std	Z+2, r24	; 0x02
    561c:	2f 7d       	andi	r18, 0xDF	; 223
    561e:	20 64       	ori	r18, 0x40	; 64
    5620:	23 83       	std	Z+3, r18	; 0x03
    5622:	26 81       	ldd	r18, Z+6	; 0x06
    5624:	37 81       	ldd	r19, Z+7	; 0x07
    5626:	21 50       	subi	r18, 0x01	; 1
    5628:	31 09       	sbc	r19, r1
    562a:	26 83       	std	Z+6, r18	; 0x06
    562c:	37 83       	std	Z+7, r19	; 0x07
    562e:	99 27       	eor	r25, r25
    5630:	08 95       	ret
    5632:	8f ef       	ldi	r24, 0xFF	; 255
    5634:	9f ef       	ldi	r25, 0xFF	; 255
    5636:	08 95       	ret

00005638 <__ultoa_invert>:
    5638:	fa 01       	movw	r30, r20
    563a:	aa 27       	eor	r26, r26
    563c:	28 30       	cpi	r18, 0x08	; 8
    563e:	51 f1       	breq	.+84     	; 0x5694 <__ultoa_invert+0x5c>
    5640:	20 31       	cpi	r18, 0x10	; 16
    5642:	81 f1       	breq	.+96     	; 0x56a4 <__ultoa_invert+0x6c>
    5644:	e8 94       	clt
    5646:	6f 93       	push	r22
    5648:	6e 7f       	andi	r22, 0xFE	; 254
    564a:	6e 5f       	subi	r22, 0xFE	; 254
    564c:	7f 4f       	sbci	r23, 0xFF	; 255
    564e:	8f 4f       	sbci	r24, 0xFF	; 255
    5650:	9f 4f       	sbci	r25, 0xFF	; 255
    5652:	af 4f       	sbci	r26, 0xFF	; 255
    5654:	b1 e0       	ldi	r27, 0x01	; 1
    5656:	3e d0       	rcall	.+124    	; 0x56d4 <__ultoa_invert+0x9c>
    5658:	b4 e0       	ldi	r27, 0x04	; 4
    565a:	3c d0       	rcall	.+120    	; 0x56d4 <__ultoa_invert+0x9c>
    565c:	67 0f       	add	r22, r23
    565e:	78 1f       	adc	r23, r24
    5660:	89 1f       	adc	r24, r25
    5662:	9a 1f       	adc	r25, r26
    5664:	a1 1d       	adc	r26, r1
    5666:	68 0f       	add	r22, r24
    5668:	79 1f       	adc	r23, r25
    566a:	8a 1f       	adc	r24, r26
    566c:	91 1d       	adc	r25, r1
    566e:	a1 1d       	adc	r26, r1
    5670:	6a 0f       	add	r22, r26
    5672:	71 1d       	adc	r23, r1
    5674:	81 1d       	adc	r24, r1
    5676:	91 1d       	adc	r25, r1
    5678:	a1 1d       	adc	r26, r1
    567a:	20 d0       	rcall	.+64     	; 0x56bc <__ultoa_invert+0x84>
    567c:	09 f4       	brne	.+2      	; 0x5680 <__ultoa_invert+0x48>
    567e:	68 94       	set
    5680:	3f 91       	pop	r19
    5682:	2a e0       	ldi	r18, 0x0A	; 10
    5684:	26 9f       	mul	r18, r22
    5686:	11 24       	eor	r1, r1
    5688:	30 19       	sub	r19, r0
    568a:	30 5d       	subi	r19, 0xD0	; 208
    568c:	31 93       	st	Z+, r19
    568e:	de f6       	brtc	.-74     	; 0x5646 <__ultoa_invert+0xe>
    5690:	cf 01       	movw	r24, r30
    5692:	08 95       	ret
    5694:	46 2f       	mov	r20, r22
    5696:	47 70       	andi	r20, 0x07	; 7
    5698:	40 5d       	subi	r20, 0xD0	; 208
    569a:	41 93       	st	Z+, r20
    569c:	b3 e0       	ldi	r27, 0x03	; 3
    569e:	0f d0       	rcall	.+30     	; 0x56be <__ultoa_invert+0x86>
    56a0:	c9 f7       	brne	.-14     	; 0x5694 <__ultoa_invert+0x5c>
    56a2:	f6 cf       	rjmp	.-20     	; 0x5690 <__ultoa_invert+0x58>
    56a4:	46 2f       	mov	r20, r22
    56a6:	4f 70       	andi	r20, 0x0F	; 15
    56a8:	40 5d       	subi	r20, 0xD0	; 208
    56aa:	4a 33       	cpi	r20, 0x3A	; 58
    56ac:	18 f0       	brcs	.+6      	; 0x56b4 <__ultoa_invert+0x7c>
    56ae:	49 5d       	subi	r20, 0xD9	; 217
    56b0:	31 fd       	sbrc	r19, 1
    56b2:	40 52       	subi	r20, 0x20	; 32
    56b4:	41 93       	st	Z+, r20
    56b6:	02 d0       	rcall	.+4      	; 0x56bc <__ultoa_invert+0x84>
    56b8:	a9 f7       	brne	.-22     	; 0x56a4 <__ultoa_invert+0x6c>
    56ba:	ea cf       	rjmp	.-44     	; 0x5690 <__ultoa_invert+0x58>
    56bc:	b4 e0       	ldi	r27, 0x04	; 4
    56be:	a6 95       	lsr	r26
    56c0:	97 95       	ror	r25
    56c2:	87 95       	ror	r24
    56c4:	77 95       	ror	r23
    56c6:	67 95       	ror	r22
    56c8:	ba 95       	dec	r27
    56ca:	c9 f7       	brne	.-14     	; 0x56be <__ultoa_invert+0x86>
    56cc:	00 97       	sbiw	r24, 0x00	; 0
    56ce:	61 05       	cpc	r22, r1
    56d0:	71 05       	cpc	r23, r1
    56d2:	08 95       	ret
    56d4:	9b 01       	movw	r18, r22
    56d6:	ac 01       	movw	r20, r24
    56d8:	0a 2e       	mov	r0, r26
    56da:	06 94       	lsr	r0
    56dc:	57 95       	ror	r21
    56de:	47 95       	ror	r20
    56e0:	37 95       	ror	r19
    56e2:	27 95       	ror	r18
    56e4:	ba 95       	dec	r27
    56e6:	c9 f7       	brne	.-14     	; 0x56da <__ultoa_invert+0xa2>
    56e8:	62 0f       	add	r22, r18
    56ea:	73 1f       	adc	r23, r19
    56ec:	84 1f       	adc	r24, r20
    56ee:	95 1f       	adc	r25, r21
    56f0:	a0 1d       	adc	r26, r0
    56f2:	08 95       	ret

000056f4 <__ctype_isfalse>:
    56f4:	99 27       	eor	r25, r25
    56f6:	88 27       	eor	r24, r24

000056f8 <__ctype_istrue>:
    56f8:	08 95       	ret

000056fa <__prologue_saves__>:
    56fa:	2f 92       	push	r2
    56fc:	3f 92       	push	r3
    56fe:	4f 92       	push	r4
    5700:	5f 92       	push	r5
    5702:	6f 92       	push	r6
    5704:	7f 92       	push	r7
    5706:	8f 92       	push	r8
    5708:	9f 92       	push	r9
    570a:	af 92       	push	r10
    570c:	bf 92       	push	r11
    570e:	cf 92       	push	r12
    5710:	df 92       	push	r13
    5712:	ef 92       	push	r14
    5714:	ff 92       	push	r15
    5716:	0f 93       	push	r16
    5718:	1f 93       	push	r17
    571a:	cf 93       	push	r28
    571c:	df 93       	push	r29
    571e:	cd b7       	in	r28, 0x3d	; 61
    5720:	de b7       	in	r29, 0x3e	; 62
    5722:	ca 1b       	sub	r28, r26
    5724:	db 0b       	sbc	r29, r27
    5726:	cd bf       	out	0x3d, r28	; 61
    5728:	de bf       	out	0x3e, r29	; 62
    572a:	09 94       	ijmp

0000572c <__epilogue_restores__>:
    572c:	2a 88       	ldd	r2, Y+18	; 0x12
    572e:	39 88       	ldd	r3, Y+17	; 0x11
    5730:	48 88       	ldd	r4, Y+16	; 0x10
    5732:	5f 84       	ldd	r5, Y+15	; 0x0f
    5734:	6e 84       	ldd	r6, Y+14	; 0x0e
    5736:	7d 84       	ldd	r7, Y+13	; 0x0d
    5738:	8c 84       	ldd	r8, Y+12	; 0x0c
    573a:	9b 84       	ldd	r9, Y+11	; 0x0b
    573c:	aa 84       	ldd	r10, Y+10	; 0x0a
    573e:	b9 84       	ldd	r11, Y+9	; 0x09
    5740:	c8 84       	ldd	r12, Y+8	; 0x08
    5742:	df 80       	ldd	r13, Y+7	; 0x07
    5744:	ee 80       	ldd	r14, Y+6	; 0x06
    5746:	fd 80       	ldd	r15, Y+5	; 0x05
    5748:	0c 81       	ldd	r16, Y+4	; 0x04
    574a:	1b 81       	ldd	r17, Y+3	; 0x03
    574c:	aa 81       	ldd	r26, Y+2	; 0x02
    574e:	b9 81       	ldd	r27, Y+1	; 0x01
    5750:	ce 0f       	add	r28, r30
    5752:	d1 1d       	adc	r29, r1
    5754:	cd bf       	out	0x3d, r28	; 61
    5756:	de bf       	out	0x3e, r29	; 62
    5758:	ed 01       	movw	r28, r26
    575a:	08 95       	ret

0000575c <_exit>:
    575c:	f8 94       	cli

0000575e <__stop_program>:
    575e:	ff cf       	rjmp	.-2      	; 0x575e <__stop_program>
