Warning (10268): Verilog HDL information at bcom_conf_fsms_wr.sv(51): always construct contains both blocking and non-blocking assignments File: W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_wr.sv Line: 51
Warning (10268): Verilog HDL information at bcom_conf_fsms_rd.sv(52): always construct contains both blocking and non-blocking assignments File: W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_rd.sv Line: 52
