{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:51:33 2010 " "Info: Processing started: Tue May 25 18:51:33 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WAVE -c WAVE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WAVE -c WAVE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MODE " "Info: Assuming node \"MODE\" is an undefined clock" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 128 144 312 144 "MODE" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkdiv:inst4\|clkout " "Info: Detected ripple clock \"clkdiv:inst4\|clkout\" as buffer" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:inst4\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register clkdiv:inst4\|clk_count\[0\] register clkdiv:inst4\|clk_count\[23\] 220.95 MHz 4.526 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 220.95 MHz between source register \"clkdiv:inst4\|clk_count\[0\]\" and destination register \"clkdiv:inst4\|clk_count\[23\]\" (period= 4.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.315 ns + Longest register register " "Info: + Longest register to register delay is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:inst4\|clk_count\[0\] 1 REG LCFF_X31_Y33_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.393 ns) 1.112 ns clkdiv:inst4\|Add0~385 2 COMB LCCOMB_X30_Y34_N0 2 " "Info: 2: + IC(0.719 ns) + CELL(0.393 ns) = 1.112 ns; Loc. = LCCOMB_X30_Y34_N0; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~385'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { clkdiv:inst4|clk_count[0] clkdiv:inst4|Add0~385 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.183 ns clkdiv:inst4\|Add0~387 3 COMB LCCOMB_X30_Y34_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.183 ns; Loc. = LCCOMB_X30_Y34_N2; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~387'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~385 clkdiv:inst4|Add0~387 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.254 ns clkdiv:inst4\|Add0~389 4 COMB LCCOMB_X30_Y34_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.254 ns; Loc. = LCCOMB_X30_Y34_N4; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~389'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~387 clkdiv:inst4|Add0~389 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.325 ns clkdiv:inst4\|Add0~391 5 COMB LCCOMB_X30_Y34_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.325 ns; Loc. = LCCOMB_X30_Y34_N6; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~391'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~389 clkdiv:inst4|Add0~391 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.396 ns clkdiv:inst4\|Add0~393 6 COMB LCCOMB_X30_Y34_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.396 ns; Loc. = LCCOMB_X30_Y34_N8; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~393'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~391 clkdiv:inst4|Add0~393 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.467 ns clkdiv:inst4\|Add0~395 7 COMB LCCOMB_X30_Y34_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.467 ns; Loc. = LCCOMB_X30_Y34_N10; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~395'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~393 clkdiv:inst4|Add0~395 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.538 ns clkdiv:inst4\|Add0~397 8 COMB LCCOMB_X30_Y34_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.538 ns; Loc. = LCCOMB_X30_Y34_N12; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~397'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~395 clkdiv:inst4|Add0~397 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.697 ns clkdiv:inst4\|Add0~399 9 COMB LCCOMB_X30_Y34_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.697 ns; Loc. = LCCOMB_X30_Y34_N14; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~399'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clkdiv:inst4|Add0~397 clkdiv:inst4|Add0~399 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.768 ns clkdiv:inst4\|Add0~401 10 COMB LCCOMB_X30_Y34_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.768 ns; Loc. = LCCOMB_X30_Y34_N16; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~401'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~399 clkdiv:inst4|Add0~401 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.839 ns clkdiv:inst4\|Add0~403 11 COMB LCCOMB_X30_Y34_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.839 ns; Loc. = LCCOMB_X30_Y34_N18; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~403'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~401 clkdiv:inst4|Add0~403 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.910 ns clkdiv:inst4\|Add0~405 12 COMB LCCOMB_X30_Y34_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.910 ns; Loc. = LCCOMB_X30_Y34_N20; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~405'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~403 clkdiv:inst4|Add0~405 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.981 ns clkdiv:inst4\|Add0~407 13 COMB LCCOMB_X30_Y34_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.981 ns; Loc. = LCCOMB_X30_Y34_N22; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~407'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~405 clkdiv:inst4|Add0~407 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.052 ns clkdiv:inst4\|Add0~409 14 COMB LCCOMB_X30_Y34_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.052 ns; Loc. = LCCOMB_X30_Y34_N24; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~409'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~407 clkdiv:inst4|Add0~409 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.123 ns clkdiv:inst4\|Add0~411 15 COMB LCCOMB_X30_Y34_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.123 ns; Loc. = LCCOMB_X30_Y34_N26; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~411'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~409 clkdiv:inst4|Add0~411 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.194 ns clkdiv:inst4\|Add0~413 16 COMB LCCOMB_X30_Y34_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.194 ns; Loc. = LCCOMB_X30_Y34_N28; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~413'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~411 clkdiv:inst4|Add0~413 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.340 ns clkdiv:inst4\|Add0~415 17 COMB LCCOMB_X30_Y34_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.340 ns; Loc. = LCCOMB_X30_Y34_N30; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~415'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clkdiv:inst4|Add0~413 clkdiv:inst4|Add0~415 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.411 ns clkdiv:inst4\|Add0~417 18 COMB LCCOMB_X30_Y33_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.411 ns; Loc. = LCCOMB_X30_Y33_N0; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~417'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~415 clkdiv:inst4|Add0~417 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.482 ns clkdiv:inst4\|Add0~419 19 COMB LCCOMB_X30_Y33_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.482 ns; Loc. = LCCOMB_X30_Y33_N2; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~419'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~417 clkdiv:inst4|Add0~419 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.553 ns clkdiv:inst4\|Add0~421 20 COMB LCCOMB_X30_Y33_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.553 ns; Loc. = LCCOMB_X30_Y33_N4; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~421'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~419 clkdiv:inst4|Add0~421 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.624 ns clkdiv:inst4\|Add0~423 21 COMB LCCOMB_X30_Y33_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.624 ns; Loc. = LCCOMB_X30_Y33_N6; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~423'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~421 clkdiv:inst4|Add0~423 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.695 ns clkdiv:inst4\|Add0~425 22 COMB LCCOMB_X30_Y33_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.695 ns; Loc. = LCCOMB_X30_Y33_N8; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~425'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~423 clkdiv:inst4|Add0~425 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.766 ns clkdiv:inst4\|Add0~427 23 COMB LCCOMB_X30_Y33_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.766 ns; Loc. = LCCOMB_X30_Y33_N10; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~427'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~425 clkdiv:inst4|Add0~427 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.837 ns clkdiv:inst4\|Add0~429 24 COMB LCCOMB_X30_Y33_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.837 ns; Loc. = LCCOMB_X30_Y33_N12; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~429'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~427 clkdiv:inst4|Add0~429 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.247 ns clkdiv:inst4\|Add0~430 25 COMB LCCOMB_X30_Y33_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.247 ns; Loc. = LCCOMB_X30_Y33_N14; Fanout = 1; COMB Node = 'clkdiv:inst4\|Add0~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clkdiv:inst4|Add0~429 clkdiv:inst4|Add0~430 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.275 ns) 4.231 ns clkdiv:inst4\|clk_count~269 26 COMB LCCOMB_X31_Y34_N10 1 " "Info: 26: + IC(0.709 ns) + CELL(0.275 ns) = 4.231 ns; Loc. = LCCOMB_X31_Y34_N10; Fanout = 1; COMB Node = 'clkdiv:inst4\|clk_count~269'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { clkdiv:inst4|Add0~430 clkdiv:inst4|clk_count~269 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.315 ns clkdiv:inst4\|clk_count\[23\] 27 REG LCFF_X31_Y34_N11 3 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 4.315 ns; Loc. = LCFF_X31_Y34_N11; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[23\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clkdiv:inst4|clk_count~269 clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 66.91 % ) " "Info: Total cell delay = 2.887 ns ( 66.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.428 ns ( 33.09 % ) " "Info: Total interconnect delay = 1.428 ns ( 33.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { clkdiv:inst4|clk_count[0] clkdiv:inst4|Add0~385 clkdiv:inst4|Add0~387 clkdiv:inst4|Add0~389 clkdiv:inst4|Add0~391 clkdiv:inst4|Add0~393 clkdiv:inst4|Add0~395 clkdiv:inst4|Add0~397 clkdiv:inst4|Add0~399 clkdiv:inst4|Add0~401 clkdiv:inst4|Add0~403 clkdiv:inst4|Add0~405 clkdiv:inst4|Add0~407 clkdiv:inst4|Add0~409 clkdiv:inst4|Add0~411 clkdiv:inst4|Add0~413 clkdiv:inst4|Add0~415 clkdiv:inst4|Add0~417 clkdiv:inst4|Add0~419 clkdiv:inst4|Add0~421 clkdiv:inst4|Add0~423 clkdiv:inst4|Add0~425 clkdiv:inst4|Add0~427 clkdiv:inst4|Add0~429 clkdiv:inst4|Add0~430 clkdiv:inst4|clk_count~269 clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { clkdiv:inst4|clk_count[0] {} clkdiv:inst4|Add0~385 {} clkdiv:inst4|Add0~387 {} clkdiv:inst4|Add0~389 {} clkdiv:inst4|Add0~391 {} clkdiv:inst4|Add0~393 {} clkdiv:inst4|Add0~395 {} clkdiv:inst4|Add0~397 {} clkdiv:inst4|Add0~399 {} clkdiv:inst4|Add0~401 {} clkdiv:inst4|Add0~403 {} clkdiv:inst4|Add0~405 {} clkdiv:inst4|Add0~407 {} clkdiv:inst4|Add0~409 {} clkdiv:inst4|Add0~411 {} clkdiv:inst4|Add0~413 {} clkdiv:inst4|Add0~415 {} clkdiv:inst4|Add0~417 {} clkdiv:inst4|Add0~419 {} clkdiv:inst4|Add0~421 {} clkdiv:inst4|Add0~423 {} clkdiv:inst4|Add0~425 {} clkdiv:inst4|Add0~427 {} clkdiv:inst4|Add0~429 {} clkdiv:inst4|Add0~430 {} clkdiv:inst4|clk_count~269 {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.719ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.709ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLK~clkctrl 2 COMB CLKCTRL_G11 32 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.664 ns clkdiv:inst4\|clk_count\[23\] 3 REG LCFF_X31_Y34_N11 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X31_Y34_N11; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[23\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.91 % ) " "Info: Total cell delay = 1.516 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.148 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLK CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLK~clkctrl 2 COMB CLKCTRL_G11 32 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.661 ns clkdiv:inst4\|clk_count\[0\] 3 REG LCFF_X31_Y33_N1 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.97 % ) " "Info: Total cell delay = 1.516 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.145 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clkdiv:inst4|clk_count[0] {} } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLK CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clkdiv:inst4|clk_count[0] {} } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { clkdiv:inst4|clk_count[0] clkdiv:inst4|Add0~385 clkdiv:inst4|Add0~387 clkdiv:inst4|Add0~389 clkdiv:inst4|Add0~391 clkdiv:inst4|Add0~393 clkdiv:inst4|Add0~395 clkdiv:inst4|Add0~397 clkdiv:inst4|Add0~399 clkdiv:inst4|Add0~401 clkdiv:inst4|Add0~403 clkdiv:inst4|Add0~405 clkdiv:inst4|Add0~407 clkdiv:inst4|Add0~409 clkdiv:inst4|Add0~411 clkdiv:inst4|Add0~413 clkdiv:inst4|Add0~415 clkdiv:inst4|Add0~417 clkdiv:inst4|Add0~419 clkdiv:inst4|Add0~421 clkdiv:inst4|Add0~423 clkdiv:inst4|Add0~425 clkdiv:inst4|Add0~427 clkdiv:inst4|Add0~429 clkdiv:inst4|Add0~430 clkdiv:inst4|clk_count~269 clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { clkdiv:inst4|clk_count[0] {} clkdiv:inst4|Add0~385 {} clkdiv:inst4|Add0~387 {} clkdiv:inst4|Add0~389 {} clkdiv:inst4|Add0~391 {} clkdiv:inst4|Add0~393 {} clkdiv:inst4|Add0~395 {} clkdiv:inst4|Add0~397 {} clkdiv:inst4|Add0~399 {} clkdiv:inst4|Add0~401 {} clkdiv:inst4|Add0~403 {} clkdiv:inst4|Add0~405 {} clkdiv:inst4|Add0~407 {} clkdiv:inst4|Add0~409 {} clkdiv:inst4|Add0~411 {} clkdiv:inst4|Add0~413 {} clkdiv:inst4|Add0~415 {} clkdiv:inst4|Add0~417 {} clkdiv:inst4|Add0~419 {} clkdiv:inst4|Add0~421 {} clkdiv:inst4|Add0~423 {} clkdiv:inst4|Add0~425 {} clkdiv:inst4|Add0~427 {} clkdiv:inst4|Add0~429 {} clkdiv:inst4|Add0~430 {} clkdiv:inst4|clk_count~269 {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.719ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.709ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLK CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clkdiv:inst4|clk_count[0] {} } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "MODE register register wave:inst\|disp_mode\[0\] wave:inst\|disp_mode\[1\] 450.05 MHz Internal " "Info: Clock \"MODE\" Internal fmax is restricted to 450.05 MHz between source register \"wave:inst\|disp_mode\[0\]\" and destination register \"wave:inst\|disp_mode\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.549 ns + Longest register register " "Info: + Longest register to register delay is 0.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wave:inst\|disp_mode\[0\] 1 REG LCFF_X38_Y19_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N1; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|disp_mode[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.150 ns) 0.465 ns wave:inst\|disp_mode\[1\]~49 2 COMB LCCOMB_X38_Y19_N2 1 " "Info: 2: + IC(0.315 ns) + CELL(0.150 ns) = 0.465 ns; Loc. = LCCOMB_X38_Y19_N2; Fanout = 1; COMB Node = 'wave:inst\|disp_mode\[1\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { wave:inst|disp_mode[0] wave:inst|disp_mode[1]~49 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.549 ns wave:inst\|disp_mode\[1\] 3 REG LCFF_X38_Y19_N3 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.549 ns; Loc. = LCFF_X38_Y19_N3; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wave:inst|disp_mode[1]~49 wave:inst|disp_mode[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.62 % ) " "Info: Total cell delay = 0.234 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.315 ns ( 57.38 % ) " "Info: Total interconnect delay = 0.315 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { wave:inst|disp_mode[0] wave:inst|disp_mode[1]~49 wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.549 ns" { wave:inst|disp_mode[0] {} wave:inst|disp_mode[1]~49 {} wave:inst|disp_mode[1] {} } { 0.000ns 0.315ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODE destination 3.378 ns + Shortest register " "Info: + Shortest clock path from clock \"MODE\" to destination register is 3.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns MODE 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 128 144 312 144 "MODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(0.537 ns) 3.378 ns wave:inst\|disp_mode\[1\] 2 REG LCFF_X38_Y19_N3 14 " "Info: 2: + IC(1.979 ns) + CELL(0.537 ns) = 3.378 ns; Loc. = LCFF_X38_Y19_N3; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.42 % ) " "Info: Total cell delay = 1.399 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 58.58 % ) " "Info: Total interconnect delay = 1.979 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[1] {} } { 0.000ns 0.000ns 1.979ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODE source 3.378 ns - Longest register " "Info: - Longest clock path from clock \"MODE\" to source register is 3.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns MODE 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 128 144 312 144 "MODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(0.537 ns) 3.378 ns wave:inst\|disp_mode\[0\] 2 REG LCFF_X38_Y19_N1 14 " "Info: 2: + IC(1.979 ns) + CELL(0.537 ns) = 3.378 ns; Loc. = LCFF_X38_Y19_N1; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.42 % ) " "Info: Total cell delay = 1.399 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 58.58 % ) " "Info: Total interconnect delay = 1.979 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[0] {} } { 0.000ns 0.000ns 1.979ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[1] {} } { 0.000ns 0.000ns 1.979ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[0] {} } { 0.000ns 0.000ns 1.979ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { wave:inst|disp_mode[0] wave:inst|disp_mode[1]~49 wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.549 ns" { wave:inst|disp_mode[0] {} wave:inst|disp_mode[1]~49 {} wave:inst|disp_mode[1] {} } { 0.000ns 0.315ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[1] {} } { 0.000ns 0.000ns 1.979ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[0] {} } { 0.000ns 0.000ns 1.979ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { wave:inst|disp_mode[1] {} } {  } {  } "" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "wave:inst\|sign1 RESET CLK 4.669 ns register " "Info: tsu for register \"wave:inst\|sign1\" (data pin = \"RESET\", clock pin = \"CLK\") is 4.669 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.424 ns + Longest pin register " "Info: + Longest pin to register delay is 9.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns RESET 1 PIN PIN_V2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 7; PIN Node = 'RESET'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 144 144 312 160 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.133 ns) + CELL(0.398 ns) 7.383 ns wave:inst\|sign1~499 2 COMB LCCOMB_X38_Y19_N6 2 " "Info: 2: + IC(6.133 ns) + CELL(0.398 ns) = 7.383 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 2; COMB Node = 'wave:inst\|sign1~499'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { RESET wave:inst|sign1~499 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.413 ns) 8.489 ns wave:inst\|sign1~500 3 COMB LCCOMB_X36_Y19_N24 1 " "Info: 3: + IC(0.693 ns) + CELL(0.413 ns) = 8.489 ns; Loc. = LCCOMB_X36_Y19_N24; Fanout = 1; COMB Node = 'wave:inst\|sign1~500'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { wave:inst|sign1~499 wave:inst|sign1~500 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.420 ns) 9.340 ns wave:inst\|sign1~503 4 COMB LCCOMB_X36_Y19_N0 1 " "Info: 4: + IC(0.431 ns) + CELL(0.420 ns) = 9.340 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 1; COMB Node = 'wave:inst\|sign1~503'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { wave:inst|sign1~500 wave:inst|sign1~503 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.424 ns wave:inst\|sign1 5 REG LCFF_X36_Y19_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.424 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 2; REG Node = 'wave:inst\|sign1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wave:inst|sign1~503 wave:inst|sign1 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 22.99 % ) " "Info: Total cell delay = 2.167 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.257 ns ( 77.01 % ) " "Info: Total interconnect delay = 7.257 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.424 ns" { RESET wave:inst|sign1~499 wave:inst|sign1~500 wave:inst|sign1~503 wave:inst|sign1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.424 ns" { RESET {} RESET~combout {} wave:inst|sign1~499 {} wave:inst|sign1~500 {} wave:inst|sign1~503 {} wave:inst|sign1 {} } { 0.000ns 0.000ns 6.133ns 0.693ns 0.431ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.413ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.719 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.787 ns) 2.402 ns clkdiv:inst4\|clkout 2 REG LCFF_X31_Y34_N31 2 " "Info: 2: + IC(0.636 ns) + CELL(0.787 ns) = 2.402 ns; Loc. = LCFF_X31_Y34_N31; Fanout = 2; REG Node = 'clkdiv:inst4\|clkout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CLK clkdiv:inst4|clkout } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 3.173 ns clkdiv:inst4\|clkout~clkctrl 3 COMB CLKCTRL_G8 11 " "Info: 3: + IC(0.771 ns) + CELL(0.000 ns) = 3.173 ns; Loc. = CLKCTRL_G8; Fanout = 11; COMB Node = 'clkdiv:inst4\|clkout~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.719 ns wave:inst\|sign1 4 REG LCFF_X36_Y19_N1 2 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 4.719 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 2; REG Node = 'wave:inst\|sign1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clkdiv:inst4|clkout~clkctrl wave:inst|sign1 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.80 % ) " "Info: Total cell delay = 2.303 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.416 ns ( 51.20 % ) " "Info: Total interconnect delay = 2.416 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|sign1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|sign1 {} } { 0.000ns 0.000ns 0.636ns 0.771ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.424 ns" { RESET wave:inst|sign1~499 wave:inst|sign1~500 wave:inst|sign1~503 wave:inst|sign1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.424 ns" { RESET {} RESET~combout {} wave:inst|sign1~499 {} wave:inst|sign1~500 {} wave:inst|sign1~503 {} wave:inst|sign1 {} } { 0.000ns 0.000ns 6.133ns 0.693ns 0.431ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.413ns 0.420ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|sign1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|sign1 {} } { 0.000ns 0.000ns 0.636ns 0.771ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK HEX0\[1\] wave:inst\|count\[1\] 11.988 ns register " "Info: tco from clock \"CLK\" to destination pin \"HEX0\[1\]\" through register \"wave:inst\|count\[1\]\" is 11.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.724 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.787 ns) 2.402 ns clkdiv:inst4\|clkout 2 REG LCFF_X31_Y34_N31 2 " "Info: 2: + IC(0.636 ns) + CELL(0.787 ns) = 2.402 ns; Loc. = LCFF_X31_Y34_N31; Fanout = 2; REG Node = 'clkdiv:inst4\|clkout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CLK clkdiv:inst4|clkout } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 3.173 ns clkdiv:inst4\|clkout~clkctrl 3 COMB CLKCTRL_G8 11 " "Info: 3: + IC(0.771 ns) + CELL(0.000 ns) = 3.173 ns; Loc. = CLKCTRL_G8; Fanout = 11; COMB Node = 'clkdiv:inst4\|clkout~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.724 ns wave:inst\|count\[1\] 4 REG LCFF_X38_Y19_N5 13 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 4.724 ns; Loc. = LCFF_X38_Y19_N5; Fanout = 13; REG Node = 'wave:inst\|count\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clkdiv:inst4|clkout~clkctrl wave:inst|count[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.75 % ) " "Info: Total cell delay = 2.303 ns ( 48.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.421 ns ( 51.25 % ) " "Info: Total interconnect delay = 2.421 ns ( 51.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[1] {} } { 0.000ns 0.000ns 0.636ns 0.771ns 1.014ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.014 ns + Longest register pin " "Info: + Longest register to pin delay is 7.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wave:inst\|count\[1\] 1 REG LCFF_X38_Y19_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N5; Fanout = 13; REG Node = 'wave:inst\|count\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|count[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.275 ns) 1.397 ns segout:inst1\|WideOr5~19 2 COMB LCCOMB_X36_Y16_N2 1 " "Info: 2: + IC(1.122 ns) + CELL(0.275 ns) = 1.397 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 1; COMB Node = 'segout:inst1\|WideOr5~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { wave:inst|count[1] segout:inst1|WideOr5~19 } "NODE_NAME" } } { "segout.v" "" { Text "F:/interface/WAVE/segout.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.849 ns) + CELL(2.768 ns) 7.014 ns HEX0\[1\] 3 PIN PIN_AB12 0 " "Info: 3: + IC(2.849 ns) + CELL(2.768 ns) = 7.014 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'HEX0\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.617 ns" { segout:inst1|WideOr5~19 HEX0[1] } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 96 896 1072 112 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.043 ns ( 43.38 % ) " "Info: Total cell delay = 3.043 ns ( 43.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 56.62 % ) " "Info: Total interconnect delay = 3.971 ns ( 56.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { wave:inst|count[1] segout:inst1|WideOr5~19 HEX0[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { wave:inst|count[1] {} segout:inst1|WideOr5~19 {} HEX0[1] {} } { 0.000ns 1.122ns 2.849ns } { 0.000ns 0.275ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[1] {} } { 0.000ns 0.000ns 0.636ns 0.771ns 1.014ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { wave:inst|count[1] segout:inst1|WideOr5~19 HEX0[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { wave:inst|count[1] {} segout:inst1|WideOr5~19 {} HEX0[1] {} } { 0.000ns 1.122ns 2.849ns } { 0.000ns 0.275ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "wave:inst\|count\[2\] MAX\[2\] CLK 2.196 ns register " "Info: th for register \"wave:inst\|count\[2\]\" (data pin = \"MAX\[2\]\", clock pin = \"CLK\") is 2.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.723 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.787 ns) 2.402 ns clkdiv:inst4\|clkout 2 REG LCFF_X31_Y34_N31 2 " "Info: 2: + IC(0.636 ns) + CELL(0.787 ns) = 2.402 ns; Loc. = LCFF_X31_Y34_N31; Fanout = 2; REG Node = 'clkdiv:inst4\|clkout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CLK clkdiv:inst4|clkout } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 3.173 ns clkdiv:inst4\|clkout~clkctrl 3 COMB CLKCTRL_G8 11 " "Info: 3: + IC(0.771 ns) + CELL(0.000 ns) = 3.173 ns; Loc. = CLKCTRL_G8; Fanout = 11; COMB Node = 'clkdiv:inst4\|clkout~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.723 ns wave:inst\|count\[2\] 4 REG LCFF_X37_Y19_N7 13 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.723 ns; Loc. = LCFF_X37_Y19_N7; Fanout = 13; REG Node = 'wave:inst\|count\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clkdiv:inst4|clkout~clkctrl wave:inst|count[2] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.76 % ) " "Info: Total cell delay = 2.303 ns ( 48.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 51.24 % ) " "Info: Total interconnect delay = 2.420 ns ( 51.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[2] {} } { 0.000ns 0.000ns 0.636ns 0.771ns 1.013ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.793 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns MAX\[2\] 1 PIN PIN_P25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; PIN Node = 'MAX\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAX[2] } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 112 144 312 128 "MAX\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.438 ns) 2.709 ns wave:inst\|Mux11~181 2 COMB LCCOMB_X37_Y19_N6 1 " "Info: 2: + IC(1.272 ns) + CELL(0.438 ns) = 2.709 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 1; COMB Node = 'wave:inst\|Mux11~181'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { MAX[2] wave:inst|Mux11~181 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.793 ns wave:inst\|count\[2\] 3 REG LCFF_X37_Y19_N7 13 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.793 ns; Loc. = LCFF_X37_Y19_N7; Fanout = 13; REG Node = 'wave:inst\|count\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wave:inst|Mux11~181 wave:inst|count[2] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 54.46 % ) " "Info: Total cell delay = 1.521 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.272 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { MAX[2] wave:inst|Mux11~181 wave:inst|count[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { MAX[2] {} MAX[2]~combout {} wave:inst|Mux11~181 {} wave:inst|count[2] {} } { 0.000ns 0.000ns 1.272ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[2] {} } { 0.000ns 0.000ns 0.636ns 0.771ns 1.013ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { MAX[2] wave:inst|Mux11~181 wave:inst|count[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { MAX[2] {} MAX[2]~combout {} wave:inst|Mux11~181 {} wave:inst|count[2] {} } { 0.000ns 0.000ns 1.272ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:51:34 2010 " "Info: Processing ended: Tue May 25 18:51:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
