{
  "module_name": "clk-mt8188-imp_iic_wrap.c",
  "hash_id": "b052bd4a562c94867b37c0c5f89882f3b1055850d861e095f76224f8e63baa82",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-imp_iic_wrap.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs imp_iic_wrap_cg_regs = {\n\t.set_ofs = 0xe08,\n\t.clr_ofs = 0xe04,\n\t.sta_ofs = 0xe00,\n};\n\n#define GATE_IMP_IIC_WRAP(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &imp_iic_wrap_cg_regs, _shift,\t\t\t\\\n\t\t&mtk_clk_gate_ops_setclr, CLK_OPS_PARENT_ENABLE)\n\nstatic const struct mtk_gate imp_iic_wrap_c_clks[] = {\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C0,\n\t\t\t  \"imp_iic_wrap_c_ap_clock_i2c0\", \"top_i2c\", 0),\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C2,\n\t\t\t  \"imp_iic_wrap_c_ap_clock_i2c2\", \"top_i2c\", 1),\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C3,\n\t\t\t  \"imp_iic_wrap_c_ap_clock_i2c3\", \"top_i2c\", 2),\n};\n\nstatic const struct mtk_gate imp_iic_wrap_w_clks[] = {\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C1,\n\t\t\t  \"imp_iic_wrap_w_ap_clock_i2c1\", \"top_i2c\", 0),\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C4,\n\t\t\t  \"imp_iic_wrap_w_ap_clock_i2c4\", \"top_i2c\", 1),\n};\n\nstatic const struct mtk_gate imp_iic_wrap_en_clks[] = {\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C5,\n\t\t\t  \"imp_iic_wrap_en_ap_clock_i2c5\", \"top_i2c\", 0),\n\tGATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C6,\n\t\t\t  \"imp_iic_wrap_en_ap_clock_i2c6\", \"top_i2c\", 1),\n};\n\nstatic const struct mtk_clk_desc imp_iic_wrap_c_desc = {\n\t.clks = imp_iic_wrap_c_clks,\n\t.num_clks = ARRAY_SIZE(imp_iic_wrap_c_clks),\n};\n\nstatic const struct mtk_clk_desc imp_iic_wrap_w_desc = {\n\t.clks = imp_iic_wrap_w_clks,\n\t.num_clks = ARRAY_SIZE(imp_iic_wrap_w_clks),\n};\n\nstatic const struct mtk_clk_desc imp_iic_wrap_en_desc = {\n\t.clks = imp_iic_wrap_en_clks,\n\t.num_clks = ARRAY_SIZE(imp_iic_wrap_en_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_imp_iic_wrap[] = {\n\t{ .compatible = \"mediatek,mt8188-imp-iic-wrap-c\", .data = &imp_iic_wrap_c_desc },\n\t{ .compatible = \"mediatek,mt8188-imp-iic-wrap-w\", .data = &imp_iic_wrap_w_desc },\n\t{ .compatible = \"mediatek,mt8188-imp-iic-wrap-en\", .data = &imp_iic_wrap_en_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_imp_iic_wrap);\n\nstatic struct platform_driver clk_mt8188_imp_iic_wrap_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-imp_iic_wrap\",\n\t\t.of_match_table = of_match_clk_mt8188_imp_iic_wrap,\n\t},\n};\n\nmodule_platform_driver(clk_mt8188_imp_iic_wrap_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}