<stg><name>pool_layer2</name>


<trans_list>

<trans id="2106" from="1" to="2">
<condition id="10523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="2" to="211">
<condition id="11117">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="2" to="3">
<condition id="11326">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="3" to="4">
<condition id="11118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="4" to="5">
<condition id="11119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="5" to="6">
<condition id="11120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="6" to="7">
<condition id="11121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="7" to="8">
<condition id="11122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="8" to="9">
<condition id="11123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="9" to="10">
<condition id="11124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="10" to="11">
<condition id="11125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="11" to="12">
<condition id="11126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="12" to="13">
<condition id="11127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="13" to="14">
<condition id="11128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="14" to="15">
<condition id="11129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="15" to="16">
<condition id="11130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="16" to="17">
<condition id="11131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="17" to="18">
<condition id="11132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="18" to="19">
<condition id="11133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="19" to="20">
<condition id="11134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="20" to="21">
<condition id="11135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="21" to="22">
<condition id="11136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="22" to="23">
<condition id="11137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="23" to="24">
<condition id="11138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="24" to="25">
<condition id="11139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="25" to="26">
<condition id="11140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="26" to="27">
<condition id="11141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="27" to="28">
<condition id="11142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="28" to="29">
<condition id="11143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="29" to="30">
<condition id="11144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="30" to="31">
<condition id="11145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="31" to="32">
<condition id="11146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="32" to="33">
<condition id="11147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="33" to="34">
<condition id="11148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="34" to="35">
<condition id="11149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="35" to="36">
<condition id="11150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="36" to="37">
<condition id="11151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="37" to="38">
<condition id="11152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="38" to="39">
<condition id="11153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="39" to="40">
<condition id="11154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="40" to="41">
<condition id="11155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="41" to="42">
<condition id="11156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="42" to="43">
<condition id="11157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="43" to="44">
<condition id="11158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="44" to="45">
<condition id="11159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="45" to="46">
<condition id="11160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="46" to="47">
<condition id="11161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="47" to="48">
<condition id="11162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="48" to="49">
<condition id="11163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="49" to="50">
<condition id="11164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="50" to="51">
<condition id="11165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="51" to="52">
<condition id="11166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="52" to="53">
<condition id="11167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="53" to="54">
<condition id="11168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="54" to="55">
<condition id="11169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="55" to="56">
<condition id="11170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="56" to="57">
<condition id="11171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="57" to="58">
<condition id="11172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="58" to="59">
<condition id="11173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="59" to="60">
<condition id="11174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="60" to="61">
<condition id="11175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="61" to="62">
<condition id="11176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="62" to="63">
<condition id="11177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="63" to="64">
<condition id="11178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="64" to="65">
<condition id="11179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="65" to="66">
<condition id="11180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="66" to="67">
<condition id="11181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="67" to="68">
<condition id="11182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="68" to="69">
<condition id="11183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="69" to="70">
<condition id="11184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="70" to="71">
<condition id="11185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="71" to="72">
<condition id="11186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="72" to="73">
<condition id="11187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="73" to="74">
<condition id="11188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="74" to="75">
<condition id="11189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="75" to="76">
<condition id="11190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="76" to="77">
<condition id="11191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="77" to="78">
<condition id="11192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="78" to="79">
<condition id="11193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="79" to="80">
<condition id="11194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="80" to="81">
<condition id="11195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="81" to="82">
<condition id="11196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="82" to="83">
<condition id="11197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="83" to="84">
<condition id="11198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="84" to="85">
<condition id="11199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="85" to="86">
<condition id="11200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="86" to="87">
<condition id="11201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="87" to="88">
<condition id="11202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="88" to="89">
<condition id="11203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="89" to="90">
<condition id="11204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="90" to="91">
<condition id="11205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="91" to="92">
<condition id="11206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="92" to="93">
<condition id="11207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="93" to="94">
<condition id="11208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="94" to="95">
<condition id="11209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="95" to="96">
<condition id="11210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="96" to="97">
<condition id="11211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="97" to="98">
<condition id="11212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="98" to="99">
<condition id="11213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="99" to="100">
<condition id="11214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="100" to="101">
<condition id="11215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="101" to="102">
<condition id="11216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="102" to="103">
<condition id="11217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="103" to="104">
<condition id="11218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="104" to="105">
<condition id="11219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="105" to="106">
<condition id="11220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="106" to="107">
<condition id="11221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="107" to="108">
<condition id="11222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="108" to="109">
<condition id="11223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="109" to="110">
<condition id="11224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="110" to="111">
<condition id="11225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="111" to="112">
<condition id="11226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="112" to="113">
<condition id="11227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="113" to="114">
<condition id="11228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="114" to="115">
<condition id="11229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="115" to="116">
<condition id="11230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="116" to="117">
<condition id="11231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="117" to="118">
<condition id="11232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="118" to="119">
<condition id="11233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="119" to="120">
<condition id="11234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="120" to="121">
<condition id="11235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="121" to="122">
<condition id="11236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="122" to="123">
<condition id="11237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="123" to="124">
<condition id="11238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="124" to="125">
<condition id="11239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="125" to="126">
<condition id="11240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="126" to="127">
<condition id="11241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="127" to="128">
<condition id="11242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="128" to="129">
<condition id="11243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="129" to="130">
<condition id="11244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="130" to="131">
<condition id="11245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="131" to="132">
<condition id="11246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="132" to="133">
<condition id="11247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="133" to="134">
<condition id="11248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="134" to="135">
<condition id="11249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="135" to="136">
<condition id="11250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="136" to="137">
<condition id="11251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="137" to="138">
<condition id="11252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="138" to="139">
<condition id="11253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="139" to="140">
<condition id="11254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="140" to="141">
<condition id="11255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="141" to="142">
<condition id="11256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="142" to="143">
<condition id="11257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="143" to="144">
<condition id="11258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="144" to="145">
<condition id="11259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="145" to="146">
<condition id="11260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="146" to="147">
<condition id="11261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="147" to="148">
<condition id="11262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="148" to="149">
<condition id="11263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="149" to="150">
<condition id="11264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="150" to="151">
<condition id="11265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="151" to="152">
<condition id="11266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="152" to="153">
<condition id="11267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="153" to="154">
<condition id="11268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="154" to="155">
<condition id="11269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="155" to="156">
<condition id="11270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="156" to="157">
<condition id="11271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="157" to="158">
<condition id="11272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="158" to="159">
<condition id="11273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="159" to="160">
<condition id="11274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="160" to="161">
<condition id="11275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="161" to="162">
<condition id="11276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="162" to="163">
<condition id="11277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="163" to="164">
<condition id="11278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="164" to="165">
<condition id="11279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="165" to="166">
<condition id="11280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="166" to="167">
<condition id="11281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="167" to="168">
<condition id="11282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="168" to="169">
<condition id="11283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="169" to="170">
<condition id="11284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="170" to="171">
<condition id="11285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="171" to="172">
<condition id="11286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="172" to="173">
<condition id="11287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="173" to="174">
<condition id="11288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="174" to="175">
<condition id="11289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="175" to="176">
<condition id="11290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="176" to="177">
<condition id="11291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="177" to="178">
<condition id="11292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="178" to="179">
<condition id="11293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="179" to="180">
<condition id="11294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="180" to="181">
<condition id="11295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="181" to="182">
<condition id="11296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="182" to="183">
<condition id="11297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="183" to="184">
<condition id="11298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="184" to="185">
<condition id="11299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="185" to="186">
<condition id="11300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="186" to="187">
<condition id="11301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="187" to="188">
<condition id="11302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="188" to="189">
<condition id="11303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="189" to="190">
<condition id="11304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="190" to="191">
<condition id="11305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="191" to="192">
<condition id="11306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="192" to="193">
<condition id="11307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="193" to="194">
<condition id="11308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="194" to="195">
<condition id="11309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="195" to="196">
<condition id="11310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="196" to="197">
<condition id="11311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="197" to="198">
<condition id="11312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="198" to="199">
<condition id="11313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="199" to="200">
<condition id="11314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="200" to="201">
<condition id="11315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="201" to="202">
<condition id="11316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="202" to="203">
<condition id="11317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="203" to="204">
<condition id="11318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="204" to="205">
<condition id="11319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="205" to="206">
<condition id="11320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="206" to="207">
<condition id="11321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="207" to="208">
<condition id="11322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="208" to="209">
<condition id="11323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="209" to="210">
<condition id="11324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="210" to="2">
<condition id="11325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="211" to="212">
<condition id="10910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="212" to="213">
<condition id="10911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="213" to="214">
<condition id="10912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="214" to="215">
<condition id="10913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="215" to="216">
<condition id="10914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="216" to="217">
<condition id="10915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="217" to="218">
<condition id="10916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="218" to="219">
<condition id="10917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="219" to="220">
<condition id="10918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="220" to="221">
<condition id="10919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="221" to="222">
<condition id="10920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="222" to="223">
<condition id="10921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="223" to="224">
<condition id="10922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="224" to="225">
<condition id="10923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="225" to="226">
<condition id="10924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="226" to="227">
<condition id="10925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="227" to="228">
<condition id="10926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="228" to="229">
<condition id="10927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="229" to="230">
<condition id="10928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="230" to="231">
<condition id="10929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="231" to="232">
<condition id="10930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="232" to="233">
<condition id="10931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="233" to="234">
<condition id="10932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="234" to="235">
<condition id="10933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="235" to="236">
<condition id="10934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="236" to="237">
<condition id="10935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="237" to="238">
<condition id="10936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="238" to="239">
<condition id="10937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="239" to="240">
<condition id="10938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="240" to="241">
<condition id="10939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="241" to="242">
<condition id="10940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="242" to="243">
<condition id="10941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="243" to="244">
<condition id="10942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="244" to="245">
<condition id="10943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="245" to="246">
<condition id="10944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="246" to="247">
<condition id="10945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="247" to="248">
<condition id="10946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="248" to="249">
<condition id="10947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="249" to="250">
<condition id="10948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="250" to="251">
<condition id="10949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="251" to="252">
<condition id="10950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="252" to="253">
<condition id="10951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="253" to="254">
<condition id="10952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="254" to="255">
<condition id="10953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="255" to="256">
<condition id="10954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="256" to="257">
<condition id="10955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="257" to="258">
<condition id="10956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="258" to="259">
<condition id="10957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="259" to="260">
<condition id="10958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="260" to="261">
<condition id="10959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="261" to="262">
<condition id="10960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="262" to="263">
<condition id="10961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="263" to="264">
<condition id="10962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="264" to="265">
<condition id="10963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="265" to="266">
<condition id="10964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="266" to="267">
<condition id="10965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="267" to="268">
<condition id="10966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="268" to="269">
<condition id="10967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="269" to="270">
<condition id="10968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="270" to="271">
<condition id="10969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="271" to="272">
<condition id="10970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="272" to="273">
<condition id="10971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="273" to="274">
<condition id="10972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="274" to="275">
<condition id="10973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="275" to="276">
<condition id="10974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="276" to="277">
<condition id="10975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="277" to="278">
<condition id="10976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="278" to="279">
<condition id="10977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="279" to="280">
<condition id="10978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="280" to="281">
<condition id="10979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="281" to="282">
<condition id="10980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="282" to="283">
<condition id="10981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="283" to="284">
<condition id="10982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="284" to="285">
<condition id="10983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="285" to="286">
<condition id="10984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="286" to="287">
<condition id="10985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="287" to="288">
<condition id="10986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="288" to="289">
<condition id="10987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="289" to="290">
<condition id="10988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="290" to="291">
<condition id="10989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="291" to="292">
<condition id="10990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="292" to="293">
<condition id="10991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="293" to="294">
<condition id="10992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="294" to="295">
<condition id="10993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="295" to="296">
<condition id="10994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="296" to="297">
<condition id="10995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="297" to="298">
<condition id="10996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="298" to="299">
<condition id="10997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="299" to="300">
<condition id="10998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="300" to="301">
<condition id="10999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="301" to="302">
<condition id="11000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="302" to="303">
<condition id="11001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="303" to="304">
<condition id="11002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="304" to="305">
<condition id="11003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="305" to="306">
<condition id="11004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="306" to="307">
<condition id="11005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="307" to="308">
<condition id="11006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="308" to="309">
<condition id="11007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="309" to="310">
<condition id="11008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="310" to="311">
<condition id="11009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="311" to="312">
<condition id="11010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="312" to="313">
<condition id="11011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="313" to="314">
<condition id="11012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="314" to="315">
<condition id="11013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="315" to="316">
<condition id="11014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="316" to="317">
<condition id="11015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="317" to="318">
<condition id="11016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="318" to="319">
<condition id="11017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="319" to="320">
<condition id="11018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="320" to="321">
<condition id="11019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="321" to="322">
<condition id="11020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="322" to="323">
<condition id="11021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="323" to="324">
<condition id="11022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="324" to="325">
<condition id="11023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="325" to="326">
<condition id="11024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="326" to="327">
<condition id="11025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="327" to="328">
<condition id="11026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="328" to="329">
<condition id="11027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="329" to="330">
<condition id="11028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="330" to="331">
<condition id="11029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="331" to="332">
<condition id="11030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="332" to="333">
<condition id="11031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="333" to="334">
<condition id="11032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="334" to="335">
<condition id="11033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="335" to="336">
<condition id="11034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="336" to="337">
<condition id="11035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="337" to="338">
<condition id="11036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="338" to="339">
<condition id="11037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="339" to="340">
<condition id="11038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="340" to="341">
<condition id="11039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="341" to="342">
<condition id="11040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="342" to="343">
<condition id="11041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="343" to="344">
<condition id="11042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="344" to="345">
<condition id="11043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="345" to="346">
<condition id="11044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="346" to="347">
<condition id="11045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="347" to="348">
<condition id="11046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="348" to="349">
<condition id="11047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="349" to="350">
<condition id="11048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="350" to="351">
<condition id="11049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="351" to="352">
<condition id="11050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="352" to="353">
<condition id="11051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="353" to="354">
<condition id="11052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="354" to="355">
<condition id="11053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="355" to="356">
<condition id="11054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="356" to="357">
<condition id="11055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="357" to="358">
<condition id="11056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="358" to="359">
<condition id="11057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="359" to="360">
<condition id="11058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="360" to="361">
<condition id="11059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="361" to="362">
<condition id="11060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="362" to="363">
<condition id="11061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="363" to="364">
<condition id="11062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="364" to="365">
<condition id="11063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="365" to="366">
<condition id="11064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="366" to="367">
<condition id="11065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="367" to="368">
<condition id="11066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="368" to="369">
<condition id="11067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="369" to="370">
<condition id="11068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="370" to="371">
<condition id="11069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="371" to="372">
<condition id="11070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="372" to="373">
<condition id="11071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="373" to="374">
<condition id="11072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="374" to="375">
<condition id="11073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="375" to="376">
<condition id="11074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="376" to="377">
<condition id="11075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="377" to="378">
<condition id="11076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="378" to="379">
<condition id="11077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="379" to="380">
<condition id="11078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="380" to="381">
<condition id="11079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="381" to="382">
<condition id="11080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="382" to="383">
<condition id="11081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="383" to="384">
<condition id="11082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="384" to="385">
<condition id="11083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="385" to="386">
<condition id="11084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="386" to="387">
<condition id="11085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="387" to="388">
<condition id="11086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="388" to="389">
<condition id="11087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="389" to="390">
<condition id="11088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="390" to="391">
<condition id="11089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="391" to="392">
<condition id="11090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="392" to="393">
<condition id="11091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="393" to="394">
<condition id="11092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="394" to="395">
<condition id="11093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="395" to="396">
<condition id="11094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="396" to="397">
<condition id="11095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="397" to="398">
<condition id="11096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="398" to="399">
<condition id="11097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="399" to="400">
<condition id="11098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="400" to="401">
<condition id="11099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="401" to="402">
<condition id="11100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="402" to="403">
<condition id="11101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="403" to="404">
<condition id="11102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="404" to="405">
<condition id="11103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="405" to="406">
<condition id="11104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="406" to="407">
<condition id="11105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="407" to="408">
<condition id="11106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="408" to="409">
<condition id="11107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="409" to="410">
<condition id="11108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="410" to="411">
<condition id="11109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="411" to="412">
<condition id="11110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="412" to="413">
<condition id="11111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="413" to="414">
<condition id="11112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="414" to="415">
<condition id="11113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="415" to="416">
<condition id="11114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="416" to="417">
<condition id="11115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="417" to="418">
<condition id="11116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str160, i32 0, i32 0, [1 x i8]* @p_str161, [1 x i8]* @p_str162, [1 x i8]* @p_str163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str164, [1 x i8]* @p_str165)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [1 x i8]* @p_str151)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:2  %pool_buff_val_0_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3  %pool_buff_val_1_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:4  %pool_buff_val_2_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:5  %pool_buff_val_3_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
:6  %pool_buff_val_4_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
:7  %pool_buff_val_5_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
:8  %pool_buff_val_6_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
:9  %pool_buff_val_7_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
:10  %pool_buff_val_8_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
:11  %pool_buff_val_9_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
:12  %pool_buff_val_10_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:13  %pool_buff_val_11_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:14  %pool_buff_val_12_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:15  %pool_buff_val_13_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
:16  %pool_buff_val_14_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
:17  %pool_buff_val_15_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
:18  %pool_buff_val_16_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
:19  %pool_buff_val_17_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
:20  %pool_buff_val_18_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
:21  %pool_buff_val_19_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:22  %pool_buff_val_20_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:23  %pool_buff_val_21_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:24  %pool_buff_val_22_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:25  %pool_buff_val_23_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:26  %pool_buff_val_24_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:27  %pool_buff_val_25_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:28  %pool_buff_val_26_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:29  %pool_buff_val_27_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
:30  %pool_buff_val_28_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
:31  %pool_buff_val_29_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
:32  %pool_buff_val_30_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
:33  %pool_buff_val_31_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
:34  %pool_buff_val_32_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
:35  %pool_buff_val_33_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:36  %pool_buff_val_34_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
:37  %pool_buff_val_35_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:38  %pool_buff_val_36_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:39  %pool_buff_val_37_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:40  %pool_buff_val_38_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
:41  %pool_buff_val_39_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
:42  %pool_buff_val_40_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:43  %pool_buff_val_41_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:44  %pool_buff_val_42_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:45  %pool_buff_val_43_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:46  %pool_buff_val_44_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:47  %pool_buff_val_45_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:48  %pool_buff_val_46_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:49  %pool_buff_val_47_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:50  %pool_buff_val_48_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:51  %pool_buff_val_49_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:52  %pool_buff_val_50_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:53  %pool_buff_val_51_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
:54  %pool_buff_val_52_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
:55  %pool_buff_val_53_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
:56  %pool_buff_val_54_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
:57  %pool_buff_val_55_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
:58  %pool_buff_val_56_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
:59  %pool_buff_val_57_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
:60  %pool_buff_val_58_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
:61  %pool_buff_val_59_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
:62  %pool_buff_val_60_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
:63  %pool_buff_val_61_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
:64  %pool_buff_val_62_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
:65  %pool_buff_val_63_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:66  %pool_buff_val_64_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
:67  %pool_buff_val_65_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:68  %pool_buff_val_66_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
:69  %pool_buff_val_67_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
:70  %pool_buff_val_68_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
:71  %pool_buff_val_69_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
:72  %pool_buff_val_70_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
:73  %pool_buff_val_71_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
:74  %pool_buff_val_72_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
:75  %pool_buff_val_73_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
:76  %pool_buff_val_74_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
:77  %pool_buff_val_75_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:78  %pool_buff_val_76_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
:79  %pool_buff_val_77_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:80  %pool_buff_val_78_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
:81  %pool_buff_val_79_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:82  %pool_buff_val_80_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
:83  %pool_buff_val_81_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
:84  %pool_buff_val_82_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
:85  %pool_buff_val_83_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
:86  %pool_buff_val_84_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
:87  %pool_buff_val_85_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
:88  %pool_buff_val_86_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
:89  %pool_buff_val_87_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
:90  %pool_buff_val_88_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
:91  %pool_buff_val_89_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
:92  %pool_buff_val_90_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
:93  %pool_buff_val_91_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
:94  %pool_buff_val_92_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
:95  %pool_buff_val_93_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
:96  %pool_buff_val_94_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
:97  %pool_buff_val_95_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:98  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:99  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %pool_buff_val_0_V_a = getelementptr [1 x i16]* %pool_buff_val_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V_a"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %pool_buff_val_1_V_a = getelementptr [1 x i16]* %pool_buff_val_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V_a"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %pool_buff_val_2_V_a = getelementptr [1 x i16]* %pool_buff_val_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V_a"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %pool_buff_val_3_V_a = getelementptr [1 x i16]* %pool_buff_val_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V_a"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %pool_buff_val_4_V_a = getelementptr [1 x i16]* %pool_buff_val_4_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V_a"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %pool_buff_val_5_V_a = getelementptr [1 x i16]* %pool_buff_val_5_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V_a"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %pool_buff_val_6_V_a = getelementptr [1 x i16]* %pool_buff_val_6_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V_a"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %pool_buff_val_7_V_a = getelementptr [1 x i16]* %pool_buff_val_7_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V_a"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %pool_buff_val_8_V_a = getelementptr [1 x i16]* %pool_buff_val_8_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V_a"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %pool_buff_val_9_V_a = getelementptr [1 x i16]* %pool_buff_val_9_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V_a"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %pool_buff_val_10_V_s = getelementptr [1 x i16]* %pool_buff_val_10_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V_s"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %pool_buff_val_11_V_s = getelementptr [1 x i16]* %pool_buff_val_11_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V_s"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %pool_buff_val_12_V_s = getelementptr [1 x i16]* %pool_buff_val_12_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V_s"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %pool_buff_val_13_V_s = getelementptr [1 x i16]* %pool_buff_val_13_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V_s"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %pool_buff_val_14_V_s = getelementptr [1 x i16]* %pool_buff_val_14_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V_s"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %pool_buff_val_15_V_s = getelementptr [1 x i16]* %pool_buff_val_15_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V_s"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %pool_buff_val_16_V_s = getelementptr [1 x i16]* %pool_buff_val_16_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V_s"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %pool_buff_val_17_V_s = getelementptr [1 x i16]* %pool_buff_val_17_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V_s"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %pool_buff_val_18_V_s = getelementptr [1 x i16]* %pool_buff_val_18_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V_s"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %pool_buff_val_19_V_s = getelementptr [1 x i16]* %pool_buff_val_19_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V_s"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %pool_buff_val_20_V_s = getelementptr [1 x i16]* %pool_buff_val_20_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V_s"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %pool_buff_val_21_V_s = getelementptr [1 x i16]* %pool_buff_val_21_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V_s"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %pool_buff_val_22_V_s = getelementptr [1 x i16]* %pool_buff_val_22_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V_s"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %pool_buff_val_23_V_s = getelementptr [1 x i16]* %pool_buff_val_23_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V_s"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %pool_buff_val_24_V_s = getelementptr [1 x i16]* %pool_buff_val_24_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V_s"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %pool_buff_val_25_V_s = getelementptr [1 x i16]* %pool_buff_val_25_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V_s"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %pool_buff_val_26_V_s = getelementptr [1 x i16]* %pool_buff_val_26_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V_s"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %pool_buff_val_27_V_s = getelementptr [1 x i16]* %pool_buff_val_27_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V_s"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %pool_buff_val_28_V_s = getelementptr [1 x i16]* %pool_buff_val_28_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V_s"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %pool_buff_val_29_V_s = getelementptr [1 x i16]* %pool_buff_val_29_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V_s"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %pool_buff_val_30_V_s = getelementptr [1 x i16]* %pool_buff_val_30_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V_s"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %pool_buff_val_31_V_s = getelementptr [1 x i16]* %pool_buff_val_31_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V_s"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %pool_buff_val_32_V_s = getelementptr [1 x i16]* %pool_buff_val_32_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V_s"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %pool_buff_val_33_V_s = getelementptr [1 x i16]* %pool_buff_val_33_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V_s"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %pool_buff_val_34_V_s = getelementptr [1 x i16]* %pool_buff_val_34_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V_s"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %pool_buff_val_35_V_s = getelementptr [1 x i16]* %pool_buff_val_35_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V_s"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %pool_buff_val_36_V_s = getelementptr [1 x i16]* %pool_buff_val_36_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V_s"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %pool_buff_val_37_V_s = getelementptr [1 x i16]* %pool_buff_val_37_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V_s"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %pool_buff_val_38_V_s = getelementptr [1 x i16]* %pool_buff_val_38_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V_s"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %pool_buff_val_39_V_s = getelementptr [1 x i16]* %pool_buff_val_39_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V_s"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %pool_buff_val_40_V_s = getelementptr [1 x i16]* %pool_buff_val_40_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V_s"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %pool_buff_val_41_V_s = getelementptr [1 x i16]* %pool_buff_val_41_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V_s"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %pool_buff_val_42_V_s = getelementptr [1 x i16]* %pool_buff_val_42_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V_s"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %pool_buff_val_43_V_s = getelementptr [1 x i16]* %pool_buff_val_43_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V_s"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %pool_buff_val_44_V_s = getelementptr [1 x i16]* %pool_buff_val_44_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V_s"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %pool_buff_val_45_V_s = getelementptr [1 x i16]* %pool_buff_val_45_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V_s"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %pool_buff_val_46_V_s = getelementptr [1 x i16]* %pool_buff_val_46_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V_s"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %pool_buff_val_47_V_s = getelementptr [1 x i16]* %pool_buff_val_47_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V_s"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %pool_buff_val_48_V_s = getelementptr [1 x i16]* %pool_buff_val_48_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V_s"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %pool_buff_val_49_V_s = getelementptr [1 x i16]* %pool_buff_val_49_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V_s"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %pool_buff_val_50_V_s = getelementptr [1 x i16]* %pool_buff_val_50_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V_s"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %pool_buff_val_51_V_s = getelementptr [1 x i16]* %pool_buff_val_51_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V_s"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %pool_buff_val_52_V_s = getelementptr [1 x i16]* %pool_buff_val_52_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V_s"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %pool_buff_val_53_V_s = getelementptr [1 x i16]* %pool_buff_val_53_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V_s"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %pool_buff_val_54_V_s = getelementptr [1 x i16]* %pool_buff_val_54_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V_s"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %pool_buff_val_55_V_s = getelementptr [1 x i16]* %pool_buff_val_55_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V_s"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %pool_buff_val_56_V_s = getelementptr [1 x i16]* %pool_buff_val_56_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V_s"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %pool_buff_val_57_V_s = getelementptr [1 x i16]* %pool_buff_val_57_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V_s"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %pool_buff_val_58_V_s = getelementptr [1 x i16]* %pool_buff_val_58_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V_s"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %pool_buff_val_59_V_s = getelementptr [1 x i16]* %pool_buff_val_59_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V_s"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %pool_buff_val_60_V_s = getelementptr [1 x i16]* %pool_buff_val_60_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V_s"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %pool_buff_val_61_V_s = getelementptr [1 x i16]* %pool_buff_val_61_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V_s"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %pool_buff_val_62_V_s = getelementptr [1 x i16]* %pool_buff_val_62_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V_s"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %pool_buff_val_63_V_s = getelementptr [1 x i16]* %pool_buff_val_63_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V_s"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %pool_buff_val_64_V_s = getelementptr [1 x i16]* %pool_buff_val_64_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V_s"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %pool_buff_val_65_V_s = getelementptr [1 x i16]* %pool_buff_val_65_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V_s"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %pool_buff_val_66_V_s = getelementptr [1 x i16]* %pool_buff_val_66_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V_s"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %pool_buff_val_67_V_s = getelementptr [1 x i16]* %pool_buff_val_67_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V_s"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %pool_buff_val_68_V_s = getelementptr [1 x i16]* %pool_buff_val_68_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V_s"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %pool_buff_val_69_V_s = getelementptr [1 x i16]* %pool_buff_val_69_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V_s"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %pool_buff_val_70_V_s = getelementptr [1 x i16]* %pool_buff_val_70_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V_s"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %pool_buff_val_71_V_s = getelementptr [1 x i16]* %pool_buff_val_71_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V_s"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %pool_buff_val_72_V_s = getelementptr [1 x i16]* %pool_buff_val_72_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V_s"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %pool_buff_val_73_V_s = getelementptr [1 x i16]* %pool_buff_val_73_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V_s"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %pool_buff_val_74_V_s = getelementptr [1 x i16]* %pool_buff_val_74_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V_s"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %pool_buff_val_75_V_s = getelementptr [1 x i16]* %pool_buff_val_75_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V_s"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %pool_buff_val_76_V_s = getelementptr [1 x i16]* %pool_buff_val_76_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V_s"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %pool_buff_val_77_V_s = getelementptr [1 x i16]* %pool_buff_val_77_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V_s"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %pool_buff_val_78_V_s = getelementptr [1 x i16]* %pool_buff_val_78_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V_s"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %pool_buff_val_79_V_s = getelementptr [1 x i16]* %pool_buff_val_79_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V_s"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %pool_buff_val_80_V_s = getelementptr [1 x i16]* %pool_buff_val_80_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V_s"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %pool_buff_val_81_V_s = getelementptr [1 x i16]* %pool_buff_val_81_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V_s"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %pool_buff_val_82_V_s = getelementptr [1 x i16]* %pool_buff_val_82_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V_s"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %pool_buff_val_83_V_s = getelementptr [1 x i16]* %pool_buff_val_83_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V_s"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %pool_buff_val_84_V_s = getelementptr [1 x i16]* %pool_buff_val_84_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V_s"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %pool_buff_val_85_V_s = getelementptr [1 x i16]* %pool_buff_val_85_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V_s"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %pool_buff_val_86_V_s = getelementptr [1 x i16]* %pool_buff_val_86_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V_s"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %pool_buff_val_87_V_s = getelementptr [1 x i16]* %pool_buff_val_87_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V_s"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %pool_buff_val_88_V_s = getelementptr [1 x i16]* %pool_buff_val_88_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V_s"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %pool_buff_val_89_V_s = getelementptr [1 x i16]* %pool_buff_val_89_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V_s"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %pool_buff_val_90_V_s = getelementptr [1 x i16]* %pool_buff_val_90_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V_s"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %pool_buff_val_91_V_s = getelementptr [1 x i16]* %pool_buff_val_91_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V_s"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %pool_buff_val_92_V_s = getelementptr [1 x i16]* %pool_buff_val_92_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V_s"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %pool_buff_val_93_V_s = getelementptr [1 x i16]* %pool_buff_val_93_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V_s"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %pool_buff_val_94_V_s = getelementptr [1 x i16]* %pool_buff_val_94_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V_s"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %pool_buff_val_95_V_s = getelementptr [1 x i16]* %pool_buff_val_95_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V_s"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:196  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader55:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge56.5.1.15 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader55:1  %l = phi i2 [ 0, %0 ], [ %l_1, %._crit_edge56.5.1.15 ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader55:2  %exitcond_flatten = icmp eq i4 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader55:3  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:4  br i1 %exitcond_flatten, label %.preheader.0, label %.preheader55.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="621" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader55.preheader:2  %exitcond = icmp eq i2 %l, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader55.preheader:3  %l_mid2 = select i1 %exitcond, i2 0, i2 %l

]]></Node>
<StgValue><ssdm name="l_mid2"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader55.preheader:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:9  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="625" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:14  %tmp_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="626" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:19  %tmp_V_2 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="627" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:24  %tmp_V_99 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_99"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="628" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:29  %tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_100"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="629" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:34  %tmp_V_101 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_101"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="630" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:39  %tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="631" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:44  %tmp_V_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_103"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="632" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:49  %tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="633" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:54  %tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="634" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:59  %tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="635" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:64  %tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="636" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:69  %tmp_V_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="637" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:74  %tmp_V_109 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_109"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="638" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:10  %pool_buff_val_0_V_l = load i16* %pool_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V_l"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:79  %tmp_V_110 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="640" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader55.preheader:7  %tmp_2 = icmp eq i2 %l_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:10  %pool_buff_val_0_V_l = load i16* %pool_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V_l"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:15  %pool_buff_val_1_V_l = load i16* %pool_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V_l"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:84  %tmp_V_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="644" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader55.preheader:8  %tmp_3 = icmp eq i2 %l_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:11  %tmp_s = icmp sgt i16 %pool_buff_val_0_V_l, %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:12  %pool_buff_val_V_load_95 = select i1 %tmp_s, i16 %pool_buff_val_0_V_l, i16 %tmp_V

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_95"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:13  %storemerge = select i1 %tmp_3, i16 %tmp_V, i16 %pool_buff_val_V_load_95

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:15  %pool_buff_val_1_V_l = load i16* %pool_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V_l"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:20  %pool_buff_val_2_V_l = load i16* %pool_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V_l"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:89  %tmp_V_112 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:90  %tmp_10_0_1 = icmp sgt i16 %storemerge, %tmp_V_112

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:91  %tmp_V_3 = select i1 %tmp_10_0_1, i16 %storemerge, i16 %tmp_V_112

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader55.preheader:92  store i16 %tmp_V_3, i16* %pool_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10122">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10122">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="656" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11328">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:16  %tmp_10_0_0_1 = icmp sgt i16 %pool_buff_val_1_V_l, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_1"/></StgValue>
</operation>

<operation id="657" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11327">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:17  %pool_buff_val_V_load_80 = select i1 %tmp_10_0_0_1, i16 %pool_buff_val_1_V_l, i16 %tmp_V_1

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_80"/></StgValue>
</operation>

<operation id="658" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:18  %storemerge_0_0_1 = select i1 %tmp_3, i16 %tmp_V_1, i16 %pool_buff_val_V_load_80

]]></Node>
<StgValue><ssdm name="storemerge_0_0_1"/></StgValue>
</operation>

<operation id="659" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:20  %pool_buff_val_2_V_l = load i16* %pool_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V_l"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11333">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:25  %pool_buff_val_3_V_l = load i16* %pool_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V_l"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.0:0  %tmp_V_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.0:1  %tmp_10_0_1_1 = icmp sgt i16 %storemerge_0_0_1, %tmp_V_113

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_1"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.0:2  %tmp_V_4 = select i1 %tmp_10_0_1_1, i16 %storemerge_0_0_1, i16 %tmp_V_113

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.0:3  store i16 %tmp_V_4, i16* %pool_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.0:4  br i1 %tmp_2, label %2, label %._crit_edge56.0.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="668" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11330">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:21  %tmp_10_0_0_2 = icmp sgt i16 %pool_buff_val_2_V_l, %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_2"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11329">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:22  %pool_buff_val_V_load_81 = select i1 %tmp_10_0_0_2, i16 %pool_buff_val_2_V_l, i16 %tmp_V_2

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_81"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:23  %storemerge_0_0_2 = select i1 %tmp_3, i16 %tmp_V_2, i16 %pool_buff_val_V_load_81

]]></Node>
<StgValue><ssdm name="storemerge_0_0_2"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11334">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:25  %pool_buff_val_3_V_l = load i16* %pool_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V_l"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11337">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:30  %pool_buff_val_4_V_l = load i16* %pool_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V_l"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.1:0  %tmp_V_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.1:1  %tmp_10_0_1_2 = icmp sgt i16 %storemerge_0_0_2, %tmp_V_114

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_2"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.1:2  %tmp_V_5 = select i1 %tmp_10_0_1_2, i16 %storemerge_0_0_2, i16 %tmp_V_114

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.1:3  store i16 %tmp_V_5, i16* %pool_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.1:4  br i1 %tmp_2, label %3, label %._crit_edge56.0.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10126">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10126">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="680" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11332">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:26  %tmp_10_0_0_3 = icmp sgt i16 %pool_buff_val_3_V_l, %tmp_V_99

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_3"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11331">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:27  %pool_buff_val_V_load_82 = select i1 %tmp_10_0_0_3, i16 %pool_buff_val_3_V_l, i16 %tmp_V_99

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_82"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:28  %storemerge_0_0_3 = select i1 %tmp_3, i16 %tmp_V_99, i16 %pool_buff_val_V_load_82

]]></Node>
<StgValue><ssdm name="storemerge_0_0_3"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11338">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:30  %pool_buff_val_4_V_l = load i16* %pool_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V_l"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11341">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:35  %pool_buff_val_5_V_l = load i16* %pool_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V_l"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.2:0  %tmp_V_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.2:1  %tmp_10_0_1_3 = icmp sgt i16 %storemerge_0_0_3, %tmp_V_115

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_3"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.2:2  %tmp_V_6 = select i1 %tmp_10_0_1_3, i16 %storemerge_0_0_3, i16 %tmp_V_115

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.2:3  store i16 %tmp_V_6, i16* %pool_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.2:4  br i1 %tmp_2, label %4, label %._crit_edge56.0.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10128">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10128">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="692" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11336">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:31  %tmp_10_0_0_4 = icmp sgt i16 %pool_buff_val_4_V_l, %tmp_V_100

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_4"/></StgValue>
</operation>

<operation id="693" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11335">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:32  %pool_buff_val_V_load_83 = select i1 %tmp_10_0_0_4, i16 %pool_buff_val_4_V_l, i16 %tmp_V_100

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_83"/></StgValue>
</operation>

<operation id="694" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:33  %storemerge_0_0_4 = select i1 %tmp_3, i16 %tmp_V_100, i16 %pool_buff_val_V_load_83

]]></Node>
<StgValue><ssdm name="storemerge_0_0_4"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11342">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:35  %pool_buff_val_5_V_l = load i16* %pool_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V_l"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11345">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:40  %pool_buff_val_6_V_l = load i16* %pool_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V_l"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.3:0  %tmp_V_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.3:1  %tmp_10_0_1_4 = icmp sgt i16 %storemerge_0_0_4, %tmp_V_116

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_4"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.3:2  %tmp_V_7 = select i1 %tmp_10_0_1_4, i16 %storemerge_0_0_4, i16 %tmp_V_116

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.3:3  store i16 %tmp_V_7, i16* %pool_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.3:4  br i1 %tmp_2, label %5, label %._crit_edge56.0.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_7)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="704" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11340">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:36  %tmp_10_0_0_5 = icmp sgt i16 %pool_buff_val_5_V_l, %tmp_V_101

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_5"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11339">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:37  %pool_buff_val_V_load_84 = select i1 %tmp_10_0_0_5, i16 %pool_buff_val_5_V_l, i16 %tmp_V_101

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_84"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:38  %storemerge_0_0_5 = select i1 %tmp_3, i16 %tmp_V_101, i16 %pool_buff_val_V_load_84

]]></Node>
<StgValue><ssdm name="storemerge_0_0_5"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11346">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:40  %pool_buff_val_6_V_l = load i16* %pool_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V_l"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11349">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:45  %pool_buff_val_7_V_l = load i16* %pool_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V_l"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.4:0  %tmp_V_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.4:1  %tmp_10_0_1_5 = icmp sgt i16 %storemerge_0_0_5, %tmp_V_117

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_5"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.4:2  %tmp_V_8 = select i1 %tmp_10_0_1_5, i16 %storemerge_0_0_5, i16 %tmp_V_117

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.4:3  store i16 %tmp_V_8, i16* %pool_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.4:4  br i1 %tmp_2, label %6, label %._crit_edge56.0.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="716" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11344">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:41  %tmp_10_0_0_6 = icmp sgt i16 %pool_buff_val_6_V_l, %tmp_V_102

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_6"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11343">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:42  %pool_buff_val_V_load_85 = select i1 %tmp_10_0_0_6, i16 %pool_buff_val_6_V_l, i16 %tmp_V_102

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_85"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:43  %storemerge_0_0_6 = select i1 %tmp_3, i16 %tmp_V_102, i16 %pool_buff_val_V_load_85

]]></Node>
<StgValue><ssdm name="storemerge_0_0_6"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11350">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:45  %pool_buff_val_7_V_l = load i16* %pool_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V_l"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11353">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:50  %pool_buff_val_8_V_l = load i16* %pool_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V_l"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.5:0  %tmp_V_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.5:1  %tmp_10_0_1_6 = icmp sgt i16 %storemerge_0_0_6, %tmp_V_118

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_6"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.5:2  %tmp_V_9 = select i1 %tmp_10_0_1_6, i16 %storemerge_0_0_6, i16 %tmp_V_118

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.5:3  store i16 %tmp_V_9, i16* %pool_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.5:4  br i1 %tmp_2, label %7, label %._crit_edge56.0.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="728" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11348">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:46  %tmp_10_0_0_7 = icmp sgt i16 %pool_buff_val_7_V_l, %tmp_V_103

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_7"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11347">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:47  %pool_buff_val_V_load_86 = select i1 %tmp_10_0_0_7, i16 %pool_buff_val_7_V_l, i16 %tmp_V_103

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_86"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:48  %storemerge_0_0_7 = select i1 %tmp_3, i16 %tmp_V_103, i16 %pool_buff_val_V_load_86

]]></Node>
<StgValue><ssdm name="storemerge_0_0_7"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11354">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:50  %pool_buff_val_8_V_l = load i16* %pool_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V_l"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11357">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:55  %pool_buff_val_9_V_l = load i16* %pool_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V_l"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.6:0  %tmp_V_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.6:1  %tmp_10_0_1_7 = icmp sgt i16 %storemerge_0_0_7, %tmp_V_119

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_7"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.6:2  %tmp_V_120 = select i1 %tmp_10_0_1_7, i16 %storemerge_0_0_7, i16 %tmp_V_119

]]></Node>
<StgValue><ssdm name="tmp_V_120"/></StgValue>
</operation>

<operation id="736" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.6:3  store i16 %tmp_V_120, i16* %pool_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.6:4  br i1 %tmp_2, label %8, label %._crit_edge56.0.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_120)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="740" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11352">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:51  %tmp_10_0_0_8 = icmp sgt i16 %pool_buff_val_8_V_l, %tmp_V_104

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_8"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11351">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:52  %pool_buff_val_V_load_87 = select i1 %tmp_10_0_0_8, i16 %pool_buff_val_8_V_l, i16 %tmp_V_104

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_87"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:53  %storemerge_0_0_8 = select i1 %tmp_3, i16 %tmp_V_104, i16 %pool_buff_val_V_load_87

]]></Node>
<StgValue><ssdm name="storemerge_0_0_8"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11358">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:55  %pool_buff_val_9_V_l = load i16* %pool_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V_l"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11361">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:60  %pool_buff_val_10_V_1 = load i16* %pool_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V_1"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7:0  %tmp_V_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7:1  %tmp_10_0_1_8 = icmp sgt i16 %storemerge_0_0_8, %tmp_V_121

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_8"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7:2  %tmp_V_122 = select i1 %tmp_10_0_1_8, i16 %storemerge_0_0_8, i16 %tmp_V_121

]]></Node>
<StgValue><ssdm name="tmp_V_122"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.7:3  store i16 %tmp_V_122, i16* %pool_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.7:4  br i1 %tmp_2, label %9, label %._crit_edge56.0.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_122)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="752" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11356">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:56  %tmp_10_0_0_9 = icmp sgt i16 %pool_buff_val_9_V_l, %tmp_V_105

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_9"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11355">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:57  %pool_buff_val_V_load_88 = select i1 %tmp_10_0_0_9, i16 %pool_buff_val_9_V_l, i16 %tmp_V_105

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_88"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:58  %storemerge_0_0_9 = select i1 %tmp_3, i16 %tmp_V_105, i16 %pool_buff_val_V_load_88

]]></Node>
<StgValue><ssdm name="storemerge_0_0_9"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11362">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:60  %pool_buff_val_10_V_1 = load i16* %pool_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V_1"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11365">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:65  %pool_buff_val_11_V_1 = load i16* %pool_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V_1"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.8:0  %tmp_V_123 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.8:1  %tmp_10_0_1_9 = icmp sgt i16 %storemerge_0_0_9, %tmp_V_123

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_9"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.8:2  %tmp_V_124 = select i1 %tmp_10_0_1_9, i16 %storemerge_0_0_9, i16 %tmp_V_123

]]></Node>
<StgValue><ssdm name="tmp_V_124"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.8:3  store i16 %tmp_V_124, i16* %pool_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.8:4  br i1 %tmp_2, label %10, label %._crit_edge56.0.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10140">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_124)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10140">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="764" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11360">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:61  %tmp_10_0_0_s = icmp sgt i16 %pool_buff_val_10_V_1, %tmp_V_106

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_s"/></StgValue>
</operation>

<operation id="765" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11359">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:62  %pool_buff_val_V_load_89 = select i1 %tmp_10_0_0_s, i16 %pool_buff_val_10_V_1, i16 %tmp_V_106

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_89"/></StgValue>
</operation>

<operation id="766" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:63  %storemerge_0_0_s = select i1 %tmp_3, i16 %tmp_V_106, i16 %pool_buff_val_V_load_89

]]></Node>
<StgValue><ssdm name="storemerge_0_0_s"/></StgValue>
</operation>

<operation id="767" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11366">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:65  %pool_buff_val_11_V_1 = load i16* %pool_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V_1"/></StgValue>
</operation>

<operation id="768" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11369">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:70  %pool_buff_val_12_V_1 = load i16* %pool_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V_1"/></StgValue>
</operation>

<operation id="769" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10141">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.9:0  %tmp_V_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="770" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10141">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.9:1  %tmp_10_0_1_s = icmp sgt i16 %storemerge_0_0_s, %tmp_V_125

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_s"/></StgValue>
</operation>

<operation id="771" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10141">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.9:2  %tmp_V_126 = select i1 %tmp_10_0_1_s, i16 %storemerge_0_0_s, i16 %tmp_V_125

]]></Node>
<StgValue><ssdm name="tmp_V_126"/></StgValue>
</operation>

<operation id="772" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10141">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.9:3  store i16 %tmp_V_126, i16* %pool_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10141">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.9:4  br i1 %tmp_2, label %11, label %._crit_edge56.0.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10142">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_126)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10142">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="776" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11364">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:66  %tmp_10_0_0_10 = icmp sgt i16 %pool_buff_val_11_V_1, %tmp_V_107

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_10"/></StgValue>
</operation>

<operation id="777" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11363">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:67  %pool_buff_val_V_load_90 = select i1 %tmp_10_0_0_10, i16 %pool_buff_val_11_V_1, i16 %tmp_V_107

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_90"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:68  %storemerge_0_0_10 = select i1 %tmp_3, i16 %tmp_V_107, i16 %pool_buff_val_V_load_90

]]></Node>
<StgValue><ssdm name="storemerge_0_0_10"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11370">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:70  %pool_buff_val_12_V_1 = load i16* %pool_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V_1"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11373">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:75  %pool_buff_val_13_V_1 = load i16* %pool_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V_1"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10143">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.10:0  %tmp_V_127 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10143">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.10:1  %tmp_10_0_1_10 = icmp sgt i16 %storemerge_0_0_10, %tmp_V_127

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_10"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10143">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.10:2  %tmp_V_128 = select i1 %tmp_10_0_1_10, i16 %storemerge_0_0_10, i16 %tmp_V_127

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10143">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.10:3  store i16 %tmp_V_128, i16* %pool_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10143">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.10:4  br i1 %tmp_2, label %12, label %._crit_edge56.0.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10144">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10144">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="788" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11368">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:71  %tmp_10_0_0_11 = icmp sgt i16 %pool_buff_val_12_V_1, %tmp_V_108

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_11"/></StgValue>
</operation>

<operation id="789" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11367">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:72  %pool_buff_val_V_load_91 = select i1 %tmp_10_0_0_11, i16 %pool_buff_val_12_V_1, i16 %tmp_V_108

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_91"/></StgValue>
</operation>

<operation id="790" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:73  %storemerge_0_0_11 = select i1 %tmp_3, i16 %tmp_V_108, i16 %pool_buff_val_V_load_91

]]></Node>
<StgValue><ssdm name="storemerge_0_0_11"/></StgValue>
</operation>

<operation id="791" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11374">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:75  %pool_buff_val_13_V_1 = load i16* %pool_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V_1"/></StgValue>
</operation>

<operation id="792" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11377">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:80  %pool_buff_val_14_V_1 = load i16* %pool_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V_1"/></StgValue>
</operation>

<operation id="793" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.11:0  %tmp_V_129 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="794" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.11:1  %tmp_10_0_1_11 = icmp sgt i16 %storemerge_0_0_11, %tmp_V_129

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_11"/></StgValue>
</operation>

<operation id="795" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.11:2  %tmp_V_130 = select i1 %tmp_10_0_1_11, i16 %storemerge_0_0_11, i16 %tmp_V_129

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>

<operation id="796" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.11:3  store i16 %tmp_V_130, i16* %pool_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.11:4  br i1 %tmp_2, label %13, label %._crit_edge56.0.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_130)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="800" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11372">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:76  %tmp_10_0_0_12 = icmp sgt i16 %pool_buff_val_13_V_1, %tmp_V_109

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_12"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11371">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:77  %pool_buff_val_V_load_92 = select i1 %tmp_10_0_0_12, i16 %pool_buff_val_13_V_1, i16 %tmp_V_109

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_92"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:78  %storemerge_0_0_12 = select i1 %tmp_3, i16 %tmp_V_109, i16 %pool_buff_val_V_load_92

]]></Node>
<StgValue><ssdm name="storemerge_0_0_12"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11378">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:80  %pool_buff_val_14_V_1 = load i16* %pool_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V_1"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11381">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:85  %pool_buff_val_15_V_1 = load i16* %pool_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V_1"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.12:0  %tmp_V_131 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.12:1  %tmp_10_0_1_12 = icmp sgt i16 %storemerge_0_0_12, %tmp_V_131

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_12"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.12:2  %tmp_V_132 = select i1 %tmp_10_0_1_12, i16 %storemerge_0_0_12, i16 %tmp_V_131

]]></Node>
<StgValue><ssdm name="tmp_V_132"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.12:3  store i16 %tmp_V_132, i16* %pool_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.12:4  br i1 %tmp_2, label %14, label %._crit_edge56.0.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_132)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="812" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader55.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @L_pool_layer2_label2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55.preheader:1  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="814" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader55.preheader:4  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader55.preheader:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11376">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:81  %tmp_10_0_0_13 = icmp sgt i16 %pool_buff_val_14_V_1, %tmp_V_110

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_13"/></StgValue>
</operation>

<operation id="817" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11375">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:82  %pool_buff_val_V_load_93 = select i1 %tmp_10_0_0_13, i16 %pool_buff_val_14_V_1, i16 %tmp_V_110

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_93"/></StgValue>
</operation>

<operation id="818" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:83  %storemerge_0_0_13 = select i1 %tmp_3, i16 %tmp_V_110, i16 %pool_buff_val_V_load_93

]]></Node>
<StgValue><ssdm name="storemerge_0_0_13"/></StgValue>
</operation>

<operation id="819" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11382">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:85  %pool_buff_val_15_V_1 = load i16* %pool_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V_1"/></StgValue>
</operation>

<operation id="820" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11380">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:86  %tmp_10_0_0_14 = icmp sgt i16 %pool_buff_val_15_V_1, %tmp_V_111

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_14"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11379">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:87  %pool_buff_val_V_load_94 = select i1 %tmp_10_0_0_14, i16 %pool_buff_val_15_V_1, i16 %tmp_V_111

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_94"/></StgValue>
</operation>

<operation id="822" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:88  %storemerge_0_0_14 = select i1 %tmp_3, i16 %tmp_V_111, i16 %pool_buff_val_V_load_94

]]></Node>
<StgValue><ssdm name="storemerge_0_0_14"/></StgValue>
</operation>

<operation id="823" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55.preheader:93  br i1 %tmp_2, label %1, label %._crit_edge56.0.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.13:0  %tmp_V_133 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.13:1  %tmp_10_0_1_13 = icmp sgt i16 %storemerge_0_0_13, %tmp_V_133

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_13"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.13:2  %tmp_V_134 = select i1 %tmp_10_0_1_13, i16 %storemerge_0_0_13, i16 %tmp_V_133

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="827" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.13:3  store i16 %tmp_V_134, i16* %pool_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.13:4  br i1 %tmp_2, label %15, label %._crit_edge56.0.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10150">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_134)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10150">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="831" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.14:0  %tmp_V_135 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.14:1  %tmp_10_0_1_14 = icmp sgt i16 %storemerge_0_0_14, %tmp_V_135

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_14"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.14:2  %tmp_V_136 = select i1 %tmp_10_0_1_14, i16 %storemerge_0_0_14, i16 %tmp_V_135

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.14:3  store i16 %tmp_V_136, i16* %pool_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.14:4  br i1 %tmp_2, label %16, label %._crit_edge56.0.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_136)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="838" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:0  %tmp_V_137 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="839" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.15_ifconv:84  br i1 %tmp_2, label %17, label %._crit_edge56.1.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="840" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:5  %tmp_V_138 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="841" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:10  %tmp_V_139 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="842" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:15  %tmp_V_140 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="843" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:20  %tmp_V_141 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_141"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="844" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:25  %tmp_V_142 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="845" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:30  %tmp_V_143 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_143"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="846" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:35  %tmp_V_144 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="847" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:40  %tmp_V_145 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_145"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="848" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:45  %tmp_V_146 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="849" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:50  %tmp_V_147 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_147"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="850" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:55  %tmp_V_148 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="851" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:60  %tmp_V_149 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_149"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="852" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:65  %tmp_V_150 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_150"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="853" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11385">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:1  %pool_buff_val_16_V_1 = load i16* %pool_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V_1"/></StgValue>
</operation>

<operation id="854" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:70  %tmp_V_151 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="855" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11386">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:1  %pool_buff_val_16_V_1 = load i16* %pool_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V_1"/></StgValue>
</operation>

<operation id="856" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11389">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:6  %pool_buff_val_17_V_1 = load i16* %pool_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V_1"/></StgValue>
</operation>

<operation id="857" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:75  %tmp_V_152 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_152"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="858" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11384">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:2  %tmp_10_1 = icmp sgt i16 %pool_buff_val_16_V_1, %tmp_V_137

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="859" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11383">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:3  %pool_buff_val_V_load = select i1 %tmp_10_1, i16 %pool_buff_val_16_V_1, i16 %tmp_V_137

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load"/></StgValue>
</operation>

<operation id="860" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:4  %storemerge_1 = select i1 %tmp_3, i16 %tmp_V_137, i16 %pool_buff_val_V_load

]]></Node>
<StgValue><ssdm name="storemerge_1"/></StgValue>
</operation>

<operation id="861" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11390">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:6  %pool_buff_val_17_V_1 = load i16* %pool_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V_1"/></StgValue>
</operation>

<operation id="862" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11393">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:11  %pool_buff_val_18_V_1 = load i16* %pool_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V_1"/></StgValue>
</operation>

<operation id="863" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:80  %tmp_V_153 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="864" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:81  %tmp_10_1_1 = icmp sgt i16 %storemerge_1, %tmp_V_153

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="865" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:82  %tmp_V_154 = select i1 %tmp_10_1_1, i16 %storemerge_1, i16 %tmp_V_153

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="866" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:83  store i16 %tmp_V_154, i16* %pool_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10154">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_154)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10154">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="869" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11388">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:7  %tmp_10_1_0_1 = icmp sgt i16 %pool_buff_val_17_V_1, %tmp_V_138

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="870" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11387">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:8  %pool_buff_val_V_load_1 = select i1 %tmp_10_1_0_1, i16 %pool_buff_val_17_V_1, i16 %tmp_V_138

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_1"/></StgValue>
</operation>

<operation id="871" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:9  %storemerge_1_0_1 = select i1 %tmp_3, i16 %tmp_V_138, i16 %pool_buff_val_V_load_1

]]></Node>
<StgValue><ssdm name="storemerge_1_0_1"/></StgValue>
</operation>

<operation id="872" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11394">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:11  %pool_buff_val_18_V_1 = load i16* %pool_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V_1"/></StgValue>
</operation>

<operation id="873" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11397">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:16  %pool_buff_val_19_V_1 = load i16* %pool_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V_1"/></StgValue>
</operation>

<operation id="874" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.0:0  %tmp_V_155 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_155"/></StgValue>
</operation>

<operation id="875" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.0:1  %tmp_10_1_1_1 = icmp sgt i16 %storemerge_1_0_1, %tmp_V_155

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_1"/></StgValue>
</operation>

<operation id="876" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.0:2  %tmp_V_156 = select i1 %tmp_10_1_1_1, i16 %storemerge_1_0_1, i16 %tmp_V_155

]]></Node>
<StgValue><ssdm name="tmp_V_156"/></StgValue>
</operation>

<operation id="877" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.0:3  store i16 %tmp_V_156, i16* %pool_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.0:4  br i1 %tmp_2, label %18, label %._crit_edge56.1.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10156">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_156)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10156">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="881" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11392">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:12  %tmp_10_1_0_2 = icmp sgt i16 %pool_buff_val_18_V_1, %tmp_V_139

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_2"/></StgValue>
</operation>

<operation id="882" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11391">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:13  %pool_buff_val_V_load_2 = select i1 %tmp_10_1_0_2, i16 %pool_buff_val_18_V_1, i16 %tmp_V_139

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_2"/></StgValue>
</operation>

<operation id="883" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:14  %storemerge_1_0_2 = select i1 %tmp_3, i16 %tmp_V_139, i16 %pool_buff_val_V_load_2

]]></Node>
<StgValue><ssdm name="storemerge_1_0_2"/></StgValue>
</operation>

<operation id="884" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11398">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:16  %pool_buff_val_19_V_1 = load i16* %pool_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V_1"/></StgValue>
</operation>

<operation id="885" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11401">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:21  %pool_buff_val_20_V_1 = load i16* %pool_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V_1"/></StgValue>
</operation>

<operation id="886" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.1:0  %tmp_V_157 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_157"/></StgValue>
</operation>

<operation id="887" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.1:1  %tmp_10_1_1_2 = icmp sgt i16 %storemerge_1_0_2, %tmp_V_157

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_2"/></StgValue>
</operation>

<operation id="888" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.1:2  %tmp_V_158 = select i1 %tmp_10_1_1_2, i16 %storemerge_1_0_2, i16 %tmp_V_157

]]></Node>
<StgValue><ssdm name="tmp_V_158"/></StgValue>
</operation>

<operation id="889" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.1:3  store i16 %tmp_V_158, i16* %pool_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.1:4  br i1 %tmp_2, label %19, label %._crit_edge56.1.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_158)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="893" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11396">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:17  %tmp_10_1_0_3 = icmp sgt i16 %pool_buff_val_19_V_1, %tmp_V_140

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_3"/></StgValue>
</operation>

<operation id="894" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11395">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:18  %pool_buff_val_V_load_3 = select i1 %tmp_10_1_0_3, i16 %pool_buff_val_19_V_1, i16 %tmp_V_140

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_3"/></StgValue>
</operation>

<operation id="895" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:19  %storemerge_1_0_3 = select i1 %tmp_3, i16 %tmp_V_140, i16 %pool_buff_val_V_load_3

]]></Node>
<StgValue><ssdm name="storemerge_1_0_3"/></StgValue>
</operation>

<operation id="896" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:21  %pool_buff_val_20_V_1 = load i16* %pool_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V_1"/></StgValue>
</operation>

<operation id="897" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:26  %pool_buff_val_21_V_1 = load i16* %pool_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V_1"/></StgValue>
</operation>

<operation id="898" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.2:0  %tmp_V_159 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_159"/></StgValue>
</operation>

<operation id="899" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.2:1  %tmp_10_1_1_3 = icmp sgt i16 %storemerge_1_0_3, %tmp_V_159

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_3"/></StgValue>
</operation>

<operation id="900" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.2:2  %tmp_V_160 = select i1 %tmp_10_1_1_3, i16 %storemerge_1_0_3, i16 %tmp_V_159

]]></Node>
<StgValue><ssdm name="tmp_V_160"/></StgValue>
</operation>

<operation id="901" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.2:3  store i16 %tmp_V_160, i16* %pool_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.2:4  br i1 %tmp_2, label %20, label %._crit_edge56.1.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10160">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10160">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="905" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11400">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:22  %tmp_10_1_0_4 = icmp sgt i16 %pool_buff_val_20_V_1, %tmp_V_141

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_4"/></StgValue>
</operation>

<operation id="906" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11399">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:23  %pool_buff_val_V_load_4 = select i1 %tmp_10_1_0_4, i16 %pool_buff_val_20_V_1, i16 %tmp_V_141

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_4"/></StgValue>
</operation>

<operation id="907" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:24  %storemerge_1_0_4 = select i1 %tmp_3, i16 %tmp_V_141, i16 %pool_buff_val_V_load_4

]]></Node>
<StgValue><ssdm name="storemerge_1_0_4"/></StgValue>
</operation>

<operation id="908" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:26  %pool_buff_val_21_V_1 = load i16* %pool_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V_1"/></StgValue>
</operation>

<operation id="909" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:31  %pool_buff_val_22_V_1 = load i16* %pool_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V_1"/></StgValue>
</operation>

<operation id="910" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.3:0  %tmp_V_161 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_161"/></StgValue>
</operation>

<operation id="911" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.3:1  %tmp_10_1_1_4 = icmp sgt i16 %storemerge_1_0_4, %tmp_V_161

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_4"/></StgValue>
</operation>

<operation id="912" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.3:2  %tmp_V_162 = select i1 %tmp_10_1_1_4, i16 %storemerge_1_0_4, i16 %tmp_V_161

]]></Node>
<StgValue><ssdm name="tmp_V_162"/></StgValue>
</operation>

<operation id="913" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.3:3  store i16 %tmp_V_162, i16* %pool_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.3:4  br i1 %tmp_2, label %21, label %._crit_edge56.1.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10162">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10162">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="917" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11404">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:27  %tmp_10_1_0_5 = icmp sgt i16 %pool_buff_val_21_V_1, %tmp_V_142

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_5"/></StgValue>
</operation>

<operation id="918" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11403">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:28  %pool_buff_val_V_load_5 = select i1 %tmp_10_1_0_5, i16 %pool_buff_val_21_V_1, i16 %tmp_V_142

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_5"/></StgValue>
</operation>

<operation id="919" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:29  %storemerge_1_0_5 = select i1 %tmp_3, i16 %tmp_V_142, i16 %pool_buff_val_V_load_5

]]></Node>
<StgValue><ssdm name="storemerge_1_0_5"/></StgValue>
</operation>

<operation id="920" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:31  %pool_buff_val_22_V_1 = load i16* %pool_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V_1"/></StgValue>
</operation>

<operation id="921" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:36  %pool_buff_val_23_V_1 = load i16* %pool_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V_1"/></StgValue>
</operation>

<operation id="922" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.4:0  %tmp_V_163 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_163"/></StgValue>
</operation>

<operation id="923" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.4:1  %tmp_10_1_1_5 = icmp sgt i16 %storemerge_1_0_5, %tmp_V_163

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_5"/></StgValue>
</operation>

<operation id="924" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.4:2  %tmp_V_164 = select i1 %tmp_10_1_1_5, i16 %storemerge_1_0_5, i16 %tmp_V_163

]]></Node>
<StgValue><ssdm name="tmp_V_164"/></StgValue>
</operation>

<operation id="925" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.4:3  store i16 %tmp_V_164, i16* %pool_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.4:4  br i1 %tmp_2, label %22, label %._crit_edge56.1.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10164">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10164">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="929" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:32  %tmp_10_1_0_6 = icmp sgt i16 %pool_buff_val_22_V_1, %tmp_V_143

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_6"/></StgValue>
</operation>

<operation id="930" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:33  %pool_buff_val_V_load_6 = select i1 %tmp_10_1_0_6, i16 %pool_buff_val_22_V_1, i16 %tmp_V_143

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_6"/></StgValue>
</operation>

<operation id="931" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:34  %storemerge_1_0_6 = select i1 %tmp_3, i16 %tmp_V_143, i16 %pool_buff_val_V_load_6

]]></Node>
<StgValue><ssdm name="storemerge_1_0_6"/></StgValue>
</operation>

<operation id="932" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:36  %pool_buff_val_23_V_1 = load i16* %pool_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V_1"/></StgValue>
</operation>

<operation id="933" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:41  %pool_buff_val_24_V_1 = load i16* %pool_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V_1"/></StgValue>
</operation>

<operation id="934" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.5:0  %tmp_V_165 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_165"/></StgValue>
</operation>

<operation id="935" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.5:1  %tmp_10_1_1_6 = icmp sgt i16 %storemerge_1_0_6, %tmp_V_165

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_6"/></StgValue>
</operation>

<operation id="936" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.5:2  %tmp_V_166 = select i1 %tmp_10_1_1_6, i16 %storemerge_1_0_6, i16 %tmp_V_165

]]></Node>
<StgValue><ssdm name="tmp_V_166"/></StgValue>
</operation>

<operation id="937" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.5:3  store i16 %tmp_V_166, i16* %pool_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.5:4  br i1 %tmp_2, label %23, label %._crit_edge56.1.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="941" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:37  %tmp_10_1_0_7 = icmp sgt i16 %pool_buff_val_23_V_1, %tmp_V_144

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_7"/></StgValue>
</operation>

<operation id="942" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:38  %pool_buff_val_V_load_7 = select i1 %tmp_10_1_0_7, i16 %pool_buff_val_23_V_1, i16 %tmp_V_144

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_7"/></StgValue>
</operation>

<operation id="943" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:39  %storemerge_1_0_7 = select i1 %tmp_3, i16 %tmp_V_144, i16 %pool_buff_val_V_load_7

]]></Node>
<StgValue><ssdm name="storemerge_1_0_7"/></StgValue>
</operation>

<operation id="944" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:41  %pool_buff_val_24_V_1 = load i16* %pool_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V_1"/></StgValue>
</operation>

<operation id="945" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:46  %pool_buff_val_25_V_1 = load i16* %pool_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V_1"/></StgValue>
</operation>

<operation id="946" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.6:0  %tmp_V_167 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_167"/></StgValue>
</operation>

<operation id="947" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.6:1  %tmp_10_1_1_7 = icmp sgt i16 %storemerge_1_0_7, %tmp_V_167

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_7"/></StgValue>
</operation>

<operation id="948" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.6:2  %tmp_V_168 = select i1 %tmp_10_1_1_7, i16 %storemerge_1_0_7, i16 %tmp_V_167

]]></Node>
<StgValue><ssdm name="tmp_V_168"/></StgValue>
</operation>

<operation id="949" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.6:3  store i16 %tmp_V_168, i16* %pool_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.6:4  br i1 %tmp_2, label %24, label %._crit_edge56.1.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10168">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10168">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="953" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:42  %tmp_10_1_0_8 = icmp sgt i16 %pool_buff_val_24_V_1, %tmp_V_145

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_8"/></StgValue>
</operation>

<operation id="954" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:43  %pool_buff_val_V_load_8 = select i1 %tmp_10_1_0_8, i16 %pool_buff_val_24_V_1, i16 %tmp_V_145

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_8"/></StgValue>
</operation>

<operation id="955" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:44  %storemerge_1_0_8 = select i1 %tmp_3, i16 %tmp_V_145, i16 %pool_buff_val_V_load_8

]]></Node>
<StgValue><ssdm name="storemerge_1_0_8"/></StgValue>
</operation>

<operation id="956" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:46  %pool_buff_val_25_V_1 = load i16* %pool_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V_1"/></StgValue>
</operation>

<operation id="957" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:51  %pool_buff_val_26_V_1 = load i16* %pool_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V_1"/></StgValue>
</operation>

<operation id="958" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7:0  %tmp_V_169 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_169"/></StgValue>
</operation>

<operation id="959" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7:1  %tmp_10_1_1_8 = icmp sgt i16 %storemerge_1_0_8, %tmp_V_169

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_8"/></StgValue>
</operation>

<operation id="960" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7:2  %tmp_V_170 = select i1 %tmp_10_1_1_8, i16 %storemerge_1_0_8, i16 %tmp_V_169

]]></Node>
<StgValue><ssdm name="tmp_V_170"/></StgValue>
</operation>

<operation id="961" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.7:3  store i16 %tmp_V_170, i16* %pool_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.7:4  br i1 %tmp_2, label %25, label %._crit_edge56.1.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10170">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10170">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="965" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:47  %tmp_10_1_0_9 = icmp sgt i16 %pool_buff_val_25_V_1, %tmp_V_146

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_9"/></StgValue>
</operation>

<operation id="966" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:48  %pool_buff_val_V_load_9 = select i1 %tmp_10_1_0_9, i16 %pool_buff_val_25_V_1, i16 %tmp_V_146

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_9"/></StgValue>
</operation>

<operation id="967" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:49  %storemerge_1_0_9 = select i1 %tmp_3, i16 %tmp_V_146, i16 %pool_buff_val_V_load_9

]]></Node>
<StgValue><ssdm name="storemerge_1_0_9"/></StgValue>
</operation>

<operation id="968" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:51  %pool_buff_val_26_V_1 = load i16* %pool_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V_1"/></StgValue>
</operation>

<operation id="969" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:56  %pool_buff_val_27_V_1 = load i16* %pool_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V_1"/></StgValue>
</operation>

<operation id="970" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.8:0  %tmp_V_171 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_171"/></StgValue>
</operation>

<operation id="971" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.8:1  %tmp_10_1_1_9 = icmp sgt i16 %storemerge_1_0_9, %tmp_V_171

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_9"/></StgValue>
</operation>

<operation id="972" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.8:2  %tmp_V_172 = select i1 %tmp_10_1_1_9, i16 %storemerge_1_0_9, i16 %tmp_V_171

]]></Node>
<StgValue><ssdm name="tmp_V_172"/></StgValue>
</operation>

<operation id="973" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.8:3  store i16 %tmp_V_172, i16* %pool_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.8:4  br i1 %tmp_2, label %26, label %._crit_edge56.1.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="977" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:52  %tmp_10_1_0_s = icmp sgt i16 %pool_buff_val_26_V_1, %tmp_V_147

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_s"/></StgValue>
</operation>

<operation id="978" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:53  %pool_buff_val_V_load_10 = select i1 %tmp_10_1_0_s, i16 %pool_buff_val_26_V_1, i16 %tmp_V_147

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_10"/></StgValue>
</operation>

<operation id="979" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:54  %storemerge_1_0_s = select i1 %tmp_3, i16 %tmp_V_147, i16 %pool_buff_val_V_load_10

]]></Node>
<StgValue><ssdm name="storemerge_1_0_s"/></StgValue>
</operation>

<operation id="980" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:56  %pool_buff_val_27_V_1 = load i16* %pool_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V_1"/></StgValue>
</operation>

<operation id="981" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:61  %pool_buff_val_28_V_1 = load i16* %pool_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V_1"/></StgValue>
</operation>

<operation id="982" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.9:0  %tmp_V_173 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_173"/></StgValue>
</operation>

<operation id="983" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.9:1  %tmp_10_1_1_s = icmp sgt i16 %storemerge_1_0_s, %tmp_V_173

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_s"/></StgValue>
</operation>

<operation id="984" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.9:2  %tmp_V_174 = select i1 %tmp_10_1_1_s, i16 %storemerge_1_0_s, i16 %tmp_V_173

]]></Node>
<StgValue><ssdm name="tmp_V_174"/></StgValue>
</operation>

<operation id="985" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.9:3  store i16 %tmp_V_174, i16* %pool_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.9:4  br i1 %tmp_2, label %27, label %._crit_edge56.1.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10174">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_174)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10174">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="989" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:57  %tmp_10_1_0_10 = icmp sgt i16 %pool_buff_val_27_V_1, %tmp_V_148

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_10"/></StgValue>
</operation>

<operation id="990" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:58  %pool_buff_val_V_load_11 = select i1 %tmp_10_1_0_10, i16 %pool_buff_val_27_V_1, i16 %tmp_V_148

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_11"/></StgValue>
</operation>

<operation id="991" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:59  %storemerge_1_0_10 = select i1 %tmp_3, i16 %tmp_V_148, i16 %pool_buff_val_V_load_11

]]></Node>
<StgValue><ssdm name="storemerge_1_0_10"/></StgValue>
</operation>

<operation id="992" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:61  %pool_buff_val_28_V_1 = load i16* %pool_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V_1"/></StgValue>
</operation>

<operation id="993" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:66  %pool_buff_val_29_V_1 = load i16* %pool_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V_1"/></StgValue>
</operation>

<operation id="994" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.10:0  %tmp_V_175 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_175"/></StgValue>
</operation>

<operation id="995" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.10:1  %tmp_10_1_1_10 = icmp sgt i16 %storemerge_1_0_10, %tmp_V_175

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_10"/></StgValue>
</operation>

<operation id="996" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.10:2  %tmp_V_176 = select i1 %tmp_10_1_1_10, i16 %storemerge_1_0_10, i16 %tmp_V_175

]]></Node>
<StgValue><ssdm name="tmp_V_176"/></StgValue>
</operation>

<operation id="997" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.10:3  store i16 %tmp_V_176, i16* %pool_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.10:4  br i1 %tmp_2, label %28, label %._crit_edge56.1.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10176">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_176)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10176">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1001" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:62  %tmp_10_1_0_11 = icmp sgt i16 %pool_buff_val_28_V_1, %tmp_V_149

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_11"/></StgValue>
</operation>

<operation id="1002" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:63  %pool_buff_val_V_load_12 = select i1 %tmp_10_1_0_11, i16 %pool_buff_val_28_V_1, i16 %tmp_V_149

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_12"/></StgValue>
</operation>

<operation id="1003" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:64  %storemerge_1_0_11 = select i1 %tmp_3, i16 %tmp_V_149, i16 %pool_buff_val_V_load_12

]]></Node>
<StgValue><ssdm name="storemerge_1_0_11"/></StgValue>
</operation>

<operation id="1004" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:66  %pool_buff_val_29_V_1 = load i16* %pool_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V_1"/></StgValue>
</operation>

<operation id="1005" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:71  %pool_buff_val_30_V_1 = load i16* %pool_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V_1"/></StgValue>
</operation>

<operation id="1006" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.11:0  %tmp_V_177 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_177"/></StgValue>
</operation>

<operation id="1007" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.11:1  %tmp_10_1_1_11 = icmp sgt i16 %storemerge_1_0_11, %tmp_V_177

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_11"/></StgValue>
</operation>

<operation id="1008" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.11:2  %tmp_V_178 = select i1 %tmp_10_1_1_11, i16 %storemerge_1_0_11, i16 %tmp_V_177

]]></Node>
<StgValue><ssdm name="tmp_V_178"/></StgValue>
</operation>

<operation id="1009" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.11:3  store i16 %tmp_V_178, i16* %pool_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.11:4  br i1 %tmp_2, label %29, label %._crit_edge56.1.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10178">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_178)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10178">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1013" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:67  %tmp_10_1_0_12 = icmp sgt i16 %pool_buff_val_29_V_1, %tmp_V_150

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_12"/></StgValue>
</operation>

<operation id="1014" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:68  %pool_buff_val_V_load_13 = select i1 %tmp_10_1_0_12, i16 %pool_buff_val_29_V_1, i16 %tmp_V_150

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_13"/></StgValue>
</operation>

<operation id="1015" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:69  %storemerge_1_0_12 = select i1 %tmp_3, i16 %tmp_V_150, i16 %pool_buff_val_V_load_13

]]></Node>
<StgValue><ssdm name="storemerge_1_0_12"/></StgValue>
</operation>

<operation id="1016" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:71  %pool_buff_val_30_V_1 = load i16* %pool_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V_1"/></StgValue>
</operation>

<operation id="1017" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:76  %pool_buff_val_31_V_1 = load i16* %pool_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V_1"/></StgValue>
</operation>

<operation id="1018" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.12:0  %tmp_V_179 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_179"/></StgValue>
</operation>

<operation id="1019" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.12:1  %tmp_10_1_1_12 = icmp sgt i16 %storemerge_1_0_12, %tmp_V_179

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_12"/></StgValue>
</operation>

<operation id="1020" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.12:2  %tmp_V_180 = select i1 %tmp_10_1_1_12, i16 %storemerge_1_0_12, i16 %tmp_V_179

]]></Node>
<StgValue><ssdm name="tmp_V_180"/></StgValue>
</operation>

<operation id="1021" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.12:3  store i16 %tmp_V_180, i16* %pool_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.12:4  br i1 %tmp_2, label %30, label %._crit_edge56.1.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1025" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:72  %tmp_10_1_0_13 = icmp sgt i16 %pool_buff_val_30_V_1, %tmp_V_151

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_13"/></StgValue>
</operation>

<operation id="1026" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:73  %pool_buff_val_V_load_14 = select i1 %tmp_10_1_0_13, i16 %pool_buff_val_30_V_1, i16 %tmp_V_151

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_14"/></StgValue>
</operation>

<operation id="1027" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:74  %storemerge_1_0_13 = select i1 %tmp_3, i16 %tmp_V_151, i16 %pool_buff_val_V_load_14

]]></Node>
<StgValue><ssdm name="storemerge_1_0_13"/></StgValue>
</operation>

<operation id="1028" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.15_ifconv:76  %pool_buff_val_31_V_1 = load i16* %pool_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V_1"/></StgValue>
</operation>

<operation id="1029" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:77  %tmp_10_1_0_14 = icmp sgt i16 %pool_buff_val_31_V_1, %tmp_V_152

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_14"/></StgValue>
</operation>

<operation id="1030" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:78  %pool_buff_val_V_load_15 = select i1 %tmp_10_1_0_14, i16 %pool_buff_val_31_V_1, i16 %tmp_V_152

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_15"/></StgValue>
</operation>

<operation id="1031" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.15_ifconv:79  %storemerge_1_0_14 = select i1 %tmp_3, i16 %tmp_V_152, i16 %pool_buff_val_V_load_15

]]></Node>
<StgValue><ssdm name="storemerge_1_0_14"/></StgValue>
</operation>

<operation id="1032" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.13:0  %tmp_V_181 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_181"/></StgValue>
</operation>

<operation id="1033" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.13:1  %tmp_10_1_1_13 = icmp sgt i16 %storemerge_1_0_13, %tmp_V_181

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_13"/></StgValue>
</operation>

<operation id="1034" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.13:2  %tmp_V_182 = select i1 %tmp_10_1_1_13, i16 %storemerge_1_0_13, i16 %tmp_V_181

]]></Node>
<StgValue><ssdm name="tmp_V_182"/></StgValue>
</operation>

<operation id="1035" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.13:3  store i16 %tmp_V_182, i16* %pool_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.13:4  br i1 %tmp_2, label %31, label %._crit_edge56.1.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_182)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1039" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.14:0  %tmp_V_183 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_183"/></StgValue>
</operation>

<operation id="1040" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.14:1  %tmp_10_1_1_14 = icmp sgt i16 %storemerge_1_0_14, %tmp_V_183

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_14"/></StgValue>
</operation>

<operation id="1041" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.14:2  %tmp_V_184 = select i1 %tmp_10_1_1_14, i16 %storemerge_1_0_14, i16 %tmp_V_183

]]></Node>
<StgValue><ssdm name="tmp_V_184"/></StgValue>
</operation>

<operation id="1042" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.14:3  store i16 %tmp_V_184, i16* %pool_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.14:4  br i1 %tmp_2, label %32, label %._crit_edge56.1.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_184)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1046" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:0  %tmp_V_185 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_185"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1047" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:5  %tmp_V_186 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_186"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1048" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:10  %tmp_V_187 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_187"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1049" st_id="70" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:15  %tmp_V_188 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_188"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1050" st_id="71" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:20  %tmp_V_189 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_189"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1051" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:25  %tmp_V_190 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_190"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1052" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:30  %tmp_V_191 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_191"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1053" st_id="74" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:35  %tmp_V_192 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_192"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1054" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:40  %tmp_V_193 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_193"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1055" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:45  %tmp_V_194 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_194"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1056" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:50  %tmp_V_195 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_195"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1057" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:55  %tmp_V_196 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_196"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1058" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:60  %tmp_V_197 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_197"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1059" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:65  %tmp_V_198 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_198"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1060" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:1  %pool_buff_val_32_V_1 = load i16* %pool_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V_1"/></StgValue>
</operation>

<operation id="1061" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:70  %tmp_V_199 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_199"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1062" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:1  %pool_buff_val_32_V_1 = load i16* %pool_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V_1"/></StgValue>
</operation>

<operation id="1063" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:6  %pool_buff_val_33_V_1 = load i16* %pool_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V_1"/></StgValue>
</operation>

<operation id="1064" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:75  %tmp_V_200 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_200"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1065" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:2  %tmp_10_2 = icmp sgt i16 %pool_buff_val_32_V_1, %tmp_V_185

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="1066" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:3  %pool_buff_val_V_load_16 = select i1 %tmp_10_2, i16 %pool_buff_val_32_V_1, i16 %tmp_V_185

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_16"/></StgValue>
</operation>

<operation id="1067" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:4  %storemerge_2 = select i1 %tmp_3, i16 %tmp_V_185, i16 %pool_buff_val_V_load_16

]]></Node>
<StgValue><ssdm name="storemerge_2"/></StgValue>
</operation>

<operation id="1068" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:6  %pool_buff_val_33_V_1 = load i16* %pool_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V_1"/></StgValue>
</operation>

<operation id="1069" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:11  %pool_buff_val_34_V_1 = load i16* %pool_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V_1"/></StgValue>
</operation>

<operation id="1070" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:80  %tmp_V_201 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_201"/></StgValue>
</operation>

<operation id="1071" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:81  %tmp_10_2_1 = icmp sgt i16 %storemerge_2, %tmp_V_201

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="1072" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:82  %tmp_V_202 = select i1 %tmp_10_2_1, i16 %storemerge_2, i16 %tmp_V_201

]]></Node>
<StgValue><ssdm name="tmp_V_202"/></StgValue>
</operation>

<operation id="1073" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:83  store i16 %tmp_V_202, i16* %pool_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_202)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1076" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:7  %tmp_10_2_0_1 = icmp sgt i16 %pool_buff_val_33_V_1, %tmp_V_186

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_1"/></StgValue>
</operation>

<operation id="1077" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:8  %pool_buff_val_V_load_17 = select i1 %tmp_10_2_0_1, i16 %pool_buff_val_33_V_1, i16 %tmp_V_186

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_17"/></StgValue>
</operation>

<operation id="1078" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:9  %storemerge_2_0_1 = select i1 %tmp_3, i16 %tmp_V_186, i16 %pool_buff_val_V_load_17

]]></Node>
<StgValue><ssdm name="storemerge_2_0_1"/></StgValue>
</operation>

<operation id="1079" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:11  %pool_buff_val_34_V_1 = load i16* %pool_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V_1"/></StgValue>
</operation>

<operation id="1080" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:16  %pool_buff_val_35_V_1 = load i16* %pool_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V_1"/></StgValue>
</operation>

<operation id="1081" st_id="84" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.0:0  %tmp_V_203 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_203"/></StgValue>
</operation>

<operation id="1082" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.0:1  %tmp_10_2_1_1 = icmp sgt i16 %storemerge_2_0_1, %tmp_V_203

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_1"/></StgValue>
</operation>

<operation id="1083" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.0:2  %tmp_V_204 = select i1 %tmp_10_2_1_1, i16 %storemerge_2_0_1, i16 %tmp_V_203

]]></Node>
<StgValue><ssdm name="tmp_V_204"/></StgValue>
</operation>

<operation id="1084" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.0:3  store i16 %tmp_V_204, i16* %pool_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.0:4  br i1 %tmp_2, label %34, label %._crit_edge56.2.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="84" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_204)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1088" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:12  %tmp_10_2_0_2 = icmp sgt i16 %pool_buff_val_34_V_1, %tmp_V_187

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_2"/></StgValue>
</operation>

<operation id="1089" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:13  %pool_buff_val_V_load_18 = select i1 %tmp_10_2_0_2, i16 %pool_buff_val_34_V_1, i16 %tmp_V_187

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_18"/></StgValue>
</operation>

<operation id="1090" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:14  %storemerge_2_0_2 = select i1 %tmp_3, i16 %tmp_V_187, i16 %pool_buff_val_V_load_18

]]></Node>
<StgValue><ssdm name="storemerge_2_0_2"/></StgValue>
</operation>

<operation id="1091" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:16  %pool_buff_val_35_V_1 = load i16* %pool_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V_1"/></StgValue>
</operation>

<operation id="1092" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:21  %pool_buff_val_36_V_1 = load i16* %pool_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V_1"/></StgValue>
</operation>

<operation id="1093" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.1:0  %tmp_V_205 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_205"/></StgValue>
</operation>

<operation id="1094" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.1:1  %tmp_10_2_1_2 = icmp sgt i16 %storemerge_2_0_2, %tmp_V_205

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_2"/></StgValue>
</operation>

<operation id="1095" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.1:2  %tmp_V_206 = select i1 %tmp_10_2_1_2, i16 %storemerge_2_0_2, i16 %tmp_V_205

]]></Node>
<StgValue><ssdm name="tmp_V_206"/></StgValue>
</operation>

<operation id="1096" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.1:3  store i16 %tmp_V_206, i16* %pool_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.1:4  br i1 %tmp_2, label %35, label %._crit_edge56.2.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_206)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1100" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:17  %tmp_10_2_0_3 = icmp sgt i16 %pool_buff_val_35_V_1, %tmp_V_188

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_3"/></StgValue>
</operation>

<operation id="1101" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:18  %pool_buff_val_V_load_19 = select i1 %tmp_10_2_0_3, i16 %pool_buff_val_35_V_1, i16 %tmp_V_188

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_19"/></StgValue>
</operation>

<operation id="1102" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:19  %storemerge_2_0_3 = select i1 %tmp_3, i16 %tmp_V_188, i16 %pool_buff_val_V_load_19

]]></Node>
<StgValue><ssdm name="storemerge_2_0_3"/></StgValue>
</operation>

<operation id="1103" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:21  %pool_buff_val_36_V_1 = load i16* %pool_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V_1"/></StgValue>
</operation>

<operation id="1104" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:26  %pool_buff_val_37_V_1 = load i16* %pool_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V_1"/></StgValue>
</operation>

<operation id="1105" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.2:0  %tmp_V_207 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_207"/></StgValue>
</operation>

<operation id="1106" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.2:1  %tmp_10_2_1_3 = icmp sgt i16 %storemerge_2_0_3, %tmp_V_207

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_3"/></StgValue>
</operation>

<operation id="1107" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.2:2  %tmp_V_208 = select i1 %tmp_10_2_1_3, i16 %storemerge_2_0_3, i16 %tmp_V_207

]]></Node>
<StgValue><ssdm name="tmp_V_208"/></StgValue>
</operation>

<operation id="1108" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.2:3  store i16 %tmp_V_208, i16* %pool_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.2:4  br i1 %tmp_2, label %36, label %._crit_edge56.2.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_208)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1112" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:22  %tmp_10_2_0_4 = icmp sgt i16 %pool_buff_val_36_V_1, %tmp_V_189

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_4"/></StgValue>
</operation>

<operation id="1113" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:23  %pool_buff_val_V_load_20 = select i1 %tmp_10_2_0_4, i16 %pool_buff_val_36_V_1, i16 %tmp_V_189

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_20"/></StgValue>
</operation>

<operation id="1114" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:24  %storemerge_2_0_4 = select i1 %tmp_3, i16 %tmp_V_189, i16 %pool_buff_val_V_load_20

]]></Node>
<StgValue><ssdm name="storemerge_2_0_4"/></StgValue>
</operation>

<operation id="1115" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:26  %pool_buff_val_37_V_1 = load i16* %pool_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V_1"/></StgValue>
</operation>

<operation id="1116" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:31  %pool_buff_val_38_V_1 = load i16* %pool_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V_1"/></StgValue>
</operation>

<operation id="1117" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.3:0  %tmp_V_209 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_209"/></StgValue>
</operation>

<operation id="1118" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.3:1  %tmp_10_2_1_4 = icmp sgt i16 %storemerge_2_0_4, %tmp_V_209

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_4"/></StgValue>
</operation>

<operation id="1119" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.3:2  %tmp_V_210 = select i1 %tmp_10_2_1_4, i16 %storemerge_2_0_4, i16 %tmp_V_209

]]></Node>
<StgValue><ssdm name="tmp_V_210"/></StgValue>
</operation>

<operation id="1120" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.3:3  store i16 %tmp_V_210, i16* %pool_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.3:4  br i1 %tmp_2, label %37, label %._crit_edge56.2.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_210)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1124" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:27  %tmp_10_2_0_5 = icmp sgt i16 %pool_buff_val_37_V_1, %tmp_V_190

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_5"/></StgValue>
</operation>

<operation id="1125" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:28  %pool_buff_val_V_load_21 = select i1 %tmp_10_2_0_5, i16 %pool_buff_val_37_V_1, i16 %tmp_V_190

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_21"/></StgValue>
</operation>

<operation id="1126" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:29  %storemerge_2_0_5 = select i1 %tmp_3, i16 %tmp_V_190, i16 %pool_buff_val_V_load_21

]]></Node>
<StgValue><ssdm name="storemerge_2_0_5"/></StgValue>
</operation>

<operation id="1127" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:31  %pool_buff_val_38_V_1 = load i16* %pool_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V_1"/></StgValue>
</operation>

<operation id="1128" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:36  %pool_buff_val_39_V_1 = load i16* %pool_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V_1"/></StgValue>
</operation>

<operation id="1129" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.4:0  %tmp_V_211 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_211"/></StgValue>
</operation>

<operation id="1130" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.4:1  %tmp_10_2_1_5 = icmp sgt i16 %storemerge_2_0_5, %tmp_V_211

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_5"/></StgValue>
</operation>

<operation id="1131" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.4:2  %tmp_V_212 = select i1 %tmp_10_2_1_5, i16 %storemerge_2_0_5, i16 %tmp_V_211

]]></Node>
<StgValue><ssdm name="tmp_V_212"/></StgValue>
</operation>

<operation id="1132" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.4:3  store i16 %tmp_V_212, i16* %pool_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.4:4  br i1 %tmp_2, label %38, label %._crit_edge56.2.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1134" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_212)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1136" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:32  %tmp_10_2_0_6 = icmp sgt i16 %pool_buff_val_38_V_1, %tmp_V_191

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_6"/></StgValue>
</operation>

<operation id="1137" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:33  %pool_buff_val_V_load_22 = select i1 %tmp_10_2_0_6, i16 %pool_buff_val_38_V_1, i16 %tmp_V_191

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_22"/></StgValue>
</operation>

<operation id="1138" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:34  %storemerge_2_0_6 = select i1 %tmp_3, i16 %tmp_V_191, i16 %pool_buff_val_V_load_22

]]></Node>
<StgValue><ssdm name="storemerge_2_0_6"/></StgValue>
</operation>

<operation id="1139" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:36  %pool_buff_val_39_V_1 = load i16* %pool_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V_1"/></StgValue>
</operation>

<operation id="1140" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:41  %pool_buff_val_40_V_1 = load i16* %pool_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V_1"/></StgValue>
</operation>

<operation id="1141" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.5:0  %tmp_V_213 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_213"/></StgValue>
</operation>

<operation id="1142" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.5:1  %tmp_10_2_1_6 = icmp sgt i16 %storemerge_2_0_6, %tmp_V_213

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_6"/></StgValue>
</operation>

<operation id="1143" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.5:2  %tmp_V_214 = select i1 %tmp_10_2_1_6, i16 %storemerge_2_0_6, i16 %tmp_V_213

]]></Node>
<StgValue><ssdm name="tmp_V_214"/></StgValue>
</operation>

<operation id="1144" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.5:3  store i16 %tmp_V_214, i16* %pool_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1145" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.5:4  br i1 %tmp_2, label %39, label %._crit_edge56.2.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1146" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_214)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1148" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:37  %tmp_10_2_0_7 = icmp sgt i16 %pool_buff_val_39_V_1, %tmp_V_192

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_7"/></StgValue>
</operation>

<operation id="1149" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:38  %pool_buff_val_V_load_23 = select i1 %tmp_10_2_0_7, i16 %pool_buff_val_39_V_1, i16 %tmp_V_192

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_23"/></StgValue>
</operation>

<operation id="1150" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:39  %storemerge_2_0_7 = select i1 %tmp_3, i16 %tmp_V_192, i16 %pool_buff_val_V_load_23

]]></Node>
<StgValue><ssdm name="storemerge_2_0_7"/></StgValue>
</operation>

<operation id="1151" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:41  %pool_buff_val_40_V_1 = load i16* %pool_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V_1"/></StgValue>
</operation>

<operation id="1152" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:46  %pool_buff_val_41_V_1 = load i16* %pool_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V_1"/></StgValue>
</operation>

<operation id="1153" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.6:0  %tmp_V_215 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_215"/></StgValue>
</operation>

<operation id="1154" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.6:1  %tmp_10_2_1_7 = icmp sgt i16 %storemerge_2_0_7, %tmp_V_215

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_7"/></StgValue>
</operation>

<operation id="1155" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.6:2  %tmp_V_216 = select i1 %tmp_10_2_1_7, i16 %storemerge_2_0_7, i16 %tmp_V_215

]]></Node>
<StgValue><ssdm name="tmp_V_216"/></StgValue>
</operation>

<operation id="1156" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.6:3  store i16 %tmp_V_216, i16* %pool_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.6:4  br i1 %tmp_2, label %40, label %._crit_edge56.2.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_216)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1160" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:42  %tmp_10_2_0_8 = icmp sgt i16 %pool_buff_val_40_V_1, %tmp_V_193

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_8"/></StgValue>
</operation>

<operation id="1161" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:43  %pool_buff_val_V_load_24 = select i1 %tmp_10_2_0_8, i16 %pool_buff_val_40_V_1, i16 %tmp_V_193

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_24"/></StgValue>
</operation>

<operation id="1162" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:44  %storemerge_2_0_8 = select i1 %tmp_3, i16 %tmp_V_193, i16 %pool_buff_val_V_load_24

]]></Node>
<StgValue><ssdm name="storemerge_2_0_8"/></StgValue>
</operation>

<operation id="1163" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:46  %pool_buff_val_41_V_1 = load i16* %pool_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V_1"/></StgValue>
</operation>

<operation id="1164" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:51  %pool_buff_val_42_V_1 = load i16* %pool_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V_1"/></StgValue>
</operation>

<operation id="1165" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7:0  %tmp_V_217 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_217"/></StgValue>
</operation>

<operation id="1166" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7:1  %tmp_10_2_1_8 = icmp sgt i16 %storemerge_2_0_8, %tmp_V_217

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_8"/></StgValue>
</operation>

<operation id="1167" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7:2  %tmp_V_218 = select i1 %tmp_10_2_1_8, i16 %storemerge_2_0_8, i16 %tmp_V_217

]]></Node>
<StgValue><ssdm name="tmp_V_218"/></StgValue>
</operation>

<operation id="1168" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.7:3  store i16 %tmp_V_218, i16* %pool_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1169" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.7:4  br i1 %tmp_2, label %41, label %._crit_edge56.2.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_218)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1172" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:47  %tmp_10_2_0_9 = icmp sgt i16 %pool_buff_val_41_V_1, %tmp_V_194

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_9"/></StgValue>
</operation>

<operation id="1173" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:48  %pool_buff_val_V_load_25 = select i1 %tmp_10_2_0_9, i16 %pool_buff_val_41_V_1, i16 %tmp_V_194

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_25"/></StgValue>
</operation>

<operation id="1174" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:49  %storemerge_2_0_9 = select i1 %tmp_3, i16 %tmp_V_194, i16 %pool_buff_val_V_load_25

]]></Node>
<StgValue><ssdm name="storemerge_2_0_9"/></StgValue>
</operation>

<operation id="1175" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:51  %pool_buff_val_42_V_1 = load i16* %pool_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V_1"/></StgValue>
</operation>

<operation id="1176" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:56  %pool_buff_val_43_V_1 = load i16* %pool_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V_1"/></StgValue>
</operation>

<operation id="1177" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.8:0  %tmp_V_219 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_219"/></StgValue>
</operation>

<operation id="1178" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.8:1  %tmp_10_2_1_9 = icmp sgt i16 %storemerge_2_0_9, %tmp_V_219

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_9"/></StgValue>
</operation>

<operation id="1179" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.8:2  %tmp_V_220 = select i1 %tmp_10_2_1_9, i16 %storemerge_2_0_9, i16 %tmp_V_219

]]></Node>
<StgValue><ssdm name="tmp_V_220"/></StgValue>
</operation>

<operation id="1180" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.8:3  store i16 %tmp_V_220, i16* %pool_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.8:4  br i1 %tmp_2, label %42, label %._crit_edge56.2.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_220)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1184" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:52  %tmp_10_2_0_s = icmp sgt i16 %pool_buff_val_42_V_1, %tmp_V_195

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_s"/></StgValue>
</operation>

<operation id="1185" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:53  %pool_buff_val_V_load_26 = select i1 %tmp_10_2_0_s, i16 %pool_buff_val_42_V_1, i16 %tmp_V_195

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_26"/></StgValue>
</operation>

<operation id="1186" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:54  %storemerge_2_0_s = select i1 %tmp_3, i16 %tmp_V_195, i16 %pool_buff_val_V_load_26

]]></Node>
<StgValue><ssdm name="storemerge_2_0_s"/></StgValue>
</operation>

<operation id="1187" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:56  %pool_buff_val_43_V_1 = load i16* %pool_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V_1"/></StgValue>
</operation>

<operation id="1188" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:61  %pool_buff_val_44_V_1 = load i16* %pool_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V_1"/></StgValue>
</operation>

<operation id="1189" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.9:0  %tmp_V_221 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_221"/></StgValue>
</operation>

<operation id="1190" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.9:1  %tmp_10_2_1_s = icmp sgt i16 %storemerge_2_0_s, %tmp_V_221

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_s"/></StgValue>
</operation>

<operation id="1191" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.9:2  %tmp_V_222 = select i1 %tmp_10_2_1_s, i16 %storemerge_2_0_s, i16 %tmp_V_221

]]></Node>
<StgValue><ssdm name="tmp_V_222"/></StgValue>
</operation>

<operation id="1192" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.9:3  store i16 %tmp_V_222, i16* %pool_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.9:4  br i1 %tmp_2, label %43, label %._crit_edge56.2.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_222)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1196" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:57  %tmp_10_2_0_10 = icmp sgt i16 %pool_buff_val_43_V_1, %tmp_V_196

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_10"/></StgValue>
</operation>

<operation id="1197" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:58  %pool_buff_val_V_load_27 = select i1 %tmp_10_2_0_10, i16 %pool_buff_val_43_V_1, i16 %tmp_V_196

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_27"/></StgValue>
</operation>

<operation id="1198" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:59  %storemerge_2_0_10 = select i1 %tmp_3, i16 %tmp_V_196, i16 %pool_buff_val_V_load_27

]]></Node>
<StgValue><ssdm name="storemerge_2_0_10"/></StgValue>
</operation>

<operation id="1199" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:61  %pool_buff_val_44_V_1 = load i16* %pool_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V_1"/></StgValue>
</operation>

<operation id="1200" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:66  %pool_buff_val_45_V_1 = load i16* %pool_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V_1"/></StgValue>
</operation>

<operation id="1201" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.10:0  %tmp_V_223 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_223"/></StgValue>
</operation>

<operation id="1202" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.10:1  %tmp_10_2_1_10 = icmp sgt i16 %storemerge_2_0_10, %tmp_V_223

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_10"/></StgValue>
</operation>

<operation id="1203" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.10:2  %tmp_V_224 = select i1 %tmp_10_2_1_10, i16 %storemerge_2_0_10, i16 %tmp_V_223

]]></Node>
<StgValue><ssdm name="tmp_V_224"/></StgValue>
</operation>

<operation id="1204" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.10:3  store i16 %tmp_V_224, i16* %pool_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.10:4  br i1 %tmp_2, label %44, label %._crit_edge56.2.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_224)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1208" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:62  %tmp_10_2_0_11 = icmp sgt i16 %pool_buff_val_44_V_1, %tmp_V_197

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_11"/></StgValue>
</operation>

<operation id="1209" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:63  %pool_buff_val_V_load_28 = select i1 %tmp_10_2_0_11, i16 %pool_buff_val_44_V_1, i16 %tmp_V_197

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_28"/></StgValue>
</operation>

<operation id="1210" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:64  %storemerge_2_0_11 = select i1 %tmp_3, i16 %tmp_V_197, i16 %pool_buff_val_V_load_28

]]></Node>
<StgValue><ssdm name="storemerge_2_0_11"/></StgValue>
</operation>

<operation id="1211" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:66  %pool_buff_val_45_V_1 = load i16* %pool_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V_1"/></StgValue>
</operation>

<operation id="1212" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:71  %pool_buff_val_46_V_1 = load i16* %pool_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V_1"/></StgValue>
</operation>

<operation id="1213" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.11:0  %tmp_V_225 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_225"/></StgValue>
</operation>

<operation id="1214" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.11:1  %tmp_10_2_1_11 = icmp sgt i16 %storemerge_2_0_11, %tmp_V_225

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_11"/></StgValue>
</operation>

<operation id="1215" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.11:2  %tmp_V_226 = select i1 %tmp_10_2_1_11, i16 %storemerge_2_0_11, i16 %tmp_V_225

]]></Node>
<StgValue><ssdm name="tmp_V_226"/></StgValue>
</operation>

<operation id="1216" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.11:3  store i16 %tmp_V_226, i16* %pool_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.11:4  br i1 %tmp_2, label %45, label %._crit_edge56.2.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10210">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_226)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10210">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1220" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:67  %tmp_10_2_0_12 = icmp sgt i16 %pool_buff_val_45_V_1, %tmp_V_198

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_12"/></StgValue>
</operation>

<operation id="1221" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:68  %pool_buff_val_V_load_29 = select i1 %tmp_10_2_0_12, i16 %pool_buff_val_45_V_1, i16 %tmp_V_198

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_29"/></StgValue>
</operation>

<operation id="1222" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:69  %storemerge_2_0_12 = select i1 %tmp_3, i16 %tmp_V_198, i16 %pool_buff_val_V_load_29

]]></Node>
<StgValue><ssdm name="storemerge_2_0_12"/></StgValue>
</operation>

<operation id="1223" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:71  %pool_buff_val_46_V_1 = load i16* %pool_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V_1"/></StgValue>
</operation>

<operation id="1224" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:76  %pool_buff_val_47_V_1 = load i16* %pool_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V_1"/></StgValue>
</operation>

<operation id="1225" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.12:0  %tmp_V_227 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_227"/></StgValue>
</operation>

<operation id="1226" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.12:1  %tmp_10_2_1_12 = icmp sgt i16 %storemerge_2_0_12, %tmp_V_227

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_12"/></StgValue>
</operation>

<operation id="1227" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.12:2  %tmp_V_228 = select i1 %tmp_10_2_1_12, i16 %storemerge_2_0_12, i16 %tmp_V_227

]]></Node>
<StgValue><ssdm name="tmp_V_228"/></StgValue>
</operation>

<operation id="1228" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.12:3  store i16 %tmp_V_228, i16* %pool_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.12:4  br i1 %tmp_2, label %46, label %._crit_edge56.2.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_228)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1232" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:72  %tmp_10_2_0_13 = icmp sgt i16 %pool_buff_val_46_V_1, %tmp_V_199

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_13"/></StgValue>
</operation>

<operation id="1233" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:73  %pool_buff_val_V_load_30 = select i1 %tmp_10_2_0_13, i16 %pool_buff_val_46_V_1, i16 %tmp_V_199

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_30"/></StgValue>
</operation>

<operation id="1234" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:74  %storemerge_2_0_13 = select i1 %tmp_3, i16 %tmp_V_199, i16 %pool_buff_val_V_load_30

]]></Node>
<StgValue><ssdm name="storemerge_2_0_13"/></StgValue>
</operation>

<operation id="1235" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.15_ifconv:76  %pool_buff_val_47_V_1 = load i16* %pool_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V_1"/></StgValue>
</operation>

<operation id="1236" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:77  %tmp_10_2_0_14 = icmp sgt i16 %pool_buff_val_47_V_1, %tmp_V_200

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_14"/></StgValue>
</operation>

<operation id="1237" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:78  %pool_buff_val_V_load_31 = select i1 %tmp_10_2_0_14, i16 %pool_buff_val_47_V_1, i16 %tmp_V_200

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_31"/></StgValue>
</operation>

<operation id="1238" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.15_ifconv:79  %storemerge_2_0_14 = select i1 %tmp_3, i16 %tmp_V_200, i16 %pool_buff_val_V_load_31

]]></Node>
<StgValue><ssdm name="storemerge_2_0_14"/></StgValue>
</operation>

<operation id="1239" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.15_ifconv:84  br i1 %tmp_2, label %33, label %._crit_edge56.2.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.13:0  %tmp_V_229 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_229"/></StgValue>
</operation>

<operation id="1241" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.13:1  %tmp_10_2_1_13 = icmp sgt i16 %storemerge_2_0_13, %tmp_V_229

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_13"/></StgValue>
</operation>

<operation id="1242" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.13:2  %tmp_V_230 = select i1 %tmp_10_2_1_13, i16 %storemerge_2_0_13, i16 %tmp_V_229

]]></Node>
<StgValue><ssdm name="tmp_V_230"/></StgValue>
</operation>

<operation id="1243" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.13:3  store i16 %tmp_V_230, i16* %pool_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.13:4  br i1 %tmp_2, label %47, label %._crit_edge56.2.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_230)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1247" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.14:0  %tmp_V_231 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_231"/></StgValue>
</operation>

<operation id="1248" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.14:1  %tmp_10_2_1_14 = icmp sgt i16 %storemerge_2_0_14, %tmp_V_231

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_14"/></StgValue>
</operation>

<operation id="1249" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.14:2  %tmp_V_232 = select i1 %tmp_10_2_1_14, i16 %storemerge_2_0_14, i16 %tmp_V_231

]]></Node>
<StgValue><ssdm name="tmp_V_232"/></StgValue>
</operation>

<operation id="1250" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.14:3  store i16 %tmp_V_232, i16* %pool_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.14:4  br i1 %tmp_2, label %48, label %._crit_edge56.2.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_232)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1254" st_id="99" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:0  %tmp_V_233 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_233"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1255" st_id="100" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:5  %tmp_V_234 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_234"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1256" st_id="101" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:10  %tmp_V_235 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_235"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1257" st_id="102" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:15  %tmp_V_236 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_236"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1258" st_id="103" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:20  %tmp_V_237 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_237"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1259" st_id="104" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:25  %tmp_V_238 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_238"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1260" st_id="105" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:30  %tmp_V_239 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_239"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1261" st_id="106" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:35  %tmp_V_240 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_240"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1262" st_id="107" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:40  %tmp_V_241 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_241"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1263" st_id="108" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:45  %tmp_V_242 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_242"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1264" st_id="109" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:50  %tmp_V_243 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_243"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1265" st_id="110" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:55  %tmp_V_244 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_244"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1266" st_id="111" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:60  %tmp_V_245 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_245"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1267" st_id="112" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:65  %tmp_V_246 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_246"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1268" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:1  %pool_buff_val_48_V_1 = load i16* %pool_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V_1"/></StgValue>
</operation>

<operation id="1269" st_id="113" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:70  %tmp_V_247 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_247"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1270" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:1  %pool_buff_val_48_V_1 = load i16* %pool_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V_1"/></StgValue>
</operation>

<operation id="1271" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:6  %pool_buff_val_49_V_1 = load i16* %pool_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V_1"/></StgValue>
</operation>

<operation id="1272" st_id="114" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:75  %tmp_V_248 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_248"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1273" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:2  %tmp_10_3 = icmp sgt i16 %pool_buff_val_48_V_1, %tmp_V_233

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="1274" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:3  %pool_buff_val_V_load_32 = select i1 %tmp_10_3, i16 %pool_buff_val_48_V_1, i16 %tmp_V_233

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_32"/></StgValue>
</operation>

<operation id="1275" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:4  %storemerge_3 = select i1 %tmp_3, i16 %tmp_V_233, i16 %pool_buff_val_V_load_32

]]></Node>
<StgValue><ssdm name="storemerge_3"/></StgValue>
</operation>

<operation id="1276" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:6  %pool_buff_val_49_V_1 = load i16* %pool_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V_1"/></StgValue>
</operation>

<operation id="1277" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:11  %pool_buff_val_50_V_1 = load i16* %pool_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V_1"/></StgValue>
</operation>

<operation id="1278" st_id="115" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:80  %tmp_V_249 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_249"/></StgValue>
</operation>

<operation id="1279" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:81  %tmp_10_3_1 = icmp sgt i16 %storemerge_3, %tmp_V_249

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="1280" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:82  %tmp_V_250 = select i1 %tmp_10_3_1, i16 %storemerge_3, i16 %tmp_V_249

]]></Node>
<StgValue><ssdm name="tmp_V_250"/></StgValue>
</operation>

<operation id="1281" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:83  store i16 %tmp_V_250, i16* %pool_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="115" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10218">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_250)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1283" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10218">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1284" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:7  %tmp_10_3_0_1 = icmp sgt i16 %pool_buff_val_49_V_1, %tmp_V_234

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_1"/></StgValue>
</operation>

<operation id="1285" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:8  %pool_buff_val_V_load_33 = select i1 %tmp_10_3_0_1, i16 %pool_buff_val_49_V_1, i16 %tmp_V_234

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_33"/></StgValue>
</operation>

<operation id="1286" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:9  %storemerge_3_0_1 = select i1 %tmp_3, i16 %tmp_V_234, i16 %pool_buff_val_V_load_33

]]></Node>
<StgValue><ssdm name="storemerge_3_0_1"/></StgValue>
</operation>

<operation id="1287" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:11  %pool_buff_val_50_V_1 = load i16* %pool_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V_1"/></StgValue>
</operation>

<operation id="1288" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:16  %pool_buff_val_51_V_1 = load i16* %pool_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V_1"/></StgValue>
</operation>

<operation id="1289" st_id="116" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.0:0  %tmp_V_251 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_251"/></StgValue>
</operation>

<operation id="1290" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.0:1  %tmp_10_3_1_1 = icmp sgt i16 %storemerge_3_0_1, %tmp_V_251

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_1"/></StgValue>
</operation>

<operation id="1291" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.0:2  %tmp_V_252 = select i1 %tmp_10_3_1_1, i16 %storemerge_3_0_1, i16 %tmp_V_251

]]></Node>
<StgValue><ssdm name="tmp_V_252"/></StgValue>
</operation>

<operation id="1292" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.0:3  store i16 %tmp_V_252, i16* %pool_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.0:4  br i1 %tmp_2, label %50, label %._crit_edge56.3.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="116" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10220">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_252)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10220">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1296" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:12  %tmp_10_3_0_2 = icmp sgt i16 %pool_buff_val_50_V_1, %tmp_V_235

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_2"/></StgValue>
</operation>

<operation id="1297" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:13  %pool_buff_val_V_load_34 = select i1 %tmp_10_3_0_2, i16 %pool_buff_val_50_V_1, i16 %tmp_V_235

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_34"/></StgValue>
</operation>

<operation id="1298" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:14  %storemerge_3_0_2 = select i1 %tmp_3, i16 %tmp_V_235, i16 %pool_buff_val_V_load_34

]]></Node>
<StgValue><ssdm name="storemerge_3_0_2"/></StgValue>
</operation>

<operation id="1299" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:16  %pool_buff_val_51_V_1 = load i16* %pool_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V_1"/></StgValue>
</operation>

<operation id="1300" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:21  %pool_buff_val_52_V_1 = load i16* %pool_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V_1"/></StgValue>
</operation>

<operation id="1301" st_id="117" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.1:0  %tmp_V_253 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_253"/></StgValue>
</operation>

<operation id="1302" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.1:1  %tmp_10_3_1_2 = icmp sgt i16 %storemerge_3_0_2, %tmp_V_253

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_2"/></StgValue>
</operation>

<operation id="1303" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.1:2  %tmp_V_254 = select i1 %tmp_10_3_1_2, i16 %storemerge_3_0_2, i16 %tmp_V_253

]]></Node>
<StgValue><ssdm name="tmp_V_254"/></StgValue>
</operation>

<operation id="1304" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.1:3  store i16 %tmp_V_254, i16* %pool_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.1:4  br i1 %tmp_2, label %51, label %._crit_edge56.3.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="117" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_254)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1308" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:17  %tmp_10_3_0_3 = icmp sgt i16 %pool_buff_val_51_V_1, %tmp_V_236

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_3"/></StgValue>
</operation>

<operation id="1309" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:18  %pool_buff_val_V_load_35 = select i1 %tmp_10_3_0_3, i16 %pool_buff_val_51_V_1, i16 %tmp_V_236

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_35"/></StgValue>
</operation>

<operation id="1310" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:19  %storemerge_3_0_3 = select i1 %tmp_3, i16 %tmp_V_236, i16 %pool_buff_val_V_load_35

]]></Node>
<StgValue><ssdm name="storemerge_3_0_3"/></StgValue>
</operation>

<operation id="1311" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:21  %pool_buff_val_52_V_1 = load i16* %pool_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V_1"/></StgValue>
</operation>

<operation id="1312" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:26  %pool_buff_val_53_V_1 = load i16* %pool_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V_1"/></StgValue>
</operation>

<operation id="1313" st_id="118" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.2:0  %tmp_V_255 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_255"/></StgValue>
</operation>

<operation id="1314" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.2:1  %tmp_10_3_1_3 = icmp sgt i16 %storemerge_3_0_3, %tmp_V_255

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_3"/></StgValue>
</operation>

<operation id="1315" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.2:2  %tmp_V_256 = select i1 %tmp_10_3_1_3, i16 %storemerge_3_0_3, i16 %tmp_V_255

]]></Node>
<StgValue><ssdm name="tmp_V_256"/></StgValue>
</operation>

<operation id="1316" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.2:3  store i16 %tmp_V_256, i16* %pool_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.2:4  br i1 %tmp_2, label %52, label %._crit_edge56.3.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="118" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10224">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_256)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10224">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1320" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:22  %tmp_10_3_0_4 = icmp sgt i16 %pool_buff_val_52_V_1, %tmp_V_237

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_4"/></StgValue>
</operation>

<operation id="1321" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:23  %pool_buff_val_V_load_36 = select i1 %tmp_10_3_0_4, i16 %pool_buff_val_52_V_1, i16 %tmp_V_237

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_36"/></StgValue>
</operation>

<operation id="1322" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:24  %storemerge_3_0_4 = select i1 %tmp_3, i16 %tmp_V_237, i16 %pool_buff_val_V_load_36

]]></Node>
<StgValue><ssdm name="storemerge_3_0_4"/></StgValue>
</operation>

<operation id="1323" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:26  %pool_buff_val_53_V_1 = load i16* %pool_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V_1"/></StgValue>
</operation>

<operation id="1324" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:31  %pool_buff_val_54_V_1 = load i16* %pool_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V_1"/></StgValue>
</operation>

<operation id="1325" st_id="119" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.3:0  %tmp_V_257 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_257"/></StgValue>
</operation>

<operation id="1326" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.3:1  %tmp_10_3_1_4 = icmp sgt i16 %storemerge_3_0_4, %tmp_V_257

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_4"/></StgValue>
</operation>

<operation id="1327" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.3:2  %tmp_V_258 = select i1 %tmp_10_3_1_4, i16 %storemerge_3_0_4, i16 %tmp_V_257

]]></Node>
<StgValue><ssdm name="tmp_V_258"/></StgValue>
</operation>

<operation id="1328" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.3:3  store i16 %tmp_V_258, i16* %pool_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.3:4  br i1 %tmp_2, label %53, label %._crit_edge56.3.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="119" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_258)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1332" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:27  %tmp_10_3_0_5 = icmp sgt i16 %pool_buff_val_53_V_1, %tmp_V_238

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_5"/></StgValue>
</operation>

<operation id="1333" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:28  %pool_buff_val_V_load_37 = select i1 %tmp_10_3_0_5, i16 %pool_buff_val_53_V_1, i16 %tmp_V_238

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_37"/></StgValue>
</operation>

<operation id="1334" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:29  %storemerge_3_0_5 = select i1 %tmp_3, i16 %tmp_V_238, i16 %pool_buff_val_V_load_37

]]></Node>
<StgValue><ssdm name="storemerge_3_0_5"/></StgValue>
</operation>

<operation id="1335" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:31  %pool_buff_val_54_V_1 = load i16* %pool_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V_1"/></StgValue>
</operation>

<operation id="1336" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:36  %pool_buff_val_55_V_1 = load i16* %pool_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V_1"/></StgValue>
</operation>

<operation id="1337" st_id="120" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.4:0  %tmp_V_259 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_259"/></StgValue>
</operation>

<operation id="1338" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.4:1  %tmp_10_3_1_5 = icmp sgt i16 %storemerge_3_0_5, %tmp_V_259

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_5"/></StgValue>
</operation>

<operation id="1339" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.4:2  %tmp_V_260 = select i1 %tmp_10_3_1_5, i16 %storemerge_3_0_5, i16 %tmp_V_259

]]></Node>
<StgValue><ssdm name="tmp_V_260"/></StgValue>
</operation>

<operation id="1340" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.4:3  store i16 %tmp_V_260, i16* %pool_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.4:4  br i1 %tmp_2, label %54, label %._crit_edge56.3.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="120" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10228">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_260)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10228">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1344" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:32  %tmp_10_3_0_6 = icmp sgt i16 %pool_buff_val_54_V_1, %tmp_V_239

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_6"/></StgValue>
</operation>

<operation id="1345" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:33  %pool_buff_val_V_load_38 = select i1 %tmp_10_3_0_6, i16 %pool_buff_val_54_V_1, i16 %tmp_V_239

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_38"/></StgValue>
</operation>

<operation id="1346" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:34  %storemerge_3_0_6 = select i1 %tmp_3, i16 %tmp_V_239, i16 %pool_buff_val_V_load_38

]]></Node>
<StgValue><ssdm name="storemerge_3_0_6"/></StgValue>
</operation>

<operation id="1347" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:36  %pool_buff_val_55_V_1 = load i16* %pool_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V_1"/></StgValue>
</operation>

<operation id="1348" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:41  %pool_buff_val_56_V_1 = load i16* %pool_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V_1"/></StgValue>
</operation>

<operation id="1349" st_id="121" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.5:0  %tmp_V_261 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_261"/></StgValue>
</operation>

<operation id="1350" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.5:1  %tmp_10_3_1_6 = icmp sgt i16 %storemerge_3_0_6, %tmp_V_261

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_6"/></StgValue>
</operation>

<operation id="1351" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.5:2  %tmp_V_262 = select i1 %tmp_10_3_1_6, i16 %storemerge_3_0_6, i16 %tmp_V_261

]]></Node>
<StgValue><ssdm name="tmp_V_262"/></StgValue>
</operation>

<operation id="1352" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.5:3  store i16 %tmp_V_262, i16* %pool_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.5:4  br i1 %tmp_2, label %55, label %._crit_edge56.3.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="121" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10230">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_262)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10230">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1356" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:37  %tmp_10_3_0_7 = icmp sgt i16 %pool_buff_val_55_V_1, %tmp_V_240

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_7"/></StgValue>
</operation>

<operation id="1357" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:38  %pool_buff_val_V_load_39 = select i1 %tmp_10_3_0_7, i16 %pool_buff_val_55_V_1, i16 %tmp_V_240

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_39"/></StgValue>
</operation>

<operation id="1358" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:39  %storemerge_3_0_7 = select i1 %tmp_3, i16 %tmp_V_240, i16 %pool_buff_val_V_load_39

]]></Node>
<StgValue><ssdm name="storemerge_3_0_7"/></StgValue>
</operation>

<operation id="1359" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:41  %pool_buff_val_56_V_1 = load i16* %pool_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V_1"/></StgValue>
</operation>

<operation id="1360" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:46  %pool_buff_val_57_V_1 = load i16* %pool_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V_1"/></StgValue>
</operation>

<operation id="1361" st_id="122" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.6:0  %tmp_V_263 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_263"/></StgValue>
</operation>

<operation id="1362" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.6:1  %tmp_10_3_1_7 = icmp sgt i16 %storemerge_3_0_7, %tmp_V_263

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_7"/></StgValue>
</operation>

<operation id="1363" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.6:2  %tmp_V_264 = select i1 %tmp_10_3_1_7, i16 %storemerge_3_0_7, i16 %tmp_V_263

]]></Node>
<StgValue><ssdm name="tmp_V_264"/></StgValue>
</operation>

<operation id="1364" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.6:3  store i16 %tmp_V_264, i16* %pool_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.6:4  br i1 %tmp_2, label %56, label %._crit_edge56.3.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="122" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10232">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_264)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10232">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1368" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:42  %tmp_10_3_0_8 = icmp sgt i16 %pool_buff_val_56_V_1, %tmp_V_241

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_8"/></StgValue>
</operation>

<operation id="1369" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:43  %pool_buff_val_V_load_40 = select i1 %tmp_10_3_0_8, i16 %pool_buff_val_56_V_1, i16 %tmp_V_241

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_40"/></StgValue>
</operation>

<operation id="1370" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:44  %storemerge_3_0_8 = select i1 %tmp_3, i16 %tmp_V_241, i16 %pool_buff_val_V_load_40

]]></Node>
<StgValue><ssdm name="storemerge_3_0_8"/></StgValue>
</operation>

<operation id="1371" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:46  %pool_buff_val_57_V_1 = load i16* %pool_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V_1"/></StgValue>
</operation>

<operation id="1372" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:51  %pool_buff_val_58_V_1 = load i16* %pool_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V_1"/></StgValue>
</operation>

<operation id="1373" st_id="123" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7:0  %tmp_V_265 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_265"/></StgValue>
</operation>

<operation id="1374" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7:1  %tmp_10_3_1_8 = icmp sgt i16 %storemerge_3_0_8, %tmp_V_265

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_8"/></StgValue>
</operation>

<operation id="1375" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7:2  %tmp_V_266 = select i1 %tmp_10_3_1_8, i16 %storemerge_3_0_8, i16 %tmp_V_265

]]></Node>
<StgValue><ssdm name="tmp_V_266"/></StgValue>
</operation>

<operation id="1376" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.7:3  store i16 %tmp_V_266, i16* %pool_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.7:4  br i1 %tmp_2, label %57, label %._crit_edge56.3.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="123" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_266)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1380" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:47  %tmp_10_3_0_9 = icmp sgt i16 %pool_buff_val_57_V_1, %tmp_V_242

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_9"/></StgValue>
</operation>

<operation id="1381" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:48  %pool_buff_val_V_load_41 = select i1 %tmp_10_3_0_9, i16 %pool_buff_val_57_V_1, i16 %tmp_V_242

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_41"/></StgValue>
</operation>

<operation id="1382" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:49  %storemerge_3_0_9 = select i1 %tmp_3, i16 %tmp_V_242, i16 %pool_buff_val_V_load_41

]]></Node>
<StgValue><ssdm name="storemerge_3_0_9"/></StgValue>
</operation>

<operation id="1383" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:51  %pool_buff_val_58_V_1 = load i16* %pool_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V_1"/></StgValue>
</operation>

<operation id="1384" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:56  %pool_buff_val_59_V_1 = load i16* %pool_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V_1"/></StgValue>
</operation>

<operation id="1385" st_id="124" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.8:0  %tmp_V_267 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_267"/></StgValue>
</operation>

<operation id="1386" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.8:1  %tmp_10_3_1_9 = icmp sgt i16 %storemerge_3_0_9, %tmp_V_267

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_9"/></StgValue>
</operation>

<operation id="1387" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.8:2  %tmp_V_268 = select i1 %tmp_10_3_1_9, i16 %storemerge_3_0_9, i16 %tmp_V_267

]]></Node>
<StgValue><ssdm name="tmp_V_268"/></StgValue>
</operation>

<operation id="1388" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.8:3  store i16 %tmp_V_268, i16* %pool_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.8:4  br i1 %tmp_2, label %58, label %._crit_edge56.3.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="124" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10236">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_268)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10236">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1392" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:52  %tmp_10_3_0_s = icmp sgt i16 %pool_buff_val_58_V_1, %tmp_V_243

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_s"/></StgValue>
</operation>

<operation id="1393" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:53  %pool_buff_val_V_load_42 = select i1 %tmp_10_3_0_s, i16 %pool_buff_val_58_V_1, i16 %tmp_V_243

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_42"/></StgValue>
</operation>

<operation id="1394" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:54  %storemerge_3_0_s = select i1 %tmp_3, i16 %tmp_V_243, i16 %pool_buff_val_V_load_42

]]></Node>
<StgValue><ssdm name="storemerge_3_0_s"/></StgValue>
</operation>

<operation id="1395" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:56  %pool_buff_val_59_V_1 = load i16* %pool_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V_1"/></StgValue>
</operation>

<operation id="1396" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:61  %pool_buff_val_60_V_1 = load i16* %pool_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V_1"/></StgValue>
</operation>

<operation id="1397" st_id="125" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.9:0  %tmp_V_269 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_269"/></StgValue>
</operation>

<operation id="1398" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.9:1  %tmp_10_3_1_s = icmp sgt i16 %storemerge_3_0_s, %tmp_V_269

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_s"/></StgValue>
</operation>

<operation id="1399" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.9:2  %tmp_V_270 = select i1 %tmp_10_3_1_s, i16 %storemerge_3_0_s, i16 %tmp_V_269

]]></Node>
<StgValue><ssdm name="tmp_V_270"/></StgValue>
</operation>

<operation id="1400" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.9:3  store i16 %tmp_V_270, i16* %pool_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.9:4  br i1 %tmp_2, label %59, label %._crit_edge56.3.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="125" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10238">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_270)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10238">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1404" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:57  %tmp_10_3_0_10 = icmp sgt i16 %pool_buff_val_59_V_1, %tmp_V_244

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_10"/></StgValue>
</operation>

<operation id="1405" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:58  %pool_buff_val_V_load_43 = select i1 %tmp_10_3_0_10, i16 %pool_buff_val_59_V_1, i16 %tmp_V_244

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_43"/></StgValue>
</operation>

<operation id="1406" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:59  %storemerge_3_0_10 = select i1 %tmp_3, i16 %tmp_V_244, i16 %pool_buff_val_V_load_43

]]></Node>
<StgValue><ssdm name="storemerge_3_0_10"/></StgValue>
</operation>

<operation id="1407" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:61  %pool_buff_val_60_V_1 = load i16* %pool_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V_1"/></StgValue>
</operation>

<operation id="1408" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:66  %pool_buff_val_61_V_1 = load i16* %pool_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V_1"/></StgValue>
</operation>

<operation id="1409" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.10:0  %tmp_V_271 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_271"/></StgValue>
</operation>

<operation id="1410" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.10:1  %tmp_10_3_1_10 = icmp sgt i16 %storemerge_3_0_10, %tmp_V_271

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_10"/></StgValue>
</operation>

<operation id="1411" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.10:2  %tmp_V_272 = select i1 %tmp_10_3_1_10, i16 %storemerge_3_0_10, i16 %tmp_V_271

]]></Node>
<StgValue><ssdm name="tmp_V_272"/></StgValue>
</operation>

<operation id="1412" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.10:3  store i16 %tmp_V_272, i16* %pool_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.10:4  br i1 %tmp_2, label %60, label %._crit_edge56.3.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10240">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_272)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10240">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1416" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:62  %tmp_10_3_0_11 = icmp sgt i16 %pool_buff_val_60_V_1, %tmp_V_245

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_11"/></StgValue>
</operation>

<operation id="1417" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:63  %pool_buff_val_V_load_44 = select i1 %tmp_10_3_0_11, i16 %pool_buff_val_60_V_1, i16 %tmp_V_245

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_44"/></StgValue>
</operation>

<operation id="1418" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:64  %storemerge_3_0_11 = select i1 %tmp_3, i16 %tmp_V_245, i16 %pool_buff_val_V_load_44

]]></Node>
<StgValue><ssdm name="storemerge_3_0_11"/></StgValue>
</operation>

<operation id="1419" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:66  %pool_buff_val_61_V_1 = load i16* %pool_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V_1"/></StgValue>
</operation>

<operation id="1420" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11569">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:71  %pool_buff_val_62_V_1 = load i16* %pool_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V_1"/></StgValue>
</operation>

<operation id="1421" st_id="127" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.11:0  %tmp_V_273 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_273"/></StgValue>
</operation>

<operation id="1422" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.11:1  %tmp_10_3_1_11 = icmp sgt i16 %storemerge_3_0_11, %tmp_V_273

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_11"/></StgValue>
</operation>

<operation id="1423" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.11:2  %tmp_V_274 = select i1 %tmp_10_3_1_11, i16 %storemerge_3_0_11, i16 %tmp_V_273

]]></Node>
<StgValue><ssdm name="tmp_V_274"/></StgValue>
</operation>

<operation id="1424" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.11:3  store i16 %tmp_V_274, i16* %pool_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.11:4  br i1 %tmp_2, label %61, label %._crit_edge56.3.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1426" st_id="127" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10242">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_274)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10242">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1428" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:67  %tmp_10_3_0_12 = icmp sgt i16 %pool_buff_val_61_V_1, %tmp_V_246

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_12"/></StgValue>
</operation>

<operation id="1429" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:68  %pool_buff_val_V_load_45 = select i1 %tmp_10_3_0_12, i16 %pool_buff_val_61_V_1, i16 %tmp_V_246

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_45"/></StgValue>
</operation>

<operation id="1430" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:69  %storemerge_3_0_12 = select i1 %tmp_3, i16 %tmp_V_246, i16 %pool_buff_val_V_load_45

]]></Node>
<StgValue><ssdm name="storemerge_3_0_12"/></StgValue>
</operation>

<operation id="1431" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11570">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:71  %pool_buff_val_62_V_1 = load i16* %pool_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V_1"/></StgValue>
</operation>

<operation id="1432" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:76  %pool_buff_val_63_V_1 = load i16* %pool_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V_1"/></StgValue>
</operation>

<operation id="1433" st_id="128" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.12:0  %tmp_V_275 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_275"/></StgValue>
</operation>

<operation id="1434" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.12:1  %tmp_10_3_1_12 = icmp sgt i16 %storemerge_3_0_12, %tmp_V_275

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_12"/></StgValue>
</operation>

<operation id="1435" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.12:2  %tmp_V_276 = select i1 %tmp_10_3_1_12, i16 %storemerge_3_0_12, i16 %tmp_V_275

]]></Node>
<StgValue><ssdm name="tmp_V_276"/></StgValue>
</operation>

<operation id="1436" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.12:3  store i16 %tmp_V_276, i16* %pool_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.12:4  br i1 %tmp_2, label %62, label %._crit_edge56.3.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="128" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10244">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_276)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10244">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1440" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11568">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:72  %tmp_10_3_0_13 = icmp sgt i16 %pool_buff_val_62_V_1, %tmp_V_247

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_13"/></StgValue>
</operation>

<operation id="1441" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:73  %pool_buff_val_V_load_46 = select i1 %tmp_10_3_0_13, i16 %pool_buff_val_62_V_1, i16 %tmp_V_247

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_46"/></StgValue>
</operation>

<operation id="1442" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:74  %storemerge_3_0_13 = select i1 %tmp_3, i16 %tmp_V_247, i16 %pool_buff_val_V_load_46

]]></Node>
<StgValue><ssdm name="storemerge_3_0_13"/></StgValue>
</operation>

<operation id="1443" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11574">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.15_ifconv:76  %pool_buff_val_63_V_1 = load i16* %pool_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V_1"/></StgValue>
</operation>

<operation id="1444" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11572">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:77  %tmp_10_3_0_14 = icmp sgt i16 %pool_buff_val_63_V_1, %tmp_V_248

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_14"/></StgValue>
</operation>

<operation id="1445" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11571">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:78  %pool_buff_val_V_load_47 = select i1 %tmp_10_3_0_14, i16 %pool_buff_val_63_V_1, i16 %tmp_V_248

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_47"/></StgValue>
</operation>

<operation id="1446" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.15_ifconv:79  %storemerge_3_0_14 = select i1 %tmp_3, i16 %tmp_V_248, i16 %pool_buff_val_V_load_47

]]></Node>
<StgValue><ssdm name="storemerge_3_0_14"/></StgValue>
</operation>

<operation id="1447" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.15_ifconv:84  br i1 %tmp_2, label %49, label %._crit_edge56.3.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="129" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10245">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.13:0  %tmp_V_277 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_277"/></StgValue>
</operation>

<operation id="1449" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10245">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.13:1  %tmp_10_3_1_13 = icmp sgt i16 %storemerge_3_0_13, %tmp_V_277

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_13"/></StgValue>
</operation>

<operation id="1450" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10245">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.13:2  %tmp_V_278 = select i1 %tmp_10_3_1_13, i16 %storemerge_3_0_13, i16 %tmp_V_277

]]></Node>
<StgValue><ssdm name="tmp_V_278"/></StgValue>
</operation>

<operation id="1451" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10245">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.13:3  store i16 %tmp_V_278, i16* %pool_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10245">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.13:4  br i1 %tmp_2, label %63, label %._crit_edge56.3.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="129" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10246">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_278)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10246">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1455" st_id="130" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10247">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.14:0  %tmp_V_279 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_279"/></StgValue>
</operation>

<operation id="1456" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10247">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.14:1  %tmp_10_3_1_14 = icmp sgt i16 %storemerge_3_0_14, %tmp_V_279

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_14"/></StgValue>
</operation>

<operation id="1457" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10247">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.14:2  %tmp_V_280 = select i1 %tmp_10_3_1_14, i16 %storemerge_3_0_14, i16 %tmp_V_279

]]></Node>
<StgValue><ssdm name="tmp_V_280"/></StgValue>
</operation>

<operation id="1458" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10247">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.14:3  store i16 %tmp_V_280, i16* %pool_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10247">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.14:4  br i1 %tmp_2, label %64, label %._crit_edge56.3.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="130" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10248">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_280)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10248">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1462" st_id="131" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:0  %tmp_V_281 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_281"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1463" st_id="132" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:5  %tmp_V_282 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_282"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1464" st_id="133" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:10  %tmp_V_283 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_283"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1465" st_id="134" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:15  %tmp_V_284 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_284"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1466" st_id="135" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:20  %tmp_V_285 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_285"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1467" st_id="136" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:25  %tmp_V_286 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_286"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1468" st_id="137" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:30  %tmp_V_287 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_287"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1469" st_id="138" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:35  %tmp_V_288 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_288"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1470" st_id="139" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:40  %tmp_V_289 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_289"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1471" st_id="140" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:45  %tmp_V_290 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_290"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1472" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:50  %tmp_V_291 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_291"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1473" st_id="142" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:55  %tmp_V_292 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_292"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1474" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:60  %tmp_V_293 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_293"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1475" st_id="144" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:65  %tmp_V_294 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_294"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1476" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:1  %pool_buff_val_64_V_1 = load i16* %pool_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V_1"/></StgValue>
</operation>

<operation id="1477" st_id="145" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:70  %tmp_V_295 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_295"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1478" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11578">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:1  %pool_buff_val_64_V_1 = load i16* %pool_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V_1"/></StgValue>
</operation>

<operation id="1479" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:6  %pool_buff_val_65_V_1 = load i16* %pool_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V_1"/></StgValue>
</operation>

<operation id="1480" st_id="146" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:75  %tmp_V_296 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_296"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1481" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11576">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:2  %tmp_10_4 = icmp sgt i16 %pool_buff_val_64_V_1, %tmp_V_281

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="1482" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:3  %pool_buff_val_V_load_48 = select i1 %tmp_10_4, i16 %pool_buff_val_64_V_1, i16 %tmp_V_281

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_48"/></StgValue>
</operation>

<operation id="1483" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:4  %storemerge_4 = select i1 %tmp_3, i16 %tmp_V_281, i16 %pool_buff_val_V_load_48

]]></Node>
<StgValue><ssdm name="storemerge_4"/></StgValue>
</operation>

<operation id="1484" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11582">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:6  %pool_buff_val_65_V_1 = load i16* %pool_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V_1"/></StgValue>
</operation>

<operation id="1485" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:11  %pool_buff_val_66_V_1 = load i16* %pool_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V_1"/></StgValue>
</operation>

<operation id="1486" st_id="147" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:80  %tmp_V_297 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_297"/></StgValue>
</operation>

<operation id="1487" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:81  %tmp_10_4_1 = icmp sgt i16 %storemerge_4, %tmp_V_297

]]></Node>
<StgValue><ssdm name="tmp_10_4_1"/></StgValue>
</operation>

<operation id="1488" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:82  %tmp_V_298 = select i1 %tmp_10_4_1, i16 %storemerge_4, i16 %tmp_V_297

]]></Node>
<StgValue><ssdm name="tmp_V_298"/></StgValue>
</operation>

<operation id="1489" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:83  store i16 %tmp_V_298, i16* %pool_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="147" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_298)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1492" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11580">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:7  %tmp_10_4_0_1 = icmp sgt i16 %pool_buff_val_65_V_1, %tmp_V_282

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_1"/></StgValue>
</operation>

<operation id="1493" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:8  %pool_buff_val_V_load_49 = select i1 %tmp_10_4_0_1, i16 %pool_buff_val_65_V_1, i16 %tmp_V_282

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_49"/></StgValue>
</operation>

<operation id="1494" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:9  %storemerge_4_0_1 = select i1 %tmp_3, i16 %tmp_V_282, i16 %pool_buff_val_V_load_49

]]></Node>
<StgValue><ssdm name="storemerge_4_0_1"/></StgValue>
</operation>

<operation id="1495" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11586">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:11  %pool_buff_val_66_V_1 = load i16* %pool_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V_1"/></StgValue>
</operation>

<operation id="1496" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:16  %pool_buff_val_67_V_1 = load i16* %pool_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V_1"/></StgValue>
</operation>

<operation id="1497" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10251">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.0:0  %tmp_V_299 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_299"/></StgValue>
</operation>

<operation id="1498" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10251">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.0:1  %tmp_10_4_1_1 = icmp sgt i16 %storemerge_4_0_1, %tmp_V_299

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_1"/></StgValue>
</operation>

<operation id="1499" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10251">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.0:2  %tmp_V_300 = select i1 %tmp_10_4_1_1, i16 %storemerge_4_0_1, i16 %tmp_V_299

]]></Node>
<StgValue><ssdm name="tmp_V_300"/></StgValue>
</operation>

<operation id="1500" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10251">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.0:3  store i16 %tmp_V_300, i16* %pool_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10251">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.0:4  br i1 %tmp_2, label %66, label %._crit_edge56.4.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10252">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_300)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10252">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1504" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11584">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:12  %tmp_10_4_0_2 = icmp sgt i16 %pool_buff_val_66_V_1, %tmp_V_283

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_2"/></StgValue>
</operation>

<operation id="1505" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:13  %pool_buff_val_V_load_50 = select i1 %tmp_10_4_0_2, i16 %pool_buff_val_66_V_1, i16 %tmp_V_283

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_50"/></StgValue>
</operation>

<operation id="1506" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:14  %storemerge_4_0_2 = select i1 %tmp_3, i16 %tmp_V_283, i16 %pool_buff_val_V_load_50

]]></Node>
<StgValue><ssdm name="storemerge_4_0_2"/></StgValue>
</operation>

<operation id="1507" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11590">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:16  %pool_buff_val_67_V_1 = load i16* %pool_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V_1"/></StgValue>
</operation>

<operation id="1508" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:21  %pool_buff_val_68_V_1 = load i16* %pool_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V_1"/></StgValue>
</operation>

<operation id="1509" st_id="149" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10253">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.1:0  %tmp_V_301 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_301"/></StgValue>
</operation>

<operation id="1510" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10253">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.1:1  %tmp_10_4_1_2 = icmp sgt i16 %storemerge_4_0_2, %tmp_V_301

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_2"/></StgValue>
</operation>

<operation id="1511" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10253">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.1:2  %tmp_V_302 = select i1 %tmp_10_4_1_2, i16 %storemerge_4_0_2, i16 %tmp_V_301

]]></Node>
<StgValue><ssdm name="tmp_V_302"/></StgValue>
</operation>

<operation id="1512" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10253">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.1:3  store i16 %tmp_V_302, i16* %pool_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10253">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.1:4  br i1 %tmp_2, label %67, label %._crit_edge56.4.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="149" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10254">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_302)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10254">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1516" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11588">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:17  %tmp_10_4_0_3 = icmp sgt i16 %pool_buff_val_67_V_1, %tmp_V_284

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_3"/></StgValue>
</operation>

<operation id="1517" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:18  %pool_buff_val_V_load_51 = select i1 %tmp_10_4_0_3, i16 %pool_buff_val_67_V_1, i16 %tmp_V_284

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_51"/></StgValue>
</operation>

<operation id="1518" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:19  %storemerge_4_0_3 = select i1 %tmp_3, i16 %tmp_V_284, i16 %pool_buff_val_V_load_51

]]></Node>
<StgValue><ssdm name="storemerge_4_0_3"/></StgValue>
</operation>

<operation id="1519" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11594">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:21  %pool_buff_val_68_V_1 = load i16* %pool_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V_1"/></StgValue>
</operation>

<operation id="1520" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:26  %pool_buff_val_69_V_1 = load i16* %pool_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V_1"/></StgValue>
</operation>

<operation id="1521" st_id="150" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10255">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.2:0  %tmp_V_303 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_303"/></StgValue>
</operation>

<operation id="1522" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10255">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.2:1  %tmp_10_4_1_3 = icmp sgt i16 %storemerge_4_0_3, %tmp_V_303

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_3"/></StgValue>
</operation>

<operation id="1523" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10255">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.2:2  %tmp_V_304 = select i1 %tmp_10_4_1_3, i16 %storemerge_4_0_3, i16 %tmp_V_303

]]></Node>
<StgValue><ssdm name="tmp_V_304"/></StgValue>
</operation>

<operation id="1524" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10255">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.2:3  store i16 %tmp_V_304, i16* %pool_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10255">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.2:4  br i1 %tmp_2, label %68, label %._crit_edge56.4.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="150" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10256">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_304)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10256">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1528" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11592">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:22  %tmp_10_4_0_4 = icmp sgt i16 %pool_buff_val_68_V_1, %tmp_V_285

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_4"/></StgValue>
</operation>

<operation id="1529" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:23  %pool_buff_val_V_load_52 = select i1 %tmp_10_4_0_4, i16 %pool_buff_val_68_V_1, i16 %tmp_V_285

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_52"/></StgValue>
</operation>

<operation id="1530" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:24  %storemerge_4_0_4 = select i1 %tmp_3, i16 %tmp_V_285, i16 %pool_buff_val_V_load_52

]]></Node>
<StgValue><ssdm name="storemerge_4_0_4"/></StgValue>
</operation>

<operation id="1531" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11598">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:26  %pool_buff_val_69_V_1 = load i16* %pool_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V_1"/></StgValue>
</operation>

<operation id="1532" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:31  %pool_buff_val_70_V_1 = load i16* %pool_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V_1"/></StgValue>
</operation>

<operation id="1533" st_id="151" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10257">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.3:0  %tmp_V_305 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_305"/></StgValue>
</operation>

<operation id="1534" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10257">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.3:1  %tmp_10_4_1_4 = icmp sgt i16 %storemerge_4_0_4, %tmp_V_305

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_4"/></StgValue>
</operation>

<operation id="1535" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10257">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.3:2  %tmp_V_306 = select i1 %tmp_10_4_1_4, i16 %storemerge_4_0_4, i16 %tmp_V_305

]]></Node>
<StgValue><ssdm name="tmp_V_306"/></StgValue>
</operation>

<operation id="1536" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10257">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.3:3  store i16 %tmp_V_306, i16* %pool_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10257">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.3:4  br i1 %tmp_2, label %69, label %._crit_edge56.4.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="151" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10258">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_306)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10258">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1540" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11596">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:27  %tmp_10_4_0_5 = icmp sgt i16 %pool_buff_val_69_V_1, %tmp_V_286

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_5"/></StgValue>
</operation>

<operation id="1541" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:28  %pool_buff_val_V_load_53 = select i1 %tmp_10_4_0_5, i16 %pool_buff_val_69_V_1, i16 %tmp_V_286

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_53"/></StgValue>
</operation>

<operation id="1542" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:29  %storemerge_4_0_5 = select i1 %tmp_3, i16 %tmp_V_286, i16 %pool_buff_val_V_load_53

]]></Node>
<StgValue><ssdm name="storemerge_4_0_5"/></StgValue>
</operation>

<operation id="1543" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11602">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:31  %pool_buff_val_70_V_1 = load i16* %pool_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V_1"/></StgValue>
</operation>

<operation id="1544" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:36  %pool_buff_val_71_V_1 = load i16* %pool_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V_1"/></StgValue>
</operation>

<operation id="1545" st_id="152" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10259">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.4:0  %tmp_V_307 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_307"/></StgValue>
</operation>

<operation id="1546" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10259">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.4:1  %tmp_10_4_1_5 = icmp sgt i16 %storemerge_4_0_5, %tmp_V_307

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_5"/></StgValue>
</operation>

<operation id="1547" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10259">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.4:2  %tmp_V_308 = select i1 %tmp_10_4_1_5, i16 %storemerge_4_0_5, i16 %tmp_V_307

]]></Node>
<StgValue><ssdm name="tmp_V_308"/></StgValue>
</operation>

<operation id="1548" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10259">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.4:3  store i16 %tmp_V_308, i16* %pool_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10259">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.4:4  br i1 %tmp_2, label %70, label %._crit_edge56.4.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="152" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10260">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_308)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10260">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1552" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11600">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:32  %tmp_10_4_0_6 = icmp sgt i16 %pool_buff_val_70_V_1, %tmp_V_287

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_6"/></StgValue>
</operation>

<operation id="1553" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:33  %pool_buff_val_V_load_54 = select i1 %tmp_10_4_0_6, i16 %pool_buff_val_70_V_1, i16 %tmp_V_287

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_54"/></StgValue>
</operation>

<operation id="1554" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:34  %storemerge_4_0_6 = select i1 %tmp_3, i16 %tmp_V_287, i16 %pool_buff_val_V_load_54

]]></Node>
<StgValue><ssdm name="storemerge_4_0_6"/></StgValue>
</operation>

<operation id="1555" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11606">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:36  %pool_buff_val_71_V_1 = load i16* %pool_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V_1"/></StgValue>
</operation>

<operation id="1556" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:41  %pool_buff_val_72_V_1 = load i16* %pool_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V_1"/></StgValue>
</operation>

<operation id="1557" st_id="153" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10261">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.5:0  %tmp_V_309 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_309"/></StgValue>
</operation>

<operation id="1558" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10261">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.5:1  %tmp_10_4_1_6 = icmp sgt i16 %storemerge_4_0_6, %tmp_V_309

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_6"/></StgValue>
</operation>

<operation id="1559" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10261">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.5:2  %tmp_V_310 = select i1 %tmp_10_4_1_6, i16 %storemerge_4_0_6, i16 %tmp_V_309

]]></Node>
<StgValue><ssdm name="tmp_V_310"/></StgValue>
</operation>

<operation id="1560" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10261">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.5:3  store i16 %tmp_V_310, i16* %pool_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10261">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.5:4  br i1 %tmp_2, label %71, label %._crit_edge56.4.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="153" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_310)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1564" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11604">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:37  %tmp_10_4_0_7 = icmp sgt i16 %pool_buff_val_71_V_1, %tmp_V_288

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_7"/></StgValue>
</operation>

<operation id="1565" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:38  %pool_buff_val_V_load_55 = select i1 %tmp_10_4_0_7, i16 %pool_buff_val_71_V_1, i16 %tmp_V_288

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_55"/></StgValue>
</operation>

<operation id="1566" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:39  %storemerge_4_0_7 = select i1 %tmp_3, i16 %tmp_V_288, i16 %pool_buff_val_V_load_55

]]></Node>
<StgValue><ssdm name="storemerge_4_0_7"/></StgValue>
</operation>

<operation id="1567" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11610">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:41  %pool_buff_val_72_V_1 = load i16* %pool_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V_1"/></StgValue>
</operation>

<operation id="1568" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:46  %pool_buff_val_73_V_1 = load i16* %pool_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V_1"/></StgValue>
</operation>

<operation id="1569" st_id="154" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10263">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.6:0  %tmp_V_311 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_311"/></StgValue>
</operation>

<operation id="1570" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10263">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.6:1  %tmp_10_4_1_7 = icmp sgt i16 %storemerge_4_0_7, %tmp_V_311

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_7"/></StgValue>
</operation>

<operation id="1571" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10263">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.6:2  %tmp_V_312 = select i1 %tmp_10_4_1_7, i16 %storemerge_4_0_7, i16 %tmp_V_311

]]></Node>
<StgValue><ssdm name="tmp_V_312"/></StgValue>
</operation>

<operation id="1572" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10263">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.6:3  store i16 %tmp_V_312, i16* %pool_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10263">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.6:4  br i1 %tmp_2, label %72, label %._crit_edge56.4.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="154" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10264">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_312)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10264">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1576" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11608">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:42  %tmp_10_4_0_8 = icmp sgt i16 %pool_buff_val_72_V_1, %tmp_V_289

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_8"/></StgValue>
</operation>

<operation id="1577" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:43  %pool_buff_val_V_load_56 = select i1 %tmp_10_4_0_8, i16 %pool_buff_val_72_V_1, i16 %tmp_V_289

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_56"/></StgValue>
</operation>

<operation id="1578" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:44  %storemerge_4_0_8 = select i1 %tmp_3, i16 %tmp_V_289, i16 %pool_buff_val_V_load_56

]]></Node>
<StgValue><ssdm name="storemerge_4_0_8"/></StgValue>
</operation>

<operation id="1579" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11614">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:46  %pool_buff_val_73_V_1 = load i16* %pool_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V_1"/></StgValue>
</operation>

<operation id="1580" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:51  %pool_buff_val_74_V_1 = load i16* %pool_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V_1"/></StgValue>
</operation>

<operation id="1581" st_id="155" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10265">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7:0  %tmp_V_313 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_313"/></StgValue>
</operation>

<operation id="1582" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10265">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7:1  %tmp_10_4_1_8 = icmp sgt i16 %storemerge_4_0_8, %tmp_V_313

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_8"/></StgValue>
</operation>

<operation id="1583" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10265">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7:2  %tmp_V_314 = select i1 %tmp_10_4_1_8, i16 %storemerge_4_0_8, i16 %tmp_V_313

]]></Node>
<StgValue><ssdm name="tmp_V_314"/></StgValue>
</operation>

<operation id="1584" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10265">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.7:3  store i16 %tmp_V_314, i16* %pool_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10265">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.7:4  br i1 %tmp_2, label %73, label %._crit_edge56.4.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1586" st_id="155" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10266">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_314)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10266">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1588" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11612">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:47  %tmp_10_4_0_9 = icmp sgt i16 %pool_buff_val_73_V_1, %tmp_V_290

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_9"/></StgValue>
</operation>

<operation id="1589" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:48  %pool_buff_val_V_load_57 = select i1 %tmp_10_4_0_9, i16 %pool_buff_val_73_V_1, i16 %tmp_V_290

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_57"/></StgValue>
</operation>

<operation id="1590" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:49  %storemerge_4_0_9 = select i1 %tmp_3, i16 %tmp_V_290, i16 %pool_buff_val_V_load_57

]]></Node>
<StgValue><ssdm name="storemerge_4_0_9"/></StgValue>
</operation>

<operation id="1591" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11618">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:51  %pool_buff_val_74_V_1 = load i16* %pool_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V_1"/></StgValue>
</operation>

<operation id="1592" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:56  %pool_buff_val_75_V_1 = load i16* %pool_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V_1"/></StgValue>
</operation>

<operation id="1593" st_id="156" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10267">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.8:0  %tmp_V_315 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_315"/></StgValue>
</operation>

<operation id="1594" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10267">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.8:1  %tmp_10_4_1_9 = icmp sgt i16 %storemerge_4_0_9, %tmp_V_315

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_9"/></StgValue>
</operation>

<operation id="1595" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10267">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.8:2  %tmp_V_316 = select i1 %tmp_10_4_1_9, i16 %storemerge_4_0_9, i16 %tmp_V_315

]]></Node>
<StgValue><ssdm name="tmp_V_316"/></StgValue>
</operation>

<operation id="1596" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10267">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.8:3  store i16 %tmp_V_316, i16* %pool_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10267">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.8:4  br i1 %tmp_2, label %74, label %._crit_edge56.4.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="156" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10268">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_316)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10268">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1600" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11616">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:52  %tmp_10_4_0_s = icmp sgt i16 %pool_buff_val_74_V_1, %tmp_V_291

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_s"/></StgValue>
</operation>

<operation id="1601" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:53  %pool_buff_val_V_load_58 = select i1 %tmp_10_4_0_s, i16 %pool_buff_val_74_V_1, i16 %tmp_V_291

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_58"/></StgValue>
</operation>

<operation id="1602" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:54  %storemerge_4_0_s = select i1 %tmp_3, i16 %tmp_V_291, i16 %pool_buff_val_V_load_58

]]></Node>
<StgValue><ssdm name="storemerge_4_0_s"/></StgValue>
</operation>

<operation id="1603" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11622">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:56  %pool_buff_val_75_V_1 = load i16* %pool_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V_1"/></StgValue>
</operation>

<operation id="1604" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:61  %pool_buff_val_76_V_1 = load i16* %pool_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V_1"/></StgValue>
</operation>

<operation id="1605" st_id="157" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10269">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.9:0  %tmp_V_317 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_317"/></StgValue>
</operation>

<operation id="1606" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10269">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.9:1  %tmp_10_4_1_s = icmp sgt i16 %storemerge_4_0_s, %tmp_V_317

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_s"/></StgValue>
</operation>

<operation id="1607" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10269">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.9:2  %tmp_V_318 = select i1 %tmp_10_4_1_s, i16 %storemerge_4_0_s, i16 %tmp_V_317

]]></Node>
<StgValue><ssdm name="tmp_V_318"/></StgValue>
</operation>

<operation id="1608" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10269">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.9:3  store i16 %tmp_V_318, i16* %pool_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10269">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.9:4  br i1 %tmp_2, label %75, label %._crit_edge56.4.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="157" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10270">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_318)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10270">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1612" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11620">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:57  %tmp_10_4_0_10 = icmp sgt i16 %pool_buff_val_75_V_1, %tmp_V_292

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_10"/></StgValue>
</operation>

<operation id="1613" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:58  %pool_buff_val_V_load_59 = select i1 %tmp_10_4_0_10, i16 %pool_buff_val_75_V_1, i16 %tmp_V_292

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_59"/></StgValue>
</operation>

<operation id="1614" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:59  %storemerge_4_0_10 = select i1 %tmp_3, i16 %tmp_V_292, i16 %pool_buff_val_V_load_59

]]></Node>
<StgValue><ssdm name="storemerge_4_0_10"/></StgValue>
</operation>

<operation id="1615" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11626">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:61  %pool_buff_val_76_V_1 = load i16* %pool_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V_1"/></StgValue>
</operation>

<operation id="1616" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:66  %pool_buff_val_77_V_1 = load i16* %pool_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V_1"/></StgValue>
</operation>

<operation id="1617" st_id="158" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.10:0  %tmp_V_319 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_319"/></StgValue>
</operation>

<operation id="1618" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.10:1  %tmp_10_4_1_10 = icmp sgt i16 %storemerge_4_0_10, %tmp_V_319

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_10"/></StgValue>
</operation>

<operation id="1619" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.10:2  %tmp_V_320 = select i1 %tmp_10_4_1_10, i16 %storemerge_4_0_10, i16 %tmp_V_319

]]></Node>
<StgValue><ssdm name="tmp_V_320"/></StgValue>
</operation>

<operation id="1620" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.10:3  store i16 %tmp_V_320, i16* %pool_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1621" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.10:4  br i1 %tmp_2, label %76, label %._crit_edge56.4.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="158" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10272">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_320)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10272">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1624" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11624">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:62  %tmp_10_4_0_11 = icmp sgt i16 %pool_buff_val_76_V_1, %tmp_V_293

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_11"/></StgValue>
</operation>

<operation id="1625" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:63  %pool_buff_val_V_load_60 = select i1 %tmp_10_4_0_11, i16 %pool_buff_val_76_V_1, i16 %tmp_V_293

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_60"/></StgValue>
</operation>

<operation id="1626" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:64  %storemerge_4_0_11 = select i1 %tmp_3, i16 %tmp_V_293, i16 %pool_buff_val_V_load_60

]]></Node>
<StgValue><ssdm name="storemerge_4_0_11"/></StgValue>
</operation>

<operation id="1627" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11630">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:66  %pool_buff_val_77_V_1 = load i16* %pool_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V_1"/></StgValue>
</operation>

<operation id="1628" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:71  %pool_buff_val_78_V_1 = load i16* %pool_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V_1"/></StgValue>
</operation>

<operation id="1629" st_id="159" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.11:0  %tmp_V_321 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_321"/></StgValue>
</operation>

<operation id="1630" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.11:1  %tmp_10_4_1_11 = icmp sgt i16 %storemerge_4_0_11, %tmp_V_321

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_11"/></StgValue>
</operation>

<operation id="1631" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.11:2  %tmp_V_322 = select i1 %tmp_10_4_1_11, i16 %storemerge_4_0_11, i16 %tmp_V_321

]]></Node>
<StgValue><ssdm name="tmp_V_322"/></StgValue>
</operation>

<operation id="1632" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.11:3  store i16 %tmp_V_322, i16* %pool_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.11:4  br i1 %tmp_2, label %77, label %._crit_edge56.4.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1634" st_id="159" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10274">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_322)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10274">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1636" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11628">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:67  %tmp_10_4_0_12 = icmp sgt i16 %pool_buff_val_77_V_1, %tmp_V_294

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_12"/></StgValue>
</operation>

<operation id="1637" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:68  %pool_buff_val_V_load_61 = select i1 %tmp_10_4_0_12, i16 %pool_buff_val_77_V_1, i16 %tmp_V_294

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_61"/></StgValue>
</operation>

<operation id="1638" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:69  %storemerge_4_0_12 = select i1 %tmp_3, i16 %tmp_V_294, i16 %pool_buff_val_V_load_61

]]></Node>
<StgValue><ssdm name="storemerge_4_0_12"/></StgValue>
</operation>

<operation id="1639" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11634">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:71  %pool_buff_val_78_V_1 = load i16* %pool_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V_1"/></StgValue>
</operation>

<operation id="1640" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:76  %pool_buff_val_79_V_1 = load i16* %pool_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V_1"/></StgValue>
</operation>

<operation id="1641" st_id="160" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.12:0  %tmp_V_323 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_323"/></StgValue>
</operation>

<operation id="1642" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.12:1  %tmp_10_4_1_12 = icmp sgt i16 %storemerge_4_0_12, %tmp_V_323

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_12"/></StgValue>
</operation>

<operation id="1643" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.12:2  %tmp_V_324 = select i1 %tmp_10_4_1_12, i16 %storemerge_4_0_12, i16 %tmp_V_323

]]></Node>
<StgValue><ssdm name="tmp_V_324"/></StgValue>
</operation>

<operation id="1644" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.12:3  store i16 %tmp_V_324, i16* %pool_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.12:4  br i1 %tmp_2, label %78, label %._crit_edge56.4.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="160" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10276">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_324)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10276">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1648" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11632">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:72  %tmp_10_4_0_13 = icmp sgt i16 %pool_buff_val_78_V_1, %tmp_V_295

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_13"/></StgValue>
</operation>

<operation id="1649" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:73  %pool_buff_val_V_load_62 = select i1 %tmp_10_4_0_13, i16 %pool_buff_val_78_V_1, i16 %tmp_V_295

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_62"/></StgValue>
</operation>

<operation id="1650" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:74  %storemerge_4_0_13 = select i1 %tmp_3, i16 %tmp_V_295, i16 %pool_buff_val_V_load_62

]]></Node>
<StgValue><ssdm name="storemerge_4_0_13"/></StgValue>
</operation>

<operation id="1651" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11638">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.15_ifconv:76  %pool_buff_val_79_V_1 = load i16* %pool_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V_1"/></StgValue>
</operation>

<operation id="1652" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11636">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:77  %tmp_10_4_0_14 = icmp sgt i16 %pool_buff_val_79_V_1, %tmp_V_296

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_14"/></StgValue>
</operation>

<operation id="1653" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:78  %pool_buff_val_V_load_63 = select i1 %tmp_10_4_0_14, i16 %pool_buff_val_79_V_1, i16 %tmp_V_296

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_63"/></StgValue>
</operation>

<operation id="1654" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.15_ifconv:79  %storemerge_4_0_14 = select i1 %tmp_3, i16 %tmp_V_296, i16 %pool_buff_val_V_load_63

]]></Node>
<StgValue><ssdm name="storemerge_4_0_14"/></StgValue>
</operation>

<operation id="1655" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.15_ifconv:84  br i1 %tmp_2, label %65, label %._crit_edge56.4.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="161" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.13:0  %tmp_V_325 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_325"/></StgValue>
</operation>

<operation id="1657" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.13:1  %tmp_10_4_1_13 = icmp sgt i16 %storemerge_4_0_13, %tmp_V_325

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_13"/></StgValue>
</operation>

<operation id="1658" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.13:2  %tmp_V_326 = select i1 %tmp_10_4_1_13, i16 %storemerge_4_0_13, i16 %tmp_V_325

]]></Node>
<StgValue><ssdm name="tmp_V_326"/></StgValue>
</operation>

<operation id="1659" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.13:3  store i16 %tmp_V_326, i16* %pool_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.13:4  br i1 %tmp_2, label %79, label %._crit_edge56.4.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1661" st_id="161" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10278">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_326)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10278">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1663" st_id="162" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.14:0  %tmp_V_327 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_327"/></StgValue>
</operation>

<operation id="1664" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.14:1  %tmp_10_4_1_14 = icmp sgt i16 %storemerge_4_0_14, %tmp_V_327

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_14"/></StgValue>
</operation>

<operation id="1665" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.14:2  %tmp_V_328 = select i1 %tmp_10_4_1_14, i16 %storemerge_4_0_14, i16 %tmp_V_327

]]></Node>
<StgValue><ssdm name="tmp_V_328"/></StgValue>
</operation>

<operation id="1666" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.14:3  store i16 %tmp_V_328, i16* %pool_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.14:4  br i1 %tmp_2, label %80, label %._crit_edge56.4.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="162" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_328)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.15_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1670" st_id="163" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:0  %tmp_V_329 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_329"/></StgValue>
</operation>

<operation id="1671" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.15_ifconv:84  br i1 %tmp_2, label %81, label %._crit_edge56.5.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1672" st_id="164" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:5  %tmp_V_330 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_330"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1673" st_id="165" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:10  %tmp_V_331 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_331"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1674" st_id="166" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:15  %tmp_V_332 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_332"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1675" st_id="167" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:20  %tmp_V_333 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_333"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1676" st_id="168" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:25  %tmp_V_334 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_334"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1677" st_id="169" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:30  %tmp_V_335 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_335"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1678" st_id="170" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:35  %tmp_V_336 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_336"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1679" st_id="171" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:40  %tmp_V_337 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_337"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1680" st_id="172" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:45  %tmp_V_338 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_338"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1681" st_id="173" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:50  %tmp_V_339 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_339"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1682" st_id="174" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:55  %tmp_V_340 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_340"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1683" st_id="175" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:60  %tmp_V_341 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_341"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1684" st_id="176" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:65  %tmp_V_342 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_342"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1685" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:1  %pool_buff_val_80_V_1 = load i16* %pool_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V_1"/></StgValue>
</operation>

<operation id="1686" st_id="177" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:70  %tmp_V_343 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_343"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1687" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11642">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:1  %pool_buff_val_80_V_1 = load i16* %pool_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V_1"/></StgValue>
</operation>

<operation id="1688" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:6  %pool_buff_val_81_V_1 = load i16* %pool_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V_1"/></StgValue>
</operation>

<operation id="1689" st_id="178" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:75  %tmp_V_344 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_344"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1690" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11640">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:2  %tmp_10_5 = icmp sgt i16 %pool_buff_val_80_V_1, %tmp_V_329

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="1691" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:3  %pool_buff_val_V_load_64 = select i1 %tmp_10_5, i16 %pool_buff_val_80_V_1, i16 %tmp_V_329

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_64"/></StgValue>
</operation>

<operation id="1692" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:4  %storemerge_5 = select i1 %tmp_3, i16 %tmp_V_329, i16 %pool_buff_val_V_load_64

]]></Node>
<StgValue><ssdm name="storemerge_5"/></StgValue>
</operation>

<operation id="1693" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11646">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:6  %pool_buff_val_81_V_1 = load i16* %pool_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V_1"/></StgValue>
</operation>

<operation id="1694" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:11  %pool_buff_val_82_V_1 = load i16* %pool_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V_1"/></StgValue>
</operation>

<operation id="1695" st_id="179" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:80  %tmp_V_345 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_345"/></StgValue>
</operation>

<operation id="1696" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:81  %tmp_10_5_1 = icmp sgt i16 %storemerge_5, %tmp_V_345

]]></Node>
<StgValue><ssdm name="tmp_10_5_1"/></StgValue>
</operation>

<operation id="1697" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:82  %tmp_V_346 = select i1 %tmp_10_5_1, i16 %storemerge_5, i16 %tmp_V_345

]]></Node>
<StgValue><ssdm name="tmp_V_346"/></StgValue>
</operation>

<operation id="1698" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:83  store i16 %tmp_V_346, i16* %pool_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="179" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10282">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_346)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10282">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1701" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11644">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:7  %tmp_10_5_0_1 = icmp sgt i16 %pool_buff_val_81_V_1, %tmp_V_330

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_1"/></StgValue>
</operation>

<operation id="1702" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:8  %pool_buff_val_V_load_65 = select i1 %tmp_10_5_0_1, i16 %pool_buff_val_81_V_1, i16 %tmp_V_330

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_65"/></StgValue>
</operation>

<operation id="1703" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:9  %storemerge_5_0_1 = select i1 %tmp_3, i16 %tmp_V_330, i16 %pool_buff_val_V_load_65

]]></Node>
<StgValue><ssdm name="storemerge_5_0_1"/></StgValue>
</operation>

<operation id="1704" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11650">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:11  %pool_buff_val_82_V_1 = load i16* %pool_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V_1"/></StgValue>
</operation>

<operation id="1705" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:16  %pool_buff_val_83_V_1 = load i16* %pool_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V_1"/></StgValue>
</operation>

<operation id="1706" st_id="180" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.0:0  %tmp_V_347 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_347"/></StgValue>
</operation>

<operation id="1707" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.0:1  %tmp_10_5_1_1 = icmp sgt i16 %storemerge_5_0_1, %tmp_V_347

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_1"/></StgValue>
</operation>

<operation id="1708" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.0:2  %tmp_V_348 = select i1 %tmp_10_5_1_1, i16 %storemerge_5_0_1, i16 %tmp_V_347

]]></Node>
<StgValue><ssdm name="tmp_V_348"/></StgValue>
</operation>

<operation id="1709" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.0:3  store i16 %tmp_V_348, i16* %pool_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.0:4  br i1 %tmp_2, label %82, label %._crit_edge56.5.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="180" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10284">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_348)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10284">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1713" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11648">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:12  %tmp_10_5_0_2 = icmp sgt i16 %pool_buff_val_82_V_1, %tmp_V_331

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_2"/></StgValue>
</operation>

<operation id="1714" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:13  %pool_buff_val_V_load_66 = select i1 %tmp_10_5_0_2, i16 %pool_buff_val_82_V_1, i16 %tmp_V_331

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_66"/></StgValue>
</operation>

<operation id="1715" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:14  %storemerge_5_0_2 = select i1 %tmp_3, i16 %tmp_V_331, i16 %pool_buff_val_V_load_66

]]></Node>
<StgValue><ssdm name="storemerge_5_0_2"/></StgValue>
</operation>

<operation id="1716" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11654">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:16  %pool_buff_val_83_V_1 = load i16* %pool_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V_1"/></StgValue>
</operation>

<operation id="1717" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:21  %pool_buff_val_84_V_1 = load i16* %pool_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V_1"/></StgValue>
</operation>

<operation id="1718" st_id="181" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.1:0  %tmp_V_349 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_349"/></StgValue>
</operation>

<operation id="1719" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.1:1  %tmp_10_5_1_2 = icmp sgt i16 %storemerge_5_0_2, %tmp_V_349

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_2"/></StgValue>
</operation>

<operation id="1720" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.1:2  %tmp_V_350 = select i1 %tmp_10_5_1_2, i16 %storemerge_5_0_2, i16 %tmp_V_349

]]></Node>
<StgValue><ssdm name="tmp_V_350"/></StgValue>
</operation>

<operation id="1721" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.1:3  store i16 %tmp_V_350, i16* %pool_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1722" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.1:4  br i1 %tmp_2, label %83, label %._crit_edge56.5.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="181" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10286">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_350)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10286">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1725" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11652">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:17  %tmp_10_5_0_3 = icmp sgt i16 %pool_buff_val_83_V_1, %tmp_V_332

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_3"/></StgValue>
</operation>

<operation id="1726" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:18  %pool_buff_val_V_load_67 = select i1 %tmp_10_5_0_3, i16 %pool_buff_val_83_V_1, i16 %tmp_V_332

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_67"/></StgValue>
</operation>

<operation id="1727" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:19  %storemerge_5_0_3 = select i1 %tmp_3, i16 %tmp_V_332, i16 %pool_buff_val_V_load_67

]]></Node>
<StgValue><ssdm name="storemerge_5_0_3"/></StgValue>
</operation>

<operation id="1728" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11658">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:21  %pool_buff_val_84_V_1 = load i16* %pool_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V_1"/></StgValue>
</operation>

<operation id="1729" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:26  %pool_buff_val_85_V_1 = load i16* %pool_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V_1"/></StgValue>
</operation>

<operation id="1730" st_id="182" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.2:0  %tmp_V_351 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_351"/></StgValue>
</operation>

<operation id="1731" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.2:1  %tmp_10_5_1_3 = icmp sgt i16 %storemerge_5_0_3, %tmp_V_351

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_3"/></StgValue>
</operation>

<operation id="1732" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.2:2  %tmp_V_352 = select i1 %tmp_10_5_1_3, i16 %storemerge_5_0_3, i16 %tmp_V_351

]]></Node>
<StgValue><ssdm name="tmp_V_352"/></StgValue>
</operation>

<operation id="1733" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.2:3  store i16 %tmp_V_352, i16* %pool_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.2:4  br i1 %tmp_2, label %84, label %._crit_edge56.5.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1735" st_id="182" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10288">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_352)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10288">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1737" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11656">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:22  %tmp_10_5_0_4 = icmp sgt i16 %pool_buff_val_84_V_1, %tmp_V_333

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_4"/></StgValue>
</operation>

<operation id="1738" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:23  %pool_buff_val_V_load_68 = select i1 %tmp_10_5_0_4, i16 %pool_buff_val_84_V_1, i16 %tmp_V_333

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_68"/></StgValue>
</operation>

<operation id="1739" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:24  %storemerge_5_0_4 = select i1 %tmp_3, i16 %tmp_V_333, i16 %pool_buff_val_V_load_68

]]></Node>
<StgValue><ssdm name="storemerge_5_0_4"/></StgValue>
</operation>

<operation id="1740" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11662">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:26  %pool_buff_val_85_V_1 = load i16* %pool_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V_1"/></StgValue>
</operation>

<operation id="1741" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:31  %pool_buff_val_86_V_1 = load i16* %pool_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V_1"/></StgValue>
</operation>

<operation id="1742" st_id="183" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.3:0  %tmp_V_353 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_353"/></StgValue>
</operation>

<operation id="1743" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.3:1  %tmp_10_5_1_4 = icmp sgt i16 %storemerge_5_0_4, %tmp_V_353

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_4"/></StgValue>
</operation>

<operation id="1744" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.3:2  %tmp_V_354 = select i1 %tmp_10_5_1_4, i16 %storemerge_5_0_4, i16 %tmp_V_353

]]></Node>
<StgValue><ssdm name="tmp_V_354"/></StgValue>
</operation>

<operation id="1745" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.3:3  store i16 %tmp_V_354, i16* %pool_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.3:4  br i1 %tmp_2, label %85, label %._crit_edge56.5.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="183" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10290">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_354)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10290">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1749" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11660">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:27  %tmp_10_5_0_5 = icmp sgt i16 %pool_buff_val_85_V_1, %tmp_V_334

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_5"/></StgValue>
</operation>

<operation id="1750" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:28  %pool_buff_val_V_load_69 = select i1 %tmp_10_5_0_5, i16 %pool_buff_val_85_V_1, i16 %tmp_V_334

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_69"/></StgValue>
</operation>

<operation id="1751" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:29  %storemerge_5_0_5 = select i1 %tmp_3, i16 %tmp_V_334, i16 %pool_buff_val_V_load_69

]]></Node>
<StgValue><ssdm name="storemerge_5_0_5"/></StgValue>
</operation>

<operation id="1752" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11666">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:31  %pool_buff_val_86_V_1 = load i16* %pool_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V_1"/></StgValue>
</operation>

<operation id="1753" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:36  %pool_buff_val_87_V_1 = load i16* %pool_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V_1"/></StgValue>
</operation>

<operation id="1754" st_id="184" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.4:0  %tmp_V_355 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_355"/></StgValue>
</operation>

<operation id="1755" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.4:1  %tmp_10_5_1_5 = icmp sgt i16 %storemerge_5_0_5, %tmp_V_355

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_5"/></StgValue>
</operation>

<operation id="1756" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.4:2  %tmp_V_356 = select i1 %tmp_10_5_1_5, i16 %storemerge_5_0_5, i16 %tmp_V_355

]]></Node>
<StgValue><ssdm name="tmp_V_356"/></StgValue>
</operation>

<operation id="1757" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.4:3  store i16 %tmp_V_356, i16* %pool_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1758" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.4:4  br i1 %tmp_2, label %86, label %._crit_edge56.5.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1759" st_id="184" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10292">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_356)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10292">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1761" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11664">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:32  %tmp_10_5_0_6 = icmp sgt i16 %pool_buff_val_86_V_1, %tmp_V_335

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_6"/></StgValue>
</operation>

<operation id="1762" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:33  %pool_buff_val_V_load_70 = select i1 %tmp_10_5_0_6, i16 %pool_buff_val_86_V_1, i16 %tmp_V_335

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_70"/></StgValue>
</operation>

<operation id="1763" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:34  %storemerge_5_0_6 = select i1 %tmp_3, i16 %tmp_V_335, i16 %pool_buff_val_V_load_70

]]></Node>
<StgValue><ssdm name="storemerge_5_0_6"/></StgValue>
</operation>

<operation id="1764" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11670">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:36  %pool_buff_val_87_V_1 = load i16* %pool_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V_1"/></StgValue>
</operation>

<operation id="1765" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:41  %pool_buff_val_88_V_1 = load i16* %pool_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V_1"/></StgValue>
</operation>

<operation id="1766" st_id="185" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.5:0  %tmp_V_357 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_357"/></StgValue>
</operation>

<operation id="1767" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.5:1  %tmp_10_5_1_6 = icmp sgt i16 %storemerge_5_0_6, %tmp_V_357

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_6"/></StgValue>
</operation>

<operation id="1768" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.5:2  %tmp_V_358 = select i1 %tmp_10_5_1_6, i16 %storemerge_5_0_6, i16 %tmp_V_357

]]></Node>
<StgValue><ssdm name="tmp_V_358"/></StgValue>
</operation>

<operation id="1769" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.5:3  store i16 %tmp_V_358, i16* %pool_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.5:4  br i1 %tmp_2, label %87, label %._crit_edge56.5.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1771" st_id="185" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10294">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_358)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10294">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1773" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11668">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:37  %tmp_10_5_0_7 = icmp sgt i16 %pool_buff_val_87_V_1, %tmp_V_336

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_7"/></StgValue>
</operation>

<operation id="1774" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:38  %pool_buff_val_V_load_71 = select i1 %tmp_10_5_0_7, i16 %pool_buff_val_87_V_1, i16 %tmp_V_336

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_71"/></StgValue>
</operation>

<operation id="1775" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:39  %storemerge_5_0_7 = select i1 %tmp_3, i16 %tmp_V_336, i16 %pool_buff_val_V_load_71

]]></Node>
<StgValue><ssdm name="storemerge_5_0_7"/></StgValue>
</operation>

<operation id="1776" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11674">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:41  %pool_buff_val_88_V_1 = load i16* %pool_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V_1"/></StgValue>
</operation>

<operation id="1777" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:46  %pool_buff_val_89_V_1 = load i16* %pool_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V_1"/></StgValue>
</operation>

<operation id="1778" st_id="186" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.6:0  %tmp_V_359 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_359"/></StgValue>
</operation>

<operation id="1779" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.6:1  %tmp_10_5_1_7 = icmp sgt i16 %storemerge_5_0_7, %tmp_V_359

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_7"/></StgValue>
</operation>

<operation id="1780" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.6:2  %tmp_V_360 = select i1 %tmp_10_5_1_7, i16 %storemerge_5_0_7, i16 %tmp_V_359

]]></Node>
<StgValue><ssdm name="tmp_V_360"/></StgValue>
</operation>

<operation id="1781" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.6:3  store i16 %tmp_V_360, i16* %pool_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1782" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.6:4  br i1 %tmp_2, label %88, label %._crit_edge56.5.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="186" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10296">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_360)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10296">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1785" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11672">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:42  %tmp_10_5_0_8 = icmp sgt i16 %pool_buff_val_88_V_1, %tmp_V_337

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_8"/></StgValue>
</operation>

<operation id="1786" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:43  %pool_buff_val_V_load_72 = select i1 %tmp_10_5_0_8, i16 %pool_buff_val_88_V_1, i16 %tmp_V_337

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_72"/></StgValue>
</operation>

<operation id="1787" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:44  %storemerge_5_0_8 = select i1 %tmp_3, i16 %tmp_V_337, i16 %pool_buff_val_V_load_72

]]></Node>
<StgValue><ssdm name="storemerge_5_0_8"/></StgValue>
</operation>

<operation id="1788" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:46  %pool_buff_val_89_V_1 = load i16* %pool_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V_1"/></StgValue>
</operation>

<operation id="1789" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:51  %pool_buff_val_90_V_1 = load i16* %pool_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V_1"/></StgValue>
</operation>

<operation id="1790" st_id="187" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7:0  %tmp_V_361 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_361"/></StgValue>
</operation>

<operation id="1791" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7:1  %tmp_10_5_1_8 = icmp sgt i16 %storemerge_5_0_8, %tmp_V_361

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_8"/></StgValue>
</operation>

<operation id="1792" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7:2  %tmp_V_362 = select i1 %tmp_10_5_1_8, i16 %storemerge_5_0_8, i16 %tmp_V_361

]]></Node>
<StgValue><ssdm name="tmp_V_362"/></StgValue>
</operation>

<operation id="1793" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.7:3  store i16 %tmp_V_362, i16* %pool_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.7:4  br i1 %tmp_2, label %89, label %._crit_edge56.5.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1795" st_id="187" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10298">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_362)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10298">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1797" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:47  %tmp_10_5_0_9 = icmp sgt i16 %pool_buff_val_89_V_1, %tmp_V_338

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_9"/></StgValue>
</operation>

<operation id="1798" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:48  %pool_buff_val_V_load_73 = select i1 %tmp_10_5_0_9, i16 %pool_buff_val_89_V_1, i16 %tmp_V_338

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_73"/></StgValue>
</operation>

<operation id="1799" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:49  %storemerge_5_0_9 = select i1 %tmp_3, i16 %tmp_V_338, i16 %pool_buff_val_V_load_73

]]></Node>
<StgValue><ssdm name="storemerge_5_0_9"/></StgValue>
</operation>

<operation id="1800" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:51  %pool_buff_val_90_V_1 = load i16* %pool_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V_1"/></StgValue>
</operation>

<operation id="1801" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:56  %pool_buff_val_91_V_1 = load i16* %pool_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V_1"/></StgValue>
</operation>

<operation id="1802" st_id="188" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.8:0  %tmp_V_363 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_363"/></StgValue>
</operation>

<operation id="1803" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.8:1  %tmp_10_5_1_9 = icmp sgt i16 %storemerge_5_0_9, %tmp_V_363

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_9"/></StgValue>
</operation>

<operation id="1804" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.8:2  %tmp_V_364 = select i1 %tmp_10_5_1_9, i16 %storemerge_5_0_9, i16 %tmp_V_363

]]></Node>
<StgValue><ssdm name="tmp_V_364"/></StgValue>
</operation>

<operation id="1805" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.8:3  store i16 %tmp_V_364, i16* %pool_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.8:4  br i1 %tmp_2, label %90, label %._crit_edge56.5.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="188" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10300">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_364)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10300">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1809" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:52  %tmp_10_5_0_s = icmp sgt i16 %pool_buff_val_90_V_1, %tmp_V_339

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_s"/></StgValue>
</operation>

<operation id="1810" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:53  %pool_buff_val_V_load_74 = select i1 %tmp_10_5_0_s, i16 %pool_buff_val_90_V_1, i16 %tmp_V_339

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_74"/></StgValue>
</operation>

<operation id="1811" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:54  %storemerge_5_0_s = select i1 %tmp_3, i16 %tmp_V_339, i16 %pool_buff_val_V_load_74

]]></Node>
<StgValue><ssdm name="storemerge_5_0_s"/></StgValue>
</operation>

<operation id="1812" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:56  %pool_buff_val_91_V_1 = load i16* %pool_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V_1"/></StgValue>
</operation>

<operation id="1813" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:61  %pool_buff_val_92_V_1 = load i16* %pool_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V_1"/></StgValue>
</operation>

<operation id="1814" st_id="189" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.9:0  %tmp_V_365 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_365"/></StgValue>
</operation>

<operation id="1815" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.9:1  %tmp_10_5_1_s = icmp sgt i16 %storemerge_5_0_s, %tmp_V_365

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_s"/></StgValue>
</operation>

<operation id="1816" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.9:2  %tmp_V_366 = select i1 %tmp_10_5_1_s, i16 %storemerge_5_0_s, i16 %tmp_V_365

]]></Node>
<StgValue><ssdm name="tmp_V_366"/></StgValue>
</operation>

<operation id="1817" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.9:3  store i16 %tmp_V_366, i16* %pool_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.9:4  br i1 %tmp_2, label %91, label %._crit_edge56.5.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="189" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10302">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_366)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10302">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1821" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:57  %tmp_10_5_0_10 = icmp sgt i16 %pool_buff_val_91_V_1, %tmp_V_340

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_10"/></StgValue>
</operation>

<operation id="1822" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:58  %pool_buff_val_V_load_75 = select i1 %tmp_10_5_0_10, i16 %pool_buff_val_91_V_1, i16 %tmp_V_340

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_75"/></StgValue>
</operation>

<operation id="1823" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:59  %storemerge_5_0_10 = select i1 %tmp_3, i16 %tmp_V_340, i16 %pool_buff_val_V_load_75

]]></Node>
<StgValue><ssdm name="storemerge_5_0_10"/></StgValue>
</operation>

<operation id="1824" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:61  %pool_buff_val_92_V_1 = load i16* %pool_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V_1"/></StgValue>
</operation>

<operation id="1825" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:66  %pool_buff_val_93_V_1 = load i16* %pool_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V_1"/></StgValue>
</operation>

<operation id="1826" st_id="190" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.10:0  %tmp_V_367 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_367"/></StgValue>
</operation>

<operation id="1827" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.10:1  %tmp_10_5_1_10 = icmp sgt i16 %storemerge_5_0_10, %tmp_V_367

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_10"/></StgValue>
</operation>

<operation id="1828" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.10:2  %tmp_V_368 = select i1 %tmp_10_5_1_10, i16 %storemerge_5_0_10, i16 %tmp_V_367

]]></Node>
<StgValue><ssdm name="tmp_V_368"/></StgValue>
</operation>

<operation id="1829" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.10:3  store i16 %tmp_V_368, i16* %pool_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1830" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.10:4  br i1 %tmp_2, label %92, label %._crit_edge56.5.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1831" st_id="190" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10304">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_368)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1832" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10304">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1833" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:62  %tmp_10_5_0_11 = icmp sgt i16 %pool_buff_val_92_V_1, %tmp_V_341

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_11"/></StgValue>
</operation>

<operation id="1834" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:63  %pool_buff_val_V_load_76 = select i1 %tmp_10_5_0_11, i16 %pool_buff_val_92_V_1, i16 %tmp_V_341

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_76"/></StgValue>
</operation>

<operation id="1835" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:64  %storemerge_5_0_11 = select i1 %tmp_3, i16 %tmp_V_341, i16 %pool_buff_val_V_load_76

]]></Node>
<StgValue><ssdm name="storemerge_5_0_11"/></StgValue>
</operation>

<operation id="1836" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:66  %pool_buff_val_93_V_1 = load i16* %pool_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V_1"/></StgValue>
</operation>

<operation id="1837" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:71  %pool_buff_val_94_V_1 = load i16* %pool_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V_1"/></StgValue>
</operation>

<operation id="1838" st_id="191" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.11:0  %tmp_V_369 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_369"/></StgValue>
</operation>

<operation id="1839" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.11:1  %tmp_10_5_1_11 = icmp sgt i16 %storemerge_5_0_11, %tmp_V_369

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_11"/></StgValue>
</operation>

<operation id="1840" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.11:2  %tmp_V_370 = select i1 %tmp_10_5_1_11, i16 %storemerge_5_0_11, i16 %tmp_V_369

]]></Node>
<StgValue><ssdm name="tmp_V_370"/></StgValue>
</operation>

<operation id="1841" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.11:3  store i16 %tmp_V_370, i16* %pool_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1842" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.11:4  br i1 %tmp_2, label %93, label %._crit_edge56.5.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1843" st_id="191" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10306">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_370)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10306">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1845" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:67  %tmp_10_5_0_12 = icmp sgt i16 %pool_buff_val_93_V_1, %tmp_V_342

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_12"/></StgValue>
</operation>

<operation id="1846" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:68  %pool_buff_val_V_load_77 = select i1 %tmp_10_5_0_12, i16 %pool_buff_val_93_V_1, i16 %tmp_V_342

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_77"/></StgValue>
</operation>

<operation id="1847" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:69  %storemerge_5_0_12 = select i1 %tmp_3, i16 %tmp_V_342, i16 %pool_buff_val_V_load_77

]]></Node>
<StgValue><ssdm name="storemerge_5_0_12"/></StgValue>
</operation>

<operation id="1848" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:71  %pool_buff_val_94_V_1 = load i16* %pool_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V_1"/></StgValue>
</operation>

<operation id="1849" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:76  %pool_buff_val_95_V_1 = load i16* %pool_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V_1"/></StgValue>
</operation>

<operation id="1850" st_id="192" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.12:0  %tmp_V_371 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_371"/></StgValue>
</operation>

<operation id="1851" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.12:1  %tmp_10_5_1_12 = icmp sgt i16 %storemerge_5_0_12, %tmp_V_371

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_12"/></StgValue>
</operation>

<operation id="1852" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.12:2  %tmp_V_372 = select i1 %tmp_10_5_1_12, i16 %storemerge_5_0_12, i16 %tmp_V_371

]]></Node>
<StgValue><ssdm name="tmp_V_372"/></StgValue>
</operation>

<operation id="1853" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.12:3  store i16 %tmp_V_372, i16* %pool_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1854" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.12:4  br i1 %tmp_2, label %94, label %._crit_edge56.5.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1855" st_id="192" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10308">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_372)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1856" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10308">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1857" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:72  %tmp_10_5_0_13 = icmp sgt i16 %pool_buff_val_94_V_1, %tmp_V_343

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_13"/></StgValue>
</operation>

<operation id="1858" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:73  %pool_buff_val_V_load_78 = select i1 %tmp_10_5_0_13, i16 %pool_buff_val_94_V_1, i16 %tmp_V_343

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_78"/></StgValue>
</operation>

<operation id="1859" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:74  %storemerge_5_0_13 = select i1 %tmp_3, i16 %tmp_V_343, i16 %pool_buff_val_V_load_78

]]></Node>
<StgValue><ssdm name="storemerge_5_0_13"/></StgValue>
</operation>

<operation id="1860" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.15_ifconv:76  %pool_buff_val_95_V_1 = load i16* %pool_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V_1"/></StgValue>
</operation>

<operation id="1861" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:77  %tmp_10_5_0_14 = icmp sgt i16 %pool_buff_val_95_V_1, %tmp_V_344

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_14"/></StgValue>
</operation>

<operation id="1862" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:78  %pool_buff_val_V_load_79 = select i1 %tmp_10_5_0_14, i16 %pool_buff_val_95_V_1, i16 %tmp_V_344

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_79"/></StgValue>
</operation>

<operation id="1863" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.15_ifconv:79  %storemerge_5_0_14 = select i1 %tmp_3, i16 %tmp_V_344, i16 %pool_buff_val_V_load_79

]]></Node>
<StgValue><ssdm name="storemerge_5_0_14"/></StgValue>
</operation>

<operation id="1864" st_id="193" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.13:0  %tmp_V_373 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_373"/></StgValue>
</operation>

<operation id="1865" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.13:1  %tmp_10_5_1_13 = icmp sgt i16 %storemerge_5_0_13, %tmp_V_373

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_13"/></StgValue>
</operation>

<operation id="1866" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.13:2  %tmp_V_374 = select i1 %tmp_10_5_1_13, i16 %storemerge_5_0_13, i16 %tmp_V_373

]]></Node>
<StgValue><ssdm name="tmp_V_374"/></StgValue>
</operation>

<operation id="1867" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.13:3  store i16 %tmp_V_374, i16* %pool_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.13:4  br i1 %tmp_2, label %95, label %._crit_edge56.5.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="193" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10310">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_374)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1870" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10310">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1871" st_id="194" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.14:0  %tmp_V_375 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_375"/></StgValue>
</operation>

<operation id="1872" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.14:1  %tmp_10_5_1_14 = icmp sgt i16 %storemerge_5_0_14, %tmp_V_375

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_14"/></StgValue>
</operation>

<operation id="1873" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.14:2  %tmp_V_376 = select i1 %tmp_10_5_1_14, i16 %storemerge_5_0_14, i16 %tmp_V_375

]]></Node>
<StgValue><ssdm name="tmp_V_376"/></StgValue>
</operation>

<operation id="1874" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.14:3  store i16 %tmp_V_376, i16* %pool_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1875" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.14:4  br i1 %tmp_2, label %96, label %._crit_edge56.5.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1876" st_id="194" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10312">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_376)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1877" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10312">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1878" st_id="195" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:0  %empty_15 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1879" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge56.5.1.15:17  %l_1 = add i2 %l_mid2, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1880" st_id="196" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:1  %empty_16 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1881" st_id="197" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:2  %empty_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1882" st_id="198" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:3  %empty_18 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1883" st_id="199" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:4  %empty_19 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1884" st_id="200" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:5  %empty_20 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1885" st_id="201" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:6  %empty_21 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1886" st_id="202" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:7  %empty_22 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1887" st_id="203" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:8  %empty_23 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1888" st_id="204" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:9  %empty_24 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1889" st_id="205" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:10  %empty_25 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1890" st_id="206" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:11  %empty_26 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1891" st_id="207" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:12  %empty_27 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1892" st_id="208" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:13  %empty_28 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1893" st_id="209" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:14  %empty_29 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1894" st_id="210" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.15:15  %empty_30 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1895" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge56.5.1.15:16  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str36, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1896" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56.5.1.15:18  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1897" st_id="211" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:0  %empty_33 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1898" st_id="212" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %empty_34 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1899" st_id="213" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:2  %empty_35 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1900" st_id="214" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  %empty_36 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1901" st_id="215" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:4  %empty_37 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1902" st_id="216" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:5  %empty_38 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1903" st_id="217" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:6  %empty_39 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1904" st_id="218" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:7  %empty_40 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1905" st_id="219" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:8  %empty_41 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1906" st_id="220" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:9  %empty_42 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1907" st_id="221" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:10  %empty_43 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1908" st_id="222" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:11  %empty_44 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1909" st_id="223" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:12  %empty_45 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1910" st_id="224" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:13  %empty_46 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1911" st_id="225" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:14  %empty_47 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1912" st_id="226" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:15  %empty_48 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1913" st_id="227" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:16  %empty_49 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1914" st_id="228" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:17  %empty_50 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1915" st_id="229" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:18  %empty_51 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1916" st_id="230" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:19  %empty_52 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1917" st_id="231" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:20  %empty_53 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1918" st_id="232" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:21  %empty_54 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1919" st_id="233" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:22  %empty_55 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1920" st_id="234" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:23  %empty_56 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1921" st_id="235" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:24  %empty_57 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1922" st_id="236" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:25  %empty_58 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1923" st_id="237" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:26  %empty_59 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1924" st_id="238" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:27  %empty_60 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1925" st_id="239" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:28  %empty_61 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1926" st_id="240" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:29  %empty_62 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1927" st_id="241" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:30  %empty_63 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1928" st_id="242" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:31  %empty_64 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1929" st_id="243" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:32  %empty_65 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1930" st_id="244" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:33  %empty_66 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1931" st_id="245" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:34  %empty_67 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1932" st_id="246" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:35  %empty_68 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1933" st_id="247" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:36  %empty_69 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1934" st_id="248" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:37  %empty_70 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1935" st_id="249" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:38  %empty_71 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1936" st_id="250" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:39  %empty_72 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1937" st_id="251" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:40  %empty_73 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1938" st_id="252" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:41  %empty_74 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1939" st_id="253" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:42  %empty_75 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1940" st_id="254" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:43  %empty_76 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1941" st_id="255" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:44  %empty_77 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1942" st_id="256" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:45  %empty_78 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1943" st_id="257" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:46  %empty_79 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1944" st_id="258" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:47  %empty_80 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1945" st_id="259" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:48  %empty_81 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1946" st_id="260" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:49  %empty_82 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1947" st_id="261" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:50  %empty_83 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1948" st_id="262" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:51  %empty_84 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1949" st_id="263" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:52  %empty_85 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1950" st_id="264" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:53  %empty_86 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1951" st_id="265" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:54  %empty_87 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1952" st_id="266" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:55  %empty_88 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1953" st_id="267" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:56  %empty_89 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1954" st_id="268" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:57  %empty_90 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1955" st_id="269" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:58  %empty_91 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1956" st_id="270" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:59  %empty_92 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1957" st_id="271" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:60  %empty_93 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1958" st_id="272" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:61  %empty_94 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1959" st_id="273" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:62  %empty_95 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1960" st_id="274" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:63  %empty_96 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1961" st_id="275" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:64  %empty_97 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1962" st_id="276" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:65  %empty_98 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1963" st_id="277" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:66  %empty_99 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1964" st_id="278" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:67  %empty_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1965" st_id="279" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:68  %empty_101 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1966" st_id="280" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:69  %empty_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1967" st_id="281" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:70  %empty_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1968" st_id="282" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:71  %empty_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1969" st_id="283" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:72  %empty_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1970" st_id="284" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:73  %empty_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1971" st_id="285" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:74  %empty_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1972" st_id="286" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:75  %empty_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1973" st_id="287" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:76  %empty_109 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1974" st_id="288" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:77  %empty_110 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1975" st_id="289" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:78  %empty_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1976" st_id="290" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:79  %empty_112 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1977" st_id="291" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:80  %empty_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1978" st_id="292" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:81  %empty_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1979" st_id="293" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:82  %empty_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1980" st_id="294" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:83  %empty_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1981" st_id="295" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:84  %empty_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1982" st_id="296" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:85  %empty_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1983" st_id="297" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:86  %empty_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1984" st_id="298" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:87  %empty_120 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1985" st_id="299" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:88  %empty_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1986" st_id="300" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:89  %empty_122 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1987" st_id="301" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:90  %empty_123 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1988" st_id="302" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:91  %empty_124 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1989" st_id="303" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:92  %empty_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1990" st_id="304" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:93  %empty_126 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1991" st_id="305" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:94  %empty_127 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1992" st_id="306" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:95  %empty_128 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1993" st_id="307" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:96  %empty_129 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1994" st_id="308" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:97  %empty_130 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1995" st_id="309" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:98  %empty_131 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1996" st_id="310" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:99  %empty_132 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1997" st_id="311" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:100  %empty_133 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1998" st_id="312" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:101  %empty_134 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1999" st_id="313" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:102  %empty_135 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2000" st_id="314" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:103  %empty_136 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2001" st_id="315" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:104  %empty_137 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2002" st_id="316" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:105  %empty_138 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2003" st_id="317" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:106  %empty_139 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2004" st_id="318" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:107  %empty_140 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2005" st_id="319" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:108  %empty_141 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2006" st_id="320" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:109  %empty_142 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2007" st_id="321" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:110  %empty_143 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2008" st_id="322" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:111  %empty_144 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2009" st_id="323" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:112  %empty_145 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2010" st_id="324" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:113  %empty_146 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2011" st_id="325" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:114  %empty_147 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2012" st_id="326" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:115  %empty_148 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2013" st_id="327" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:116  %empty_149 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2014" st_id="328" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:117  %empty_150 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2015" st_id="329" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:118  %empty_151 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2016" st_id="330" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:119  %empty_152 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2017" st_id="331" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:120  %empty_153 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2018" st_id="332" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:121  %empty_154 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2019" st_id="333" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:122  %empty_155 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2020" st_id="334" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:123  %empty_156 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2021" st_id="335" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:124  %empty_157 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2022" st_id="336" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:125  %empty_158 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2023" st_id="337" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:126  %empty_159 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2024" st_id="338" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:127  %empty_160 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2025" st_id="339" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:128  %empty_161 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2026" st_id="340" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:129  %empty_162 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2027" st_id="341" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:130  %empty_163 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2028" st_id="342" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:131  %empty_164 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2029" st_id="343" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:132  %empty_165 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2030" st_id="344" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:133  %empty_166 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2031" st_id="345" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:134  %empty_167 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2032" st_id="346" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:135  %empty_168 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2033" st_id="347" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:136  %empty_169 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2034" st_id="348" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:137  %empty_170 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2035" st_id="349" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:138  %empty_171 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2036" st_id="350" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:139  %empty_172 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2037" st_id="351" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:140  %empty_173 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2038" st_id="352" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:141  %empty_174 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2039" st_id="353" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:142  %empty_175 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2040" st_id="354" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:143  %empty_176 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2041" st_id="355" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:144  %empty_177 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2042" st_id="356" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:145  %empty_178 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2043" st_id="357" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:146  %empty_179 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2044" st_id="358" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:147  %empty_180 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2045" st_id="359" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:148  %empty_181 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2046" st_id="360" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:149  %empty_182 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2047" st_id="361" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:150  %empty_183 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2048" st_id="362" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:151  %empty_184 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2049" st_id="363" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:152  %empty_185 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2050" st_id="364" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:153  %empty_186 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2051" st_id="365" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:154  %empty_187 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2052" st_id="366" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:155  %empty_188 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2053" st_id="367" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:156  %empty_189 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2054" st_id="368" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:157  %empty_190 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2055" st_id="369" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:158  %empty_191 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2056" st_id="370" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:159  %empty_192 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2057" st_id="371" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:160  %empty_193 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2058" st_id="372" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:161  %empty_194 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2059" st_id="373" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:162  %empty_195 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2060" st_id="374" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:163  %empty_196 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2061" st_id="375" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:164  %empty_197 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2062" st_id="376" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:165  %empty_198 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2063" st_id="377" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:166  %empty_199 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2064" st_id="378" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:167  %empty_200 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2065" st_id="379" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:168  %empty_201 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2066" st_id="380" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:169  %empty_202 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2067" st_id="381" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:170  %empty_203 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2068" st_id="382" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:171  %empty_204 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2069" st_id="383" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:172  %empty_205 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2070" st_id="384" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:173  %empty_206 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2071" st_id="385" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:174  %empty_207 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2072" st_id="386" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:175  %empty_208 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2073" st_id="387" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:176  %empty_209 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2074" st_id="388" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:177  %empty_210 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2075" st_id="389" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:178  %empty_211 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2076" st_id="390" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:179  %empty_212 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2077" st_id="391" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:180  %empty_213 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2078" st_id="392" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:181  %empty_214 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2079" st_id="393" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:182  %empty_215 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2080" st_id="394" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:183  %empty_216 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2081" st_id="395" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:184  %empty_217 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2082" st_id="396" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:185  %empty_218 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2083" st_id="397" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:186  %empty_219 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2084" st_id="398" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:187  %empty_220 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2085" st_id="399" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:188  %empty_221 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2086" st_id="400" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:189  %empty_222 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2087" st_id="401" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:190  %empty_223 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2088" st_id="402" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:191  %empty_224 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2089" st_id="403" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:192  %empty_225 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2090" st_id="404" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:193  %empty_226 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2091" st_id="405" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:194  %empty_227 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2092" st_id="406" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:195  %empty_228 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2093" st_id="407" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:196  %empty_229 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2094" st_id="408" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:197  %empty_230 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2095" st_id="409" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:198  %empty_231 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2096" st_id="410" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:199  %empty_232 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2097" st_id="411" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:200  %empty_233 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2098" st_id="412" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:201  %empty_234 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2099" st_id="413" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:202  %empty_235 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2100" st_id="414" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:203  %empty_236 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2101" st_id="415" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:204  %empty_237 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2102" st_id="416" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:205  %empty_238 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2103" st_id="417" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:206  %empty_239 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2104" st_id="418" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:207  %empty_240 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="2105" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0">
<![CDATA[
.preheader.0:208  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
