
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version P-2019.03-SP5 for linux64 - Oct 17, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
# Filename: id_to_wb.tcl
# Author: XIE BAOHUI
# Email: bxieaf@connect.ust.hk
# Affiliation: Hong Kong University of Science and Technology
# -------------------------------------------------------------------------------
# This is the template Design Compiler script for ELEC5160/EESM5020.
################################################################################
################################################################################
# Step 0: create directories for results and reports
################################################################################
file mkdir reports; # store area, timing, power reports
file mkdir results; # store design
################################################################################
# Step 1: digital standard cell library set up
# You should specify the following paths accordingly:
# - search_path
# - target_library
# - link_library
################################################################################
set_app_var search_path ". /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM ../rtl $search_path"
. /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM ../rtl . /usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn /usr/eelocal/synopsys/syn-vp2019.03-sp5/dw/syn_ver /usr/eelocal/synopsys/syn-vp2019.03-sp5/dw/sim_ver
set_app_var target_library "NangateOpenCellLibrary_slow.db"
NangateOpenCellLibrary_slow.db
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $synthetic_library"
* NangateOpenCellLibrary_slow.db dw_foundation.sldb
################################################################################
# Step 2: import design
# You should specify the HDL files for your design accordingly.
# Note: the HDL files should be located in the search_path you defined above.
# Please do NOT import testbench or behavior memory model here.
################################################################################
define_design_lib WORK -path ./WORK
1
analyze -format verilog {id_to_wb.v}
Running PRESTO HDLC
Compiling source file ../rtl/id_to_wb.v
Opening include file ../rtl/id_and_ex.v
Opening include file ../rtl/id.v
Opening include file ../rtl/IFID.v
Opening include file ../rtl/registerfile.v
Opening include file ../rtl/control.v
Opening include file ../rtl/IDEX.v
Opening include file ../rtl/alu.v
Opening include file ../rtl/EXMEM.v
Opening include file ../rtl/MEMWB.v
Warning:  ../rtl/id_to_wb.v:60: the undeclared symbol 'regwrite_from_wb' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'
Loading db file '/usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn/dw_foundation.sldb'
1
elaborate id_to_wb; # top module name
Loading db file '/usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn/gtech.db'
Loading db file '/usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (id_to_wb)
Elaborated 1 design.
Current design is now 'id_to_wb'.
Information: Building the design 'id_and_ex'. (HDL-193)
Presto compilation completed successfully. (id_and_ex)
Information: Building the design 'memwb'. (HDL-193)

Inferred memory devices in process
	in routine memwb line 27 in file
		'../rtl/MEMWB.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
|      rd_memwb_output_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  mem_to_reg_memwb_output_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    regwire_memwb_output_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| read_ram_data_memwb_output_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  alu_result_memwb_output_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
==========================================================================================
Presto compilation completed successfully. (memwb)
Information: Building the design 'id'. (HDL-193)
Presto compilation completed successfully. (id)
Information: Building the design 'alu'. (HDL-193)

Statistics for case statements in always block at line 53 in file
	'../rtl/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Building the design 'exmem'. (HDL-193)

Inferred memory devices in process
	in routine exmem line 28 in file
		'../rtl/EXMEM.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|  regwrite_exmem_output_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mem_to_reg_exmem_output_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| alu_result_exmem_output_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rd_exmem_output_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| write_data_exmem_output_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  memwrite_exmem_output_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  memread_exmem_output_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (exmem)
Information: Building the design 'ifid'. (HDL-193)

Inferred memory devices in process
	in routine ifid line 15 in file
		'../rtl/IFID.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| instruction_ifid_output_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (ifid)
Information: Building the design 'registerfile'. (HDL-193)

Inferred memory devices in process
	in routine registerfile line 27 in file
		'../rtl/registerfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| register_memory_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| registerfile/24  |   8    |    8    |      3       |
| registerfile/25  |   8    |    8    |      3       |
======================================================
Presto compilation completed successfully. (registerfile)
Information: Building the design 'control'. (HDL-193)
Warning:  ../rtl/control.v:25: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 20 in file
	'../rtl/control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (control)
Information: Building the design 'idex'. (HDL-193)

Inferred memory devices in process
	in routine idex line 30 in file
		'../rtl/IDEX.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| read_data_2_idex_output_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| instruction_idex_output_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  regwrite_idex_output_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mem_read_idex_output_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mem_write_idex_output_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mem_to_reg_idex_output_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   alu_src_idex_output_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| read_data_1_idex_output_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (idex)
1
# store the unmapped results
write -hierarchy -format ddc -output results/id_to_wb.unmapped.ddc
Writing ddc file 'results/id_to_wb.unmapped.ddc'.
1
################################################################################
# Step 3: constrain your design
# You should specify the critical path, the input & output delay and the
# environment attribute of your design, so that Design Compiler can correctly
# synthesize your design with the required specfication.
################################################################################
# All the constraints are written in the following tcl script
source id_to_wb.constraints.tcl
1
################################################################################
# Create default path groups
#
# Seperate these paths can help improve optimization results.
################################################################################
set ports_clock_root   [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs]   ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from   [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
################################################################################
# Apply Additional Optimization Constraints
################################################################################
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
################################################################################
# Check for Design Errors. It is a good habit to check the design before you run
# the synthesis.
################################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     P-2019.03-SP5
Date:        Sun May 29 01:14:20 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     12
    Unconnected ports (LINT-28)                                     3
    Feedthrough (LINT-29)                                           8
    Shorted outputs (LINT-31)                                       1

Cells                                                               4
    Cells do not drive (LINT-1)                                     4
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > reports/id_to_wb.check_design.rpt; # dump to the file
################################################################################
# Step 4: compile the design
# There exits lots of option for compile command. Please check the manual of
# compile for further info.
################################################################################
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.4 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.4 |     *     |
============================================================================


Information: There are 16 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'memwb'
  Processing 'exmem'
  Processing 'alu'
  Processing 'idex'
  Processing 'control'
  Processing 'registerfile'
  Processing 'ifid'
  Processing 'id'
  Processing 'id_and_ex'
  Processing 'id_to_wb'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'alu_DW01_sub_0'
  Processing 'alu_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1709.8      0.00       0.0       0.0                          
    0:00:02    1709.8      0.00       0.0       0.0                          
    0:00:02    1709.8      0.00       0.0       0.0                          
    0:00:02    1709.8      0.00       0.0       0.0                          
    0:00:02    1709.8      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1361.1      0.00       0.0       0.0                          
    0:00:02    1356.1      0.00       0.0       0.0                          
    0:00:02    1354.7      0.00       0.0       0.0                          
    0:00:02    1354.7      0.00       0.0       0.0                          
    0:00:02    1354.7      0.00       0.0       0.0                          
    0:00:02    1354.7      0.00       0.0       0.0                          
    0:00:02    1354.7      0.00       0.0       0.0                          
    0:00:02    1350.5      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
    0:00:03    1349.9      0.00       0.0       0.0                          
Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################################
# Note: compile_ultra does not work for some open source libraries, i.e. Nangate
# since there are some cells missing for these libraries.
# Sol: use compile instead. You can use compile_ultra for the commerial library
# such TSMC45nm, which has a complete set of gates supported.
#
# compile_ultra -no_autoungroup; # keep hierarchy for the purpose of debug
################################################################################
# High-effort area optimization which improves the area without degrading the
# timing or leakage of the compiled design
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_slow.db.alib'

  Updating timing information


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1349.9      0.00       0.0       0.0                           17493.0566
    0:00:06    1345.7      0.00       0.0       0.0                           17429.4434
Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################################
# Step 5: write out final design and reports
# The files include:
# - .ddc: binary format used for subsequent Design Compiler sessions
# - .v: Verilog netlist for gate-level simulation and P&R
# - .sdf: SDF backannotated file containing gate and net latency
# - .sdc: SDC constraints for ASCII flow
################################################################################
change_names -rules verilog -hierarchy
1
# Write out design
write -format verilog -hierarchy -output results/id_to_wb.mapped.v
Writing verilog file '/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/risc_baohui/syn/results/id_to_wb.mapped.v'.
1
write -format ddc -hierarchy -output results/id_to_wb.mapped.ddc
Writing ddc file 'results/id_to_wb.mapped.ddc'.
1
write_sdf results/id_to_wb.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/risc_baohui/syn/results/id_to_wb.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc -nosplit results/id_to_wb.mapped.sdc
1
# Generate reports
report_qor > reports/id_to_wb.mapped.qor.rpt
report_timing -transition_time -nets -attribute -nosplit   > reports/id_to_wb.mapped.timing.rpt
report_area -nosplit > reports/id_to_wb.mapped.area.rpt
report_power -nosplit > reports/id_to_wb.mapped.power.rpt
################################################################################
# Exit Design Compiler
################################################################################
exit

Thank you...
