
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314249                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486160                       # Number of bytes of host memory used
host_op_rate                                   354214                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8927.30                       # Real time elapsed on the host
host_tick_rate                              119028124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2805391192                       # Number of instructions simulated
sim_ops                                    3162171487                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1482153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2964251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 158905540                       # Number of branches fetched
system.switch_cpus.committedInsts           805391191                       # Number of instructions committed
system.switch_cpus.committedOps             914414033                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200322                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200322                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    246247656                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    237283013                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    127684444                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18006701                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     739164285                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            739164285                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1248843926                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    651047831                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           180811693                       # Number of load instructions
system.switch_cpus.num_mem_refs             303554752                       # number of memory refs
system.switch_cpus.num_store_insts          122743059                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     142758480                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            142758480                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    191761077                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    114156909                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         512901662     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3375101      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        18638893      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        12326568      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5073850      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       16808809      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     20229525      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2831317      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       17553090      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1120534      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        180811693     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       122743059     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          914414101                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1771932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       593649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3543864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         593651                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1481322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       576187                       # Transaction distribution
system.membus.trans_dist::CleanEvict           905924                       # Transaction distribution
system.membus.trans_dist::ReadExReq               818                       # Transaction distribution
system.membus.trans_dist::ReadExResp              818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1481322                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2253867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2192524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4446391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4446391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    133264000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    130201856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    263465856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               263465856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1482140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1482140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1482140                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4520337762                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4430257322                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14055283604                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1771085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1244610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2149386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             847                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1771085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5315796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5315796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    312365440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              312365440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1622064                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73751936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3393996                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.174925                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2800303     82.51%     82.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 593691     17.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3393996                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2592720852                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3694478220                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     96165376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          96165376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37098624                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37098624                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       751292                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             751292                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       289833                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            289833                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     90500111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             90500111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      34913081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            34913081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      34913081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     90500111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           125413192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    579666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1487305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000613751412                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        32400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        32400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2790005                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            547671                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     751292                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    289833                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1502584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  579666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 15279                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            42639                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            56392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            40249                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            40366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            44234                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           249939                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           175133                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            35815                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           114848                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          177820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          179777                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          102702                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           59690                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51556                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           60421                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            27854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16750                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            18585                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            24050                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            20904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            20166                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            28606                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           113460                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           89542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           51074                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           47898                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           23094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22348                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           36756                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 30186725160                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7436525000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            58073693910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20296.26                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39046.26                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  857129                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 359079                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                57.63                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               61.95                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1502584                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              579666                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 743997                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 743308                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 29688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 30321                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 32361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 32409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 32406                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 32402                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 32404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 32404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 32452                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 32474                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 32435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 32550                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 32598                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32461                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 32401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 32400                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 32400                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       850730                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.494580                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   142.649542                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    84.817014                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        36604      4.30%      4.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       682698     80.25%     84.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        92064     10.82%     95.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        25742      3.03%     98.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         8436      0.99%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3246      0.38%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         1218      0.14%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          451      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          271      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       850730                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        32400                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.903364                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.592299                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.564957                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            11      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           75      0.23%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          288      0.89%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          744      2.30%      3.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1419      4.38%      7.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2220      6.85%     14.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2969      9.16%     23.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3481     10.74%     34.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3702     11.43%     46.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3624     11.19%     57.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3158      9.75%     66.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2791      8.61%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2196      6.78%     82.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1698      5.24%     87.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1269      3.92%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          922      2.85%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          650      2.01%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          432      1.33%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          291      0.90%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          175      0.54%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91          122      0.38%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           63      0.19%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           46      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           23      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107           15      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        32400                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        32400                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.889969                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.880702                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.563747                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2056      6.35%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             652      2.01%      8.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           28792     88.86%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             609      1.88%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             283      0.87%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        32400                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              95187520                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 977856                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               37096640                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               96165376                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37098624                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       89.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       34.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    90.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    34.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.97                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062597298320                       # Total gap between requests
system.mem_ctrls0.avgGap                   1020624.13                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     95187520                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     37096640                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 89579862.283061847091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 34911214.226027980447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1502584                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       579666                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  58073693910                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24534790570513                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38649.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  42325736.84                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3351787320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1781509620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5587971060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2154701160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    329849584170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    130269749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      556875838050                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.069341                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 335601789056                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 691515285862                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2722439160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1447010730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5031386640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         870993540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    327028810350                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    132644927040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      553626102900                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       521.011053                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 341768290452                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 685348784466                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     93548544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          93548544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     36653312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       36653312                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       730848                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             730848                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       286354                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            286354                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     88037441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             88037441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      34494003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            34494003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      34494003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     88037441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           122531445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    572707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1447401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000636359484                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        32002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        32002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2726922                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            541089                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     730848                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    286354                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1461696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  572708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 14295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            56122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            43406                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            42000                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            40054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            40875                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            44878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           234251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           168220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            30077                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           114606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          175213                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          182820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          104037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           59759                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           59861                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            28651                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17104                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20462                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            24604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            21180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            19786                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20266                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           114954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           87860                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           51574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           48586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           23001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           22642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           35962                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 29539462697                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7237005000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            56678231447                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20408.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39158.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  830650                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 356083                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                57.39                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.18                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1461696                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              572708                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 724023                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 723378                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 29408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 30046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 31963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 32011                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 32008                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 32005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 32003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 32005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 32042                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 32064                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 32033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 32142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 32196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 32065                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 32005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 32003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 32002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 32002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   687                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       833343                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   155.139960                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   142.385501                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    84.925630                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        35637      4.28%      4.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       671021     80.52%     84.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        89021     10.68%     95.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        24312      2.92%     98.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         8124      0.97%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3174      0.38%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         1268      0.15%     99.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          466      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          320      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       833343                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        32002                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.226830                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    42.930676                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.410698                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            89      0.28%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1120      3.50%      3.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3836     11.99%     15.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6609     20.65%     36.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         7140     22.31%     58.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         5805     18.14%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3734     11.67%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2036      6.36%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          972      3.04%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          421      1.32%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          163      0.51%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           53      0.17%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           20      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        32002                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        32002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.895007                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.886077                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.553424                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1939      6.06%      6.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             651      2.03%      8.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           28523     89.13%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             618      1.93%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             262      0.82%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               9      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        32002                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              92633664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 914880                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               36651264                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               93548544                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            36653312                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       34.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    88.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    34.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.95                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062596282091                       # Total gap between requests
system.mem_ctrls1.avgGap                   1044626.62                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     92633664                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     36651264                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87176458.257294908166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 34492076.079092532396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1461696                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       572708                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  56678231447                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24543922924292                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38775.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  42855910.73                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   58.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3306226980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1757301315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5552028300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2113290900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    329313605760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    130720465920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      556643454615                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       523.850648                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 336780086425                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 690336988493                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2643849180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1405235370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4782414840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         876077820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    321045764310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    137682689280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      552316566240                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       519.778664                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 354902415830                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 672214659088                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       289792                       # number of demand (read+write) hits
system.l2.demand_hits::total                   289792                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       289792                       # number of overall hits
system.l2.overall_hits::total                  289792                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1482140                       # number of demand (read+write) misses
system.l2.demand_misses::total                1482140                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1482140                       # number of overall misses
system.l2.overall_misses::total               1482140                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 132517103106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     132517103106                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 132517103106                       # number of overall miss cycles
system.l2.overall_miss_latency::total    132517103106                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1771932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1771932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1771932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1771932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.836454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.836454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89409.302162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89409.302162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89409.302162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89409.302162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              576187                       # number of writebacks
system.l2.writebacks::total                    576187                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1482140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1482140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1482140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1482140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 119837970180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119837970180                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 119837970180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119837970180                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.836454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.836454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.836454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80854.689962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80854.689962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80854.689962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80854.689962                       # average overall mshr miss latency
system.l2.replacements                        1622064                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       668423                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           668423                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       668423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       668423                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       453698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        453698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 818                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     69237846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69237846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.965762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84642.843521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84642.843521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     62243502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     62243502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.965762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76092.300733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76092.300733                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       289763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            289763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1481322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1481322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 132447865260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132447865260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1771085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1771085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.836392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89411.934245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89411.934245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1481322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1481322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 119775726678                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119775726678                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.836392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80857.319798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80857.319798                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     3090589                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1622320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.826343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.020829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   238.152828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.069634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.930284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58323216                       # Number of tag accesses
system.l2.tags.data_accesses                 58323216                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    805391260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2805595686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    805391260                       # number of overall hits
system.cpu.icache.overall_hits::total      2805595686                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    805391260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2805596554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    805391260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2805596554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    805391260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2805595686                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    805391260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2805596554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2805596554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3232254.094470                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      109418266474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     109418266474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    282733292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        957116729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    282733292                       # number of overall hits
system.cpu.dcache.overall_hits::total       957116729                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1771903                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6469661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1771903                       # number of overall misses
system.cpu.dcache.overall_misses::total       6469661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 138747486762                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 138747486762                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 138747486762                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 138747486762                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    284505195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    963586390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    284505195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    963586390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78304.222501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21445.866601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78304.222501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21445.866601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2904943                       # number of writebacks
system.cpu.dcache.writebacks::total           2904943                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1771903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1771903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1771903                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1771903                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 137269719660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 137269719660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 137269719660                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 137269719660                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001839                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001839                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77470.222501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77470.222501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77470.222501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77470.222501                       # average overall mshr miss latency
system.cpu.dcache.replacements                6469533                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    170076313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       554416634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1771056                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5716541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 138676228968                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 138676228968                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    171847369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    560133175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78301.436526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24258.765741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1771056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1771056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 137199168264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 137199168264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77467.436526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77467.436526                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    112656979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      402700095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     71257794                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71257794                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    112657826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    403453215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001867                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84129.626919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    94.616786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     70551396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70551396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83295.626919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83295.626919                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10085204                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     32770347                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1828128                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1828128                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10085233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     32770475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 63038.896552                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14282.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1803942                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1803942                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 62204.896552                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62204.896552                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10085233                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     32770475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10085233                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     32770475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1029127340                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6469789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.066600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.727359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.271955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415125                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32938544669                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32938544669                       # Number of data accesses

---------- End Simulation Statistics   ----------
