/** \file dnx_data_max_egr_queuing.h
 * 
 * MODULE DATA MAX - 
 * Maintain max value (of all devices) per define
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2021 Broadcom Inc. All rights reserved.
 */
#ifndef _DNX_DATA_MAX_EGR_QUEUING_H_
/*{*/
#define _DNX_DATA_MAX_EGR_QUEUING_H_
/*
 * INCLUDE FILES:
 * {
 */
/*
 * }
 */

/*!
* \brief This file is only used by DNX (JR2 family). Including it by
* software that is not specific to DNX is an error.
*/
#ifndef BCM_DNX_SUPPORT
#error "This file is for use by DNX (JR2) family only!"
#endif

/*
 * MAX DEFINES:
 * {
 */
/**
 * \brief
 * number of bits in 'weight' representation of a TCG. See EPS_DWM_8P
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_WEIGHT (8)

/**
 * \brief
 * number of bits in 'nof_q_pairs_in_ps' representation. Essentially, log2(nof_q_pairs_in_ps)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_Q_PAIRS_IN_PS (3)

/**
 * \brief
 * Number of qpairs per one port scheduler
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS_IN_PS (8)

/**
 * \brief
 * number of bits in 'queue pair' representation. Essentially, log2(nof_q_pairs)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_Q_PAIR (10)

/**
 * \brief
 * Number of q_pairs per core
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS (1024)

/**
 * \brief
 * number of bits in 'nof_port_schedulers' representation. Essentially, log2(nof_port_schedulers)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_PORT_SCHEDULERS (7)

/**
 * \brief
 * Number of port schedulers per core
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_PORT_SCHEDULERS (128)

/**
 * \brief
 * number of bits in 'num. of entries in chan_arb calendar' representation. Essentially, log2(chan_arb_calendar_size)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CHAN_ARB_CALENDAR_SIZE (10)

/**
 * \brief
 * number of entries in calendar of 'channelized arbiter' (chan_arb)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CHAN_ARB_CALENDAR_SIZE (1024)

/**
 * \brief
 * number of bits in 'num. of entries in port_prio calendar' representation. Essentially, log2(port_prio_calendar_size)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_PORT_PRIO_CALENDAR_SIZE (10)

/**
 * \brief
 * number of entries in calendar of 'port priority' (also referred to as TC)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PORT_PRIO_CALENDAR_SIZE (1024)

/**
 * \brief
 * number of bits in 'num. of entries in tcg calendar' representation. Essentially, log2(port_prio_calendar_size)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_CALENDAR_SIZE (10)

/**
 * \brief
 * number of entries in calendar of 'tcg' (group of TCs, group of port_prio entries)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_CALENDAR_SIZE (1024)

/**
 * \brief
 * number of bits in 'egr nof_calendars' representation. Essentially, log2(nof_calendars)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_CALENDARS (6)

/**
 * \brief
 * Number of calendar-pairs per core. Total number of calendars is twice this value.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_CALENDARS (64)

/**
 * \brief
 * number of bits in 'egr interface' representation. Essentially, log2(nof_egr_interfaces)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_INTERFACE (8)

/**
 * \brief
 * number of bits in mirror priority to check bandwidth
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_MIRROR_PRIO (2)

/**
 * \brief
 * number of bits in 'egr ch interface' representation. Essentially, log2(nof_egr_ch_interfaces)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_CH_INTERFACE (6)

/**
 * \brief
 * Number of egr interfaces, per core
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES (136)

/**
 * \brief
 * ID of first Low Priority egr interface
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_FIRST_LP_EGR_INTERFACE (136)

/**
 * \brief
 * Number of egr channelized interfaces, per core
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_CH_INTERFACES (56)

/**
 * \brief
 * Number of egr RCY interfaces, per core
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_RCY_INTERFACES (2)

/**
 * \brief
 * reserved interface (used for dummy flow control mapping in LAG SCH)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_RESERVED_IF (255)

/**
 * \brief
 * cpu interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_CPU (0)

/**
 * \brief
 * sat interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_SAT (1)

/**
 * \brief
 * oam interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OAM (2)

/**
 * \brief
 * olp interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OLP (3)

/**
 * \brief
 * recycle interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_RCY (4)

/**
 * \brief
 * txi recycle interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_TXI_RCY (6)

/**
 * \brief
 * eventor interface at egr
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_EVENTOR (5)

/**
 * \brief
 * base egress interface for Nif ports
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_BASE (8)

/**
 * \brief
 * Calendar resolution. Conversion coefficient from bits to credits for DATA mode.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES (32)

/**
 * \brief
 * Calendar resolution. Conversion coefficient from bits to credits for PACKET mode.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES_PACKET_MODE (256)

/**
 * \brief
 * Calendar resolution. Conversion coefficient from bytes to credits. Number of credits per byte. Used for burst size conversion.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_BURST_RES (256)

/**
 * \brief
 * Number of bits in representation of cal_cal_len (log2)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CAL_CAL_LEN (8)

/**
 * \brief
 * calcal calendar length
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_CAL_LEN (256)

/**
 * \brief
 * Number of bits in representation of nif_cal_len (log2) for pqp
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_PQP (8)

/**
 * \brief
 * nif calendar length for pqp
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_PQP (256)

/**
 * \brief
 * Number of bits in representation of nif_cal_len (log2) for fqp
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_FQP (8)

/**
 * \brief
 * nif calendar length for fqp
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_FQP (256)

/**
 * \brief
 * Number of bits in representation of nof_tcg (log2)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_TCG (3)

/**
 * \brief
 * Number of TC groups supported by this system
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_TCG (8)

/**
 * \brief
 * Number of bits in representation of nof_egr_q_prio (log2)
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_EGR_Q_PRIO (3)

/**
 * \brief
 * Number of egress priorities for unscheduled traffic
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_Q_PRIO (8)

/**
 * \brief
 * minimum number of priorities supported by tcg
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_MIN_PRIORITIES (4)

/**
 * \brief
 * the maximum number of credits supported
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_CREDIT_NUMBER (8388607)

/**
 * \brief
 * EGQ Maximum Gb/s rate. This is the upper boundary, it can be lower depending on the credit size
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_GBPS_RATE_EGQ (2500)

/**
 * \brief
 * Define ready TXQ treshold in PDs for non TDM queues, when Q is above this treshold FQP block relevant interface in EPS
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_IREADY_TH (26)

/**
 * \brief
 * Define ready TXQ treshold in PDs for TDM queues, when Q is above this treshold FQP block relevant interface in EPS
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_TDM_IREADY_TH (28)

/**
 * \brief
 * 'packet mode' value for a newly added port. See type 'bcmCosqControlShaperPacketMode' on bcm_dnx_cosq_control_set
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_INITIAL_PACKET_MODE (0)

/**
 * \brief
 * special ifc id for the sub calendar
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_SUB_CALENDAR_IFC (192)

/**
 * \brief
 * Max amount of credits possible according to ESB capacity
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS (4294967295)

/**
 * \brief
 * Factor to calculate the max amount of credits allowed based on txq_max_credits and the number of ESB ports allocated
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS_REDUCE_FACTOR (44)

/**
 * \brief
 * pqp ifc almost empty threshold.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_IFC_ALMOST_EMPTY_TH (22)

/**
 * \brief
 * pqp port almost empty threshold.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_PORT_ALMOST_EMPTY_TH (22)

/**
 * \brief
 * pqp queue almost empty threshold.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_QUEUE_ALMOST_EMPTY_TH (14)

/**
 * \brief
 * size in bits of ifc min priority gap
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_IF_MIN_GAP_PRIORITY_SIZE (9)

/**
 * \brief
 * Value to configure the transmit scheduler (FQP scheduler) additional latency for halting Data Buffers pipe to be longer than MCDB.
 */
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_FQP_DBF_ADDITIONAL_LATENCY (70)

/**
 * \brief
 * Maximal number of bits representing any calendar size. Essentially, this is log2(calendar_size)
 */
#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_NOF_BITS_IN_CALENDAR_SIZE (10)

/**
 * \brief
 * Maximal size over all calendar sizes. Essentially, this is 2^nof_bits_in_calendar_size
 */
#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_CALENDAR_SIZE (1024)

/**
 * \brief
 * Maximal speed of ports that will be added to the sub calendar. units: Mbps
 */
#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_SLOW_PORT_SPEED (12500)

/**
 * \brief
 * Resolution of the MUX calendars. units: Mbps
 */
#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_MUX_CALENDAR_RESOLUTION (12500)

/**
 * \brief
 * Max interval value for egress rate measure [usec]
 */
#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_INTERVAL (131071)

/**
 * \brief
 * promile calculation factor for egress rate measure
 */
#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_PROMILE_FACTOR (8000)

/**
 * \brief
 * max granularity value
 */
#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_GRANULARITY (7)

/**
 * \brief
 * represent the minimum number of bytes to update the rate counter in a single access. if the calculated promile is lower than this value, granularity should increase
 */
#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MIN_BYTES_FOR_GRANULARITY (700)

/**
 * \brief
 * number of phantom queues threshold profiles
 */
#define DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_NOF_THRESHOLD_PROFILES (4)

/**
 * \brief
 * max value for phantom queues threshold
 */
#define DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_MAX_THRESHOLD (1000)

/*
 * }
 */

/*}*/
#endif /*_DNX_DATA_MAX_EGR_QUEUING_H_*/
/* *INDENT-ON* */
