

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_21'
================================================================
* Date:           Mon Jun 26 15:21:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  5.199 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    105|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |empty_68_fu_147_p2        |         +|   0|  0|  10|           2|           1|
    |empty_69_fu_157_p2        |         +|   0|  0|  20|          15|          15|
    |ap_condition_180          |       and|   0|  0|   2|           1|           1|
    |exitcond518934_fu_141_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  42|          21|          21|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index2747_t_load  |   9|          2|    2|          4|
    |loop_index2747_t_fu_44                  |   9|          2|    2|          4|
    |r_in_V_1_17_fu_52                       |   9|          2|   85|        170|
    |r_in_V_1_18_fu_56                       |   9|          2|   85|        170|
    |r_in_V_1_fu_48                          |   9|          2|   85|        170|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|  261|        522|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |loop_index2747_t_fu_44         |   2|   0|    2|          0|
    |loop_index2747_t_load_reg_228  |   2|   0|    2|          0|
    |r_in_V_1_17_fu_52              |  85|   0|   85|          0|
    |r_in_V_1_18_fu_56              |  85|   0|   85|          0|
    |r_in_V_1_fu_48                 |  85|   0|   85|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_21|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_21|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_21|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_21|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_21|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_21|  return value|
|r_in_V_2_5_09081         |   in|   85|     ap_none|            r_in_V_2_5_09081|        scalar|
|r_in_V_1_5_08982         |   in|   85|     ap_none|            r_in_V_1_5_08982|        scalar|
|r_in_V_0_5_08883         |   in|   85|     ap_none|            r_in_V_0_5_08883|        scalar|
|empty                    |   in|   15|     ap_none|                       empty|        scalar|
|yy_loc_V_address0        |  out|   15|   ap_memory|                    yy_loc_V|         array|
|yy_loc_V_ce0             |  out|    1|   ap_memory|                    yy_loc_V|         array|
|yy_loc_V_q0              |   in|   85|   ap_memory|                    yy_loc_V|         array|
|r_in_V_2_5_1_out         |  out|   85|      ap_vld|            r_in_V_2_5_1_out|       pointer|
|r_in_V_2_5_1_out_ap_vld  |  out|    1|      ap_vld|            r_in_V_2_5_1_out|       pointer|
|r_in_V_1_5_1_out         |  out|   85|      ap_vld|            r_in_V_1_5_1_out|       pointer|
|r_in_V_1_5_1_out_ap_vld  |  out|    1|      ap_vld|            r_in_V_1_5_1_out|       pointer|
|r_in_V_0_5_1_out         |  out|   85|      ap_vld|            r_in_V_0_5_1_out|       pointer|
|r_in_V_0_5_1_out_ap_vld  |  out|    1|      ap_vld|            r_in_V_0_5_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index2747_t = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index2747_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'r_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_17 = alloca i32 1"   --->   Operation 7 'alloca' 'r_in_V_1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_in_V_1_18 = alloca i32 1"   --->   Operation 8 'alloca' 'r_in_V_1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_in_V_0_5_08883_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_0_5_08883"   --->   Operation 10 'read' 'r_in_V_0_5_08883_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_in_V_1_5_08982_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_1_5_08982"   --->   Operation 11 'read' 'r_in_V_1_5_08982_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_in_V_2_5_09081_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_2_5_09081"   --->   Operation 12 'read' 'r_in_V_2_5_09081_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %r_in_V_2_5_09081_read, i85 %r_in_V_1_18"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %r_in_V_1_5_08982_read, i85 %r_in_V_1_17"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %r_in_V_0_5_08883_read, i85 %r_in_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2747_t"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2746"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index2747_t_load = load i2 %loop_index2747_t"   --->   Operation 18 'load' 'loop_index2747_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%exitcond518934 = icmp_eq  i2 %loop_index2747_t_load, i2 3"   --->   Operation 20 'icmp' 'exitcond518934' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.56ns)   --->   "%empty_68 = add i2 %loop_index2747_t_load, i2 1"   --->   Operation 22 'add' 'empty_68' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond518934, void %load-store-loop2746.split, void %load-store-loop2743.preheader.exitStub"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loop_index2747_t_cast1 = zext i2 %loop_index2747_t_load"   --->   Operation 24 'zext' 'loop_index2747_t_cast1' <Predicate = (!exitcond518934)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%empty_69 = add i15 %tmp, i15 %loop_index2747_t_cast1"   --->   Operation 25 'add' 'empty_69' <Predicate = (!exitcond518934)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_69"   --->   Operation 26 'zext' 'p_cast' <Predicate = (!exitcond518934)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'yy_loc_V_addr' <Predicate = (!exitcond518934)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%r_in_V_1_20 = load i15 %yy_loc_V_addr"   --->   Operation 28 'load' 'r_in_V_1_20' <Predicate = (!exitcond518934)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index2747_t_load, void %branch47, i2 0, void %load-store-loop2746.split.load-store-loop2746.split344_crit_edge, i2 1, void %load-store-loop2746.split.load-store-loop2746.split344_crit_edge6"   --->   Operation 29 'switch' 'switch_ln0' <Predicate = (!exitcond518934)> <Delay = 0.95>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_68, i2 %loop_index2747_t"   --->   Operation 30 'store' 'store_ln0' <Predicate = (!exitcond518934)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2746"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!exitcond518934)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_in_V_1_load = load i85 %r_in_V_1"   --->   Operation 39 'load' 'r_in_V_1_load' <Predicate = (exitcond518934)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%r_in_V_1_17_load = load i85 %r_in_V_1_17"   --->   Operation 40 'load' 'r_in_V_1_17_load' <Predicate = (exitcond518934)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_in_V_1_18_load = load i85 %r_in_V_1_18"   --->   Operation 41 'load' 'r_in_V_1_18_load' <Predicate = (exitcond518934)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %r_in_V_2_5_1_out, i85 %r_in_V_1_18_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (exitcond518934)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %r_in_V_1_5_1_out, i85 %r_in_V_1_17_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (exitcond518934)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %r_in_V_0_5_1_out, i85 %r_in_V_1_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (exitcond518934)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (exitcond518934)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%r_in_V_1_20 = load i15 %yy_loc_V_addr"   --->   Operation 32 'load' 'r_in_V_1_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %r_in_V_1_20, i85 %r_in_V_1_17"   --->   Operation 33 'store' 'store_ln0' <Predicate = (loop_index2747_t_load == 1)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2746.split344"   --->   Operation 34 'br' 'br_ln0' <Predicate = (loop_index2747_t_load == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %r_in_V_1_20, i85 %r_in_V_1"   --->   Operation 35 'store' 'store_ln0' <Predicate = (loop_index2747_t_load == 0)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2746.split344"   --->   Operation 36 'br' 'br_ln0' <Predicate = (loop_index2747_t_load == 0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %r_in_V_1_20, i85 %r_in_V_1_18"   --->   Operation 37 'store' 'store_ln0' <Predicate = (loop_index2747_t_load != 0 & loop_index2747_t_load != 1)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2746.split344"   --->   Operation 38 'br' 'br_ln0' <Predicate = (loop_index2747_t_load != 0 & loop_index2747_t_load != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_in_V_2_5_09081]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_1_5_08982]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_0_5_08883]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ r_in_V_2_5_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_1_5_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_0_5_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index2747_t       (alloca           ) [ 010]
r_in_V_1               (alloca           ) [ 011]
r_in_V_1_17            (alloca           ) [ 011]
r_in_V_1_18            (alloca           ) [ 011]
tmp                    (read             ) [ 000]
r_in_V_0_5_08883_read  (read             ) [ 000]
r_in_V_1_5_08982_read  (read             ) [ 000]
r_in_V_2_5_09081_read  (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
loop_index2747_t_load  (load             ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
exitcond518934         (icmp             ) [ 010]
speclooptripcount_ln0  (speclooptripcount) [ 000]
empty_68               (add              ) [ 000]
br_ln0                 (br               ) [ 000]
loop_index2747_t_cast1 (zext             ) [ 000]
empty_69               (add              ) [ 000]
p_cast                 (zext             ) [ 000]
yy_loc_V_addr          (getelementptr    ) [ 011]
switch_ln0             (switch           ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
r_in_V_1_20            (load             ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
r_in_V_1_load          (load             ) [ 000]
r_in_V_1_17_load       (load             ) [ 000]
r_in_V_1_18_load       (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_in_V_2_5_09081">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_5_09081"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_in_V_1_5_08982">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_5_08982"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_in_V_0_5_08883">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_5_08883"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="yy_loc_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_in_V_2_5_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_5_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_in_V_1_5_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_5_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_in_V_0_5_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_5_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="loop_index2747_t_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index2747_t/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="r_in_V_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_in_V_1_17_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_17/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="r_in_V_1_18_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_18/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="15" slack="0"/>
<pin id="62" dir="0" index="1" bw="15" slack="0"/>
<pin id="63" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_in_V_0_5_08883_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="85" slack="0"/>
<pin id="68" dir="0" index="1" bw="85" slack="0"/>
<pin id="69" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_0_5_08883_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="r_in_V_1_5_08982_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="85" slack="0"/>
<pin id="74" dir="0" index="1" bw="85" slack="0"/>
<pin id="75" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_1_5_08982_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_in_V_2_5_09081_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="85" slack="0"/>
<pin id="80" dir="0" index="1" bw="85" slack="0"/>
<pin id="81" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_2_5_09081_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="85" slack="0"/>
<pin id="87" dir="0" index="2" bw="85" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln0_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="85" slack="0"/>
<pin id="94" dir="0" index="2" bw="85" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="85" slack="0"/>
<pin id="101" dir="0" index="2" bw="85" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="yy_loc_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="85" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_20/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="85" slack="0"/>
<pin id="120" dir="0" index="1" bw="85" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="85" slack="0"/>
<pin id="125" dir="0" index="1" bw="85" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="85" slack="0"/>
<pin id="130" dir="0" index="1" bw="85" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="loop_index2747_t_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index2747_t_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond518934_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond518934/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_68_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="loop_index2747_t_cast1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index2747_t_cast1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_69_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="15" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_69/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="85" slack="0"/>
<pin id="175" dir="0" index="1" bw="85" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="85" slack="0"/>
<pin id="180" dir="0" index="1" bw="85" slack="1"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="85" slack="0"/>
<pin id="185" dir="0" index="1" bw="85" slack="1"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="r_in_V_1_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="85" slack="0"/>
<pin id="190" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="r_in_V_1_17_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="85" slack="0"/>
<pin id="194" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_17_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_in_V_1_18_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="85" slack="0"/>
<pin id="198" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_18_load/1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="loop_index2747_t_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index2747_t "/>
</bind>
</comp>

<comp id="207" class="1005" name="r_in_V_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="85" slack="0"/>
<pin id="209" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="r_in_V_1_17_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="85" slack="0"/>
<pin id="216" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_17 "/>
</bind>
</comp>

<comp id="221" class="1005" name="r_in_V_1_18_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="85" slack="0"/>
<pin id="223" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_18 "/>
</bind>
</comp>

<comp id="228" class="1005" name="loop_index2747_t_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index2747_t_load "/>
</bind>
</comp>

<comp id="235" class="1005" name="yy_loc_V_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="1"/>
<pin id="237" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="yy_loc_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="78" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="72" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="66" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="60" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="172"><net_src comp="147" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="112" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="112" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="112" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="203"><net_src comp="44" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="210"><net_src comp="48" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="217"><net_src comp="52" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="224"><net_src comp="56" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="231"><net_src comp="138" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="105" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_in_V_2_5_1_out | {1 }
	Port: r_in_V_1_5_1_out | {1 }
	Port: r_in_V_0_5_1_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_21 : r_in_V_2_5_09081 | {1 }
	Port: runge_kutta_45_Pipeline_21 : r_in_V_1_5_08982 | {1 }
	Port: runge_kutta_45_Pipeline_21 : r_in_V_0_5_08883 | {1 }
	Port: runge_kutta_45_Pipeline_21 : empty | {1 }
	Port: runge_kutta_45_Pipeline_21 : yy_loc_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index2747_t_load : 1
		exitcond518934 : 2
		empty_68 : 2
		br_ln0 : 3
		loop_index2747_t_cast1 : 2
		empty_69 : 3
		p_cast : 4
		yy_loc_V_addr : 5
		r_in_V_1_20 : 6
		switch_ln0 : 2
		store_ln0 : 3
		r_in_V_1_load : 1
		r_in_V_1_17_load : 1
		r_in_V_1_18_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |          empty_68_fu_147         |    0    |    10   |
|          |          empty_69_fu_157         |    0    |    20   |
|----------|----------------------------------|---------|---------|
|   icmp   |       exitcond518934_fu_141      |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |          tmp_read_fu_60          |    0    |    0    |
|   read   | r_in_V_0_5_08883_read_read_fu_66 |    0    |    0    |
|          | r_in_V_1_5_08982_read_read_fu_72 |    0    |    0    |
|          | r_in_V_2_5_09081_read_read_fu_78 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       write_ln0_write_fu_84      |    0    |    0    |
|   write  |       write_ln0_write_fu_91      |    0    |    0    |
|          |       write_ln0_write_fu_98      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |   loop_index2747_t_cast1_fu_153  |    0    |    0    |
|          |           p_cast_fu_163          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    38   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|loop_index2747_t_load_reg_228|    2   |
|   loop_index2747_t_reg_200  |    2   |
|     r_in_V_1_17_reg_214     |   85   |
|     r_in_V_1_18_reg_221     |   85   |
|       r_in_V_1_reg_207      |   85   |
|    yy_loc_V_addr_reg_235    |   15   |
+-----------------------------+--------+
|            Total            |   274  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   274  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   274  |   47   |
+-----------+--------+--------+--------+
