#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Sep 13 15:20:03 2020
# Process ID: 11252
# Current directory: D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top.vdi
# Journal file: D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top top -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'u0_rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'd:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.dcp' for cell 'u0_video_clk'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u0_rgb2dvi/U0'
Finished Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u0_rgb2dvi/U0'
Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock_board.xdc] for cell 'u0_video_clk/inst'
Finished Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock_board.xdc] for cell 'u0_video_clk/inst'
Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.xdc] for cell 'u0_video_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.766 ; gain = 565.688
Finished Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/video_clock_1/video_clock.xdc] for cell 'u0_video_clk/inst'
Parsing XDC File [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'TMDS_clk_n'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_clk_p'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_clk_p'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_n[0]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[0]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[0]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_n[1]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[1]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[1]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_n[2]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[2]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[2]'. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/constrs_1/new/hdmi_output_test.xdc]
Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u0_rgb2dvi/U0'
Finished Parsing XDC File [d:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u0_rgb2dvi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.391 ; gain = 925.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1217.391 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156a87431

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1231.102 ; gain = 13.711

Starting Logic Optimization Task
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16beed950

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 14483bbd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 33 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 119150445

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u0_video_clk/inst/clk_out_371_25_video_clock_BUFG_inst to drive 0 load(s) on clock net u0_video_clk/inst/clk_out_371_25_video_clock_BUFG
INFO: [Opt 31-194] Inserted BUFG u0_video_clk/inst/clk_out_74_25_video_clock_BUFG_inst to drive 0 load(s) on clock net u0_video_clk/inst/clk_out_74_25_video_clock_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 17de4df5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ced5b5db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19c684ffb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              28  |                                              1  |
|  Constant propagation         |               6  |              33  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1318.391 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 125ce99be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1318.391 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 125ce99be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1318.391 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125ce99be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 125ce99be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1318.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be7dfffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1318.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107beca8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: 182e3775f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182e3775f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 182e3775f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 180685206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c2aa1866

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19598f28a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19598f28a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 215d92256

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f9655cad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21f829adf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1796fa180

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16b54f887

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 171e1fcff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 171e1fcff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 175c2bd9e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 175c2bd9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.630. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f4b4c910

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f4b4c910

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f4b4c910

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f4b4c910

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: ec1d637c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec1d637c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000
Ending Placer Task | Checksum: e8025f71

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 13 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1318.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1318.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1318.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c80ce195 ConstDB: 0 ShapeSum: 1ff57ddc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a2138f17

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.656 ; gain = 134.266
Post Restoration Checksum: NetGraph: d7382089 NumContArr: cadb6e8e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a2138f17

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1484.938 ; gain = 166.547

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a2138f17

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1492.074 ; gain = 173.684

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a2138f17

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1492.074 ; gain = 173.684
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c3378dcc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1504.949 ; gain = 186.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.602  | TNS=0.000  | WHS=-0.469 | THS=-10.538|

Phase 2 Router Initialization | Checksum: 104b80674

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 246cfb8bb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.175  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16dcba1e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559
Phase 4 Rip-up And Reroute | Checksum: 16dcba1e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16dcba1e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16dcba1e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559
Phase 5 Delay and Skew Optimization | Checksum: 16dcba1e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cfdb7e8d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.307  | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cfdb7e8d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559
Phase 6 Post Hold Fix | Checksum: cfdb7e8d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0234027 %
  Global Horizontal Routing Utilization  = 0.0311021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1af7fa940

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af7fa940

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 198dc3810

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.307  | TNS=0.000  | WHS=0.155  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 198dc3810

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1504.949 ; gain = 186.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 13 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.949 ; gain = 186.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.949 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1504.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/MyWorkSpace/ZYNQ/FPGA/hdmi_output/hdmi_output.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
90 Infos, 13 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock u0_rgb2dvi/U0/SerialClk has no logical paths from master clock clk_out_74_25_video_clock.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 15:20:57 2020...
