

================================================================
== Vitis HLS Report for 'infer_Pipeline_2'
================================================================
* Date:           Wed May 15 15:49:41 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         1|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|      58|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_28_fu_58_p2       |         +|   0|  0|  15|           8|           1|
    |exitcond21828_fu_52_p2  |      icmp|   0|  0|  16|           8|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  31|          16|          10|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    8|         16|
    |empty_fu_26              |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_26  |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  infer_Pipeline_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  infer_Pipeline_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  infer_Pipeline_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  infer_Pipeline_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  infer_Pipeline_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  infer_Pipeline_2|  return value|
|gate_i_address0  |  out|    7|   ap_memory|            gate_i|         array|
|gate_i_ce0       |  out|    1|   ap_memory|            gate_i|         array|
|gate_i_we0       |  out|    1|   ap_memory|            gate_i|         array|
|gate_i_d0        |  out|   32|   ap_memory|            gate_i|         array|
+-----------------+-----+-----+------------+------------------+--------------+

