0.7
2020.2
Nov 18 2020
09:20:35
/tmp/tmp68dlgr.sv,1673099528,systemVerilog,,,,npc,,,/home/suyang/projects/hdl/simple_loong_cpu/src/bpu/PATH_TO_HEADER_0;/home/suyang/projects/hdl/simple_loong_cpu/src/bpu/PATH_TO_HEADER_1,,,,,
