#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr 16 14:16:15 2025
# Process ID         : 11108
# Current directory  : C:/Projects/MIPS-pipelined-cpu
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent6776 C:\Projects\MIPS-pipelined-cpu\Assignment_7.xpr
# Log file           : C:/Projects/MIPS-pipelined-cpu/vivado.log
# Journal file       : C:/Projects/MIPS-pipelined-cpu\vivado.jou
# Running On         : NEELMEWADA2222
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Apple Silicon
# CPU Frequency      : 3200 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 10731 MB
# Swap memory        : 671 MB
# Total Virtual      : 11402 MB
# Available Virtual  : 7372 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/MIPS-pipelined-cpu/Assignment_7.xpr
INFO: [Project 1-313] Project file moved from 'D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1139.363 ; gain = 42.160
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_datapath ]
Command: launch_simulation  -simset sim_datapath
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_datapath'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_datapath'...
INFO: [SIM-utils-43] Exported 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_datapath'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sim_datapath/new/tb_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'is_nop' is not connected on this instance [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" Line 1. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" Line 1. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.id_ex_reg
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.multu
Compiling module xil_defaultlib.hi_lo_regs
Compiling module xil_defaultlib.ex_mem_reg
Compiling module xil_defaultlib.mem_wb_reg
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.tb_datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_datapath_behav -key {Behavioral:sim_datapath:Functional:tb_datapath} -tclbatch {tb_datapath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000030 to register 29
Writing 0x00000005 to register  4
Writing 0x00000010 to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000028 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x0000002c to register  4
Writing 0x00000028 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Break
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000004 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000020 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000024 to register  4
Inside else
multu = 0
Writing 0x00000020 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000003 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000018 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x0000001c to register  4
Inside else
multu = 0
Writing 0x00000018 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000002 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000010 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000014 to register  4
Inside else
multu = 0
Writing 0x00000010 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000008 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x0000000c to register  4
Inside else
multu = 0
Writing 0x00000008 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.262 ; gain = 0.820
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1188.262 ; gain = 17.039
run all
Writing 0x00000001 to register  9
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000001 to register  2
Inside else
multu = 0
Writing 0x00000010 to register 29
Writing 0x00000010 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000002 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000000
hi = 0x00000000, lo = 0x00000002
Writing 0x0000308c to register 31
Inside else
multu = 0
Writing 0x00000018 to register 29
MFLO called
Writing 0x00000018 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000002 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000003 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000002
hi = 0x00000000, lo = 0x00000006
Writing 0x0000308c to register 31
Inside else
multu = 0
Writing 0x00000020 to register 29
MFLO called
Writing 0x00000020 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000006 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000004 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000006
hi = 0x00000000, lo = 0x00000018
Writing 0x0000308c to register 31
Inside else
multu = 0
Writing 0x00000028 to register 29
MFLO called
Writing 0x00000028 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000018 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000005 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000018
hi = 0x00000000, lo = 0x00000078
Writing 0x00000010 to register 31
Inside else
multu = 0
Writing 0x00000030 to register 29
MFLO called
Writing 0x00000030 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000078 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000078 to register 16
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
$finish called at time : 1770 ns : File "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sim_datapath/new/tb_datapath.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Projects\MIPS-pipelined-cpu\Assignment_7.srcs\sim_datapath\new\tb_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Projects\MIPS-pipelined-cpu\Assignment_7.srcs\sources_1\imports\single_cycle_mips_source_initial\datapath\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Projects\MIPS-pipelined-cpu\Assignment_7.srcs\sim_datapath\new\tb_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Projects\MIPS-pipelined-cpu\Assignment_7.srcs\sim_datapath\new\tb_datapath.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -simset [get_filesets sim_datapath ]
Command: launch_simulation  -simset sim_datapath
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_datapath'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_datapath'...
INFO: [SIM-utils-43] Exported 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_datapath'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sim_datapath/new/tb_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'is_nop' is not connected on this instance [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" Line 1. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" Line 1. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.id_ex_reg
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.multu
Compiling module xil_defaultlib.hi_lo_regs
Compiling module xil_defaultlib.ex_mem_reg
Compiling module xil_defaultlib.mem_wb_reg
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.tb_datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_datapath_behav -key {Behavioral:sim_datapath:Functional:tb_datapath} -tclbatch {tb_datapath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000030 to register 29
Writing 0x00000005 to register  4
Writing 0x00000010 to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000028 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x0000002c to register  4
Writing 0x00000028 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Break
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000004 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000020 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000024 to register  4
Inside else
multu = 0
Writing 0x00000020 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000003 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000018 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x0000001c to register  4
Inside else
multu = 0
Writing 0x00000018 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000002 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000010 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000014 to register  4
Inside else
multu = 0
Writing 0x00000010 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  9
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register  4
Writing 0x0000308c to register 31
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000008 to register 29
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x0000000c to register  4
Inside else
multu = 0
Writing 0x00000008 to register 31
Writing 0x00000002 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1745.707 ; gain = 0.000
run all
Writing 0x00000001 to register  9
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000001 to register  2
Inside else
multu = 0
Writing 0x00000010 to register 29
Writing 0x00000010 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000002 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000000
hi = 0x00000000, lo = 0x00000002
Writing 0x0000308c to register 31
Inside else
multu = 0
Writing 0x00000018 to register 29
MFLO called
Writing 0x00000018 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000002 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000003 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000002
hi = 0x00000000, lo = 0x00000006
Writing 0x0000308c to register 31
Inside else
multu = 0
Writing 0x00000020 to register 29
MFLO called
Writing 0x00000020 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000006 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000004 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000006
hi = 0x00000000, lo = 0x00000018
Writing 0x0000308c to register 31
Inside else
multu = 0
Writing 0x00000028 to register 29
MFLO called
Writing 0x00000028 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000018 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
MULTU called, multu = 0
Writing 0x00000005 to register  4
Inside if
multu = 1
hi = 0x00000000, lo = 0x00000018
hi = 0x00000000, lo = 0x00000078
Writing 0x00000010 to register 31
Inside else
multu = 0
Writing 0x00000030 to register 29
MFLO called
Writing 0x00000030 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000078 to register  2
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000078 to register 16
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
$finish called at time : 1770 ns : File "C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sim_datapath/new/tb_datapath.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: mips
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.344 ; gain = 113.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id_reg' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/if_id_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id_reg' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/if_id_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
WARNING: [Synth 8-7071] port 'is_nop' of module 'maindec' is unconnected for instance 'md' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
WARNING: [Synth 8-7023] instance 'md' of module 'maindec' has 10 connections declared, but only 9 given [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-251] Writing 0xxxxxxxxx to register x [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:30]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex_reg' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/id_ex_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_reg' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/id_ex_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:17]
WARNING: [Synth 8-567] referenced signal 'shamt' should be on the sensitivity list [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:16]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'multu' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v:1]
INFO: [Synth 8-251] multu = x [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'multu' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v:1]
INFO: [Synth 8-6157] synthesizing module 'hi_lo_regs' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/hi_lo_regs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hi_lo_regs' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/hi_lo_regs.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_reg' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/ex_mem_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_reg' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/ex_mem_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_reg' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_reg' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3__parameterized0' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3__parameterized0' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
WARNING: [Synth 8-7071] port 'ra3D' of module 'datapath' is unconnected for instance 'dp' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
WARNING: [Synth 8-7071] port 'we_dmM' of module 'datapath' is unconnected for instance 'dp' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
WARNING: [Synth 8-7071] port 'rf_waW' of module 'datapath' is unconnected for instance 'dp' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
WARNING: [Synth 8-7071] port 'rd3D' of module 'datapath' is unconnected for instance 'dp' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
WARNING: [Synth 8-7071] port 'we_regW' of module 'datapath' is unconnected for instance 'dp' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
WARNING: [Synth 8-7071] port 'wd_rfW' of module 'datapath' is unconnected for instance 'dp' [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
WARNING: [Synth 8-7023] instance 'dp' of module 'datapath' has 13 connections declared, but only 7 given [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:1]
WARNING: [Synth 8-3848] Net rsD in module/entity datapath does not have driver. [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:96]
WARNING: [Synth 8-3848] Net rtD in module/entity datapath does not have driver. [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:97]
WARNING: [Synth 8-3848] Net rdD in module/entity datapath does not have driver. [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:98]
WARNING: [Synth 8-3848] Net we_dm in module/entity mips does not have driver. [C:/Projects/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:7]
WARNING: [Synth 8-7129] Port is_nop in module maindec is either unconnected or has no load
WARNING: [Synth 8-7129] Port we_dm in module mips is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.762 ; gain = 229.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.762 ; gain = 229.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.762 ; gain = 229.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1974.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2083.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2269.070 ; gain = 523.363
47 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2269.070 ; gain = 523.363
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 14:21:04 2025...
