

================================================================
== Vivado HLS Report for 'Linear'
================================================================
* Date:           Mon Feb 27 15:59:47 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  787|  3145747|  775|  3145735| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+-----+---------+-----+---------+----------+
        |            |         |    Latency    |    Interval   | Pipeline |
        |  Instance  |  Module | min |   max   | min |   max   |   Type   |
        +------------+---------+-----+---------+-----+---------+----------+
        |MatMul_U0   |MatMul   |  787|  3145747|  775|  3145735| dataflow |
        |AddBias_U0  |AddBias  |   51|   196611|   51|   196611|   none   |
        +------------+---------+-----+---------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|       2|    -|
|FIFO             |       29|      -|      542|     594|    -|
|Instance         |        0|    384|    31185|   75836|  192|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       9|    -|
|Register         |        -|      -|        1|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       29|    384|    31728|   76441|  192|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        1|     19|        3|      14|  150|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+-------+-------+-------+-----+
    |  Instance  |  Module | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------+---------+---------+-------+-------+-------+-----+
    |AddBias_U0  |AddBias  |        0|      0|    835|   1165|    0|
    |MatMul_U0   |MatMul   |        0|    384|  30350|  74671|  192|
    +------------+---------+---------+-------+-------+-------+-----+
    |Total       |         |        0|    384|  31185|  75836|  192|
    +------------+---------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |pipe_V_data_V_U  |       29|  522|   0|    -|     2|  512|     1024|
    |pipe_V_dest_V_U  |        0|    5|   0|    -|     2|    8|       16|
    |pipe_V_id_V_U    |        0|    5|   0|    -|     2|    8|       16|
    |pipe_V_last_V_U  |        0|    5|   0|    -|     2|    1|        2|
    |pipe_V_user_V_U  |        0|    5|   0|    -|     2|   16|       32|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |       29|  542|   0|    0|    10|  545|     1090|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_start             |  in |    1| ap_ctrl_hs |    Linear    | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |    Linear    | return value |
|start_out            | out |    1| ap_ctrl_hs |    Linear    | return value |
|start_write          | out |    1| ap_ctrl_hs |    Linear    | return value |
|ap_clk               |  in |    1| ap_ctrl_hs |    Linear    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    Linear    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    Linear    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    Linear    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    Linear    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    Linear    | return value |
|in_r_TDATA           |  in |  512|    axis    |  in_V_data_V |    pointer   |
|in_r_TID             |  in |    8|    axis    |   in_V_id_V  |    pointer   |
|in_r_TDEST           |  in |    8|    axis    |  in_V_dest_V |    pointer   |
|in_r_TUSER           |  in |   16|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST           |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TVALID          |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TREADY          | out |    1|    axis    |  in_V_last_V |    pointer   |
|out_V_data_V_din     | out |  512|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_data_V_full_n  |  in |    1|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_data_V_write   | out |    1|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_id_V_din       | out |    8|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_id_V_full_n    |  in |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_id_V_write     | out |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_dest_V_din     | out |    8|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_dest_V_full_n  |  in |    1|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_dest_V_write   | out |    1|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_user_V_din     | out |   16|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_user_V_full_n  |  in |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_user_V_write   | out |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_last_V_din     | out |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_last_V_full_n  |  in |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_last_V_write   | out |    1|   ap_fifo  | out_V_last_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

