<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>FPGA中有限状态机的设计原理 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="FPGA中有限状态机的设计原理" />
<meta property="og:description" content="目录
1.有限状态机（FSM）原理
2.设计可综合状态机的指导原则
1.有限状态机（FSM）原理 有限状态机是由寄存器和组合逻辑构成的硬件时序电路。有限状态机的状态（即由寄存器组的1和0的组合所构成的有限个状态）只可能在同一时钟变沿情况下才能从一个状态跳转到另一个状态
有限状态机的下一个状态不但取决于各个输入值，还取决于当前所在状态。这里指的是米里Mealy型有限状态机，而莫尔Moore型有限状态机的下一个状态只取决于当前状态。
Verilog中可以使用许多种方法来描述有限状态机，最常用的方法是用always语句和case语句。如图所示：
如上图所示是一个四状态的有限状态机。它的同步时钟是Clock，输入信号是A和Reset，输出信号是F和G。状态的转移只能在同步时钟（Clock）的上升沿时发生，往哪个状态的转移则取决于目前所在的状态和输入的信号（Reset和A）。
Gray码有限状态机模型：
module fsm(Clock,Reset,A,F,G); input Clock,Reset,A; output F,G; reg F,G; reg [1:0] state; parameter Idle = 2&#39;b00,Start = 2&#39;b01,Stop = 2&#39;b10, Clear = 2&#39;b11; always @(posedge Clock) begin if(!Reset) begin state &lt;= Idle; F &lt;= 0; G &lt;= 0; end else begin case(state) Idle: begin if(A) begin state &lt;= Start; G&lt;=0; end else state &lt;= Idle; end Start: begin if(!A) state &lt;= Stop; else state &lt;= Start; end Stop: begin if(A) begin state &lt;= Clear; F &lt;= 1; end else state &lt;= Stop; end Clear: begin if(!" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/f6bc2b3c797e1e39d8452569b4e90924/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2021-02-25T09:00:48+08:00" />
<meta property="article:modified_time" content="2021-02-25T09:00:48+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">FPGA中有限状态机的设计原理</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p id="main-toc"><strong>目录</strong></p> 
<p id="1.%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%EF%BC%88FSM%EF%BC%89%E5%8E%9F%E7%90%86-toc" style="margin-left:40px;"><a href="#1.%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%EF%BC%88FSM%EF%BC%89%E5%8E%9F%E7%90%86" rel="nofollow">1.有限状态机（FSM）原理</a></p> 
<p id="2.%E8%AE%BE%E8%AE%A1%E5%8F%AF%E7%BB%BC%E5%90%88%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99-toc" style="margin-left:40px;"><a href="#2.%E8%AE%BE%E8%AE%A1%E5%8F%AF%E7%BB%BC%E5%90%88%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99" rel="nofollow">2.设计可综合状态机的指导原则</a></p> 
<hr id="hr-toc"> 
<h3 id="1.%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%EF%BC%88FSM%EF%BC%89%E5%8E%9F%E7%90%86">1.有限状态机（FSM）原理</h3> 
<p style="text-indent:33px;">有限状态机是由寄存器和组合逻辑构成的硬件时序电路。有限状态机的状态（即由寄存器组的1和0的组合所构成的有限个状态）只可能在同一时钟变沿情况下才能从一个状态跳转到另一个状态</p> 
<p style="text-indent:33px;">有限状态机的下一个状态不但取决于各个输入值，还取决于当前所在状态。这里指的是米里Mealy型有限状态机，而莫尔Moore型有限状态机的下一个状态只取决于当前状态。</p> 
<p style="text-indent:33px;">Verilog中可以使用许多种方法来描述有限状态机，最常用的方法是<strong>用always语句和case语句</strong>。如图所示：</p> 
<p style="text-indent:33px;"><img alt="" height="368" src="https://images2.imgbox.com/60/68/eUreExqj_o.png" width="573"></p> 
<p style="text-indent:33px;">如上图所示是一个四状态的有限状态机。它的同步时钟是Clock，输入信号是A和Reset，输出信号是F和G。状态的转移只能在同步时钟（Clock）的上升沿时发生，往哪个状态的转移则取决于目前所在的状态和输入的信号（Reset和A）。</p> 
<p style="text-indent:33px;">Gray码有限状态机模型：</p> 
<pre><code class="language-cs">module    fsm(Clock,Reset,A,F,G);

input    Clock,Reset,A;
output    F,G;

reg    F,G;
reg [1:0] state;

parameter    Idle = 2'b00,Start = 2'b01,Stop = 2'b10, Clear = 2'b11;

always    @(posedge Clock)
    begin
        if(!Reset)
            begin
                state &lt;= Idle;
                F &lt;= 0;
                G &lt;= 0; 
            end
        else
            begin
                case(state)
                    Idle:
                        begin
                            if(A)
                                begin
                                    state &lt;= Start;
                                    G&lt;=0;
                                end
                            else
                                state &lt;= Idle;
                        end
                    
                    Start:
                        begin
                            if(!A)
                                state &lt;= Stop;
                            else
                                state &lt;= Start;
                        end
                

                    Stop:
                        begin
                            if(A)
                                begin
                                    state &lt;= Clear;
                                    F &lt;= 1;
                                end
                            else
                                state &lt;= Stop;
                        end

                    Clear:
                        begin
                            if(!A)
                                begin
                                    state &lt;= Idle;
                                    F &lt;= 0;
                                    G &lt;= 1;
                                end
                            else
                                state &lt;= Clear;
                        end
                endcase
            end
    end

endmodule
</code></pre> 
<p style="text-indent:33px;">使用独热码有限状态和模型：</p> 
<pre><code class="language-cs">module    fsm(Clock,Reset,A,F,G);

input    Clock,Reset,A;
output    F,G;

reg    F,G;
reg [1:0] state;

parameter    Idle = 4'b0001,Start = 4'b0010,Stop = 4'b0100, Clear = 4'b1000;

always    @(posedge Clock)
    begin
        if(!Reset)
            begin
                state &lt;= Idle;
                F &lt;= 0;
                G &lt;= 0; 
            end
        else
            begin
                case(state)
                    Idle:
                        begin
                            if(A)
                                begin
                                    state &lt;= Start;
                                    G&lt;=0;
                                end
                            else
                                state &lt;= Idle;
                        end
                    
                    Start:
                        begin
                            if(!A)
                                state &lt;= Stop;
                            else
                                state &lt;= Start;
                        end
                

                    Stop:
                        begin
                            if(A)
                                begin
                                    state &lt;= Clear;
                                    F &lt;= 1;
                                end
                            else
                                state &lt;= Stop;
                        end

                    Clear:
                        begin
                            if(!A)
                                begin
                                    state &lt;= Idle;
                                    F &lt;= 0;
                                    G &lt;= 1;
                                end
                            else
                                state &lt;= Clear;
                        end
                    
                    deafult：state &lt;= Idle;
                endcase
            end
    end

endmodule</code></pre> 
<p style="text-indent:33px;">上面两种主要不同在于状态码方式，对于用FPGA实现的有限状态机建议使用独热码。因为虽然采用独热码多用了两个触发器，但所用组合电路可以省下许多，因而使电路的速度和可靠性有显著提高，而总的单元数并无显著增加。采用了独热码后有了多余的状态，就有一些不可到达的状态，为此在case语句的最后需要增加default分支项，以确保多余状态能回到Idle状态。</p> 
<p style="text-indent:33px;">另外还可以用另外一种风格的Verilog模型表示同一个有限状态。在这个模型中，用always语句和连续赋值语句把状态机的触发器部分和组合逻辑部分分成两部分来描述。即：</p> 
<pre><code class="language-cs">module    fsm(Clock,Reset,A,F,G);

input    Clock,Reset,A;
output    F,G;

reg    F,G;
reg [1:0] state;

wire    [1:0] Nextstate;

parameter    Idle = 2'b00,Start = 2'b01,Stop = 2'b10, Clear = 2'b11;

always @(posedge Clock)
    begin
        if(!Reset)
            begin
                state &lt;= Idle;
            end
        else
            begin
                state &lt;= Nextstate;
            end
    end

assign Nextstate = 
        (state == Idle)?(A?Start:Idle):
        (state == Start)?(!A?Stop:Start):
        (state == Stop)?(A?Clear:Stop):
        (state == Clear)?(!A?Idle:Clear):Idle;

assign  F = ((state == Stop) &amp;&amp; A);        //状态输出
assign G = ((state == Clear) &amp;&amp; (!A || !Reset));    //状态输出
endmodule</code></pre> 
<p style="text-indent:33px;">使用沿触发的always语句和电平敏感的always语句把状态机的触发器部分和组合逻辑部分分成两部分来描述。</p> 
<pre><code class="language-cs">module    fsm(Clock,Reset,A,F,G);

input Clock,Reset,A;

output F,G;

reg [1:0] state,Nextstate;

parameter    Idle = 2'b00,Start = 2'b01,Stop = 2'b10,Clear = 2'b11;

always @(posedge Clock)
    begin
        if(!Reset)
            begin
                state &lt;= Idle;
            end
        else
            begin
                state &lt;= Nextstate;
            end
    end

always @(state or A)
    begin
       F = 0;
       G = 0;
        if(state == Idle)
            begin
                if(A)
                    Nextstate = Start;
                else
                    Nextstate = Idle;
                G = 1;
            end 
        else if(state == Start)
            begin
                if(!A)
                    Nextstate = Stop;
                else
                    Nextstate = Start;
            end
        esle if(state == Stop)
            begin
                if(A)
                    Nextstate = Clear;
                else
                    Nextstate = Stop;
            end
        else if(state == Clear)
            begin
                if(!A)
                    Nextstate = Idle;
                else
                    Nextstate = Clear;
                F = 1;
            end
        else
            Nextstate = Idle;
    end
endmodule
</code></pre> 
<p style="text-indent:33px;">上面四个例子是同一状态机的4种不同的Verilog模型，它们都是可综合的，在设计复杂程度不同的状态机时有它们各自的优势。如果不同的综合器对这4个例子进行综合，综合出来的逻辑电路可能会有些不同，但逻辑功能是相同的。</p> 
<p style="text-indent:33px;">再来看一个简单的例子，代码为：</p> 
<pre><code class="language-cs">module    statmch1(launch_shuttle,land_shuttle,start_countdown,start_trip_meter,clk,Reset,all_systems_go,just_launched,is_landed,cnt,abort_mission);

//I/O说明
output lanuch_shuttle,land_shuttle,start_countdown,start_trip_meter;

input clk,Reset,just_launched,is_landed,abort_mission,all_systems_go;

input [3:0] cnt;

reg  launch_shuttle,land_shuttle,start_countdown,atart_trip_meter;
reg [4:0] present_state,next_state;
//设置独热码状态的参数
parameter HOLD = 5'h1, SEQUENCE = 5'h2, LAUNCH = 5'h4;
parameter ON_MISSION = 5'H8,LAND = 5'h10;

always @(posedge clk or posedge abort_mission)
    begin
        if(!Reset)
            begin
                launch_shuttle &lt;= 0;
                land_shuttle &lt;= 0;
                start_trip_meter &lt;= 0;
                start_countdown &lt;= 0;
            end
        else
            begin
                if(abort_mission)
                    next_state &lt;= LAND;
                else
                    begin
                        next_state = present_state;//如果abort_mission为0，把 next_state赋值为present_state
//根据present_state和输入信号，设置next_state和输出output
                        case(present_state)
                            HOLD:
                                begin
                                    if(all_systems_go)
                                        begin
                                            next_state &lt;= SEQUENCE;
                                            start_countdown = 1;
                                        end
                                end


                            SEQUENCE:
                                begin
                                    if(cnt==0)
                                        next_state &lt;= LAUNCH;
                                end

                            LAUNCH:
                                begin
                                    next_state &lt;= ON_MISSION;
                                    launch_shuttle &lt;= 1;
                                end

                            ON_MISSION:
                                begin
                                    if(just_launched)
                                        start_trip_meter &lt;= 1;
                                end

                            LAND:
                                begin
                                    if(is_landed)
                                        next_state &lt;= HOLD;
                                    else
                                        land_shuttle &lt;= 1;
                                end
                             default:next_state &lt;='bx;
                        endcase
                    end
            end
present_state &lt;= next_state;
    end

endmodule
</code></pre> 
<h3 id="2.%E8%AE%BE%E8%AE%A1%E5%8F%AF%E7%BB%BC%E5%90%88%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99">2.设计可综合状态机的指导原则</h3> 
<p>（1）独热码</p> 
<p style="text-indent:33px;">因为大多数FPGA内部的触发器数目相当多，又加上独热码状态机（one hot state machine）的译码逻辑最为简单，所以在设计采用FPGA实现状态机时，往往采用独热码状态机（即每个状态只有一个寄存器置位的状态机）。</p> 
<p>（2）case语句</p> 
<p style="text-indent:33px;">建议采用case、casex或casez语句来建立状态机的模型。因为这些语句表达清晰明白了，可以方便的从当前状态分支转向下一个状态并设置输出。</p> 
<p style="text-indent:33px;">采用这些语句设计状态机时，不要忘记写上case语句的最后一个分支default，并将状态变量设为'bx。这就等于告知综合器；case语句已经指定了所有状态。这样综合器就可以删除不需要的译码电路，使生成的电路简洁，并与设计要求一致。</p> 
<p style="text-indent:33px;">如果缺省状态设置为某一确定的转改（例如：设置为default：state=statel），行不行呢？这样做有一个问题需要注意：因为尽管综合器产生的逻辑和设置“default:state='bx”时相同，但是状态机的Verilog模型综合前和综合后的仿真结果会不一致。</p> 
<p style="text-indent:33px;">为什么会这样呢？因为启动仿真器时，状态机所有的输入都不确定，因此立即进入default状态。如果通过设置将状态变量设为statel，但是实际硬件电路的状态机在通电之后，进入的状态是不确定的，很可能不是statel的状态，这样就会产生不必要的冲突。因此设置“default：state='bx”与实际硬件电路相一致。但在有多余状态的情况下还是应将缺省状态设置为某一确定的有效状态，因为这样做能使状态机若偶然进入多余状态后仍能在下一时钟跳变沿时返回正常的工作状态，否则会引起死锁。</p> 
<p style="text-indent:0;">（3）复位</p> 
<p style="text-indent:33px;">状态机应该有一个异步或同步复位端，以便在通电时将硬件电路复位到有效状态，也可以在操作中将硬件电路复位（大多数FPGA结构都允许使用异步复位端）。</p> 
<p style="text-indent:0;">（4）惟一触发</p> 
<p style="text-indent:33px;">目前大多数综合器往往不支持在一个always块中由多个事件触发的状态机（即隐含状态机，implicit state manchines）。因此为了能综合出有效电路，用Verilog描述的状态机应明确的由惟一时钟触发。</p> 
<p style="text-indent:0;">（5）异步状态机</p> 
<p style="text-indent:33px;">异步状态机是没有确定时钟的状态机，它的状态转移不是由惟一的时钟跳变沿所触发。目前大多数综合器不能综合采用Verilog描述的异步状态机。</p> 
<p style="text-indent:33px;">因此应尽量不要使用综合工具来设计异步状态机。因为目前大多数综合工具对异步状态机进行逻辑优化时会胡乱的简化逻辑，是综合后的异步状态机不能正常工作。如果一定要设计异步状态机，建议采用电路图输入的方法，而不要用Verilog输入的方法。</p> 
<p style="text-indent:0;">（6）状态赋值</p> 
<p style="text-indent:33px;">Verilog中，状态必须明确赋值，通常使用参数parameter或宏定义define语句加上赋值语句来实现。</p> 
<p style="text-indent:33px;">使用参数parameter语句赋值状态如下：</p> 
<pre><code class="language-cs">parameter state1 = 2'h1,state2 = 2'h2;
...
curretn_state = state2;//把current_state设置为2'h2
...</code></pre> 
<p style="text-indent:33px;">使用宏定义define语句赋状态值如下所示：</p> 
<pre><code class="language-cs">'define state1 2'h1
'define state2 2'h2
...
'define state = state2; //把current_state设置成2'h2</code></pre> 
<p> </p> 
<p> </p> 
<p> </p> 
<p> </p> 
<p> </p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/6ecb7bbac3c286be1659709ea87218ae/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">简述java异常分类_Java异常概念 异常处理方式</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/1464ff51f2674e807e669ccbd98fa427/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">任何程序员都应该知道的服务发现与负载均衡</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>