00:30:24 **** Incremental Build of configuration Debug for project Lab05sw_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/Lab05hw.xpfm -domains standalone_domain -bifpath /home/skillet/git/ECE530/Lab05/Lab05sw_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/skillet/git/ECE530/Lab05/Lab05hw/export/Lab05hw/Lab05hw.xpfm --sys_config Lab05hw --bif /home/skillet/git/ECE530/Lab05/Lab05sw_system/Debug/system.bif --bitstream /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit --elf /home/skillet/git/ECE530/Lab05/Lab05sw/Debug/Lab05sw.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/skillet/git/ECE530/Lab05/Lab05sw/_ide/bitstream/system_wrapper.bit
Running /tools/Xilinx/Vitis/2019.2/bin/bootgen  -image /home/skillet/git/ECE530/Lab05/Lab05sw_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

00:30:31 Build Finished (took 6s.224ms)

