{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632830014631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632830014635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 19:53:33 2021 " "Processing started: Tue Sep 28 19:53:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632830014635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830014635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan " "Command: quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830014636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632830015085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632830015085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.v 1 1 " "Found 1 design units, including 1 entities, in source file shumaguan.v" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Found entity 1: shumaguan" {  } { { "shumaguan.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/shumaguan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830022134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830022134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saomiao.v 1 1 " "Found 1 design units, including 1 entities, in source file saomiao.v" { { "Info" "ISGN_ENTITY_NAME" "1 saomiao " "Found entity 1: saomiao" {  } { { "saomiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/saomiao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830022137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830022137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqi.v 1 1 " "Found 1 design units, including 1 entities, in source file jishuqi.v" { { "Info" "ISGN_ENTITY_NAME" "1 jishuqi " "Found entity 1: jishuqi" {  } { { "jishuqi.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/jishuqi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830022141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830022141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yimaqi.v 1 1 " "Found 1 design units, including 1 entities, in source file yimaqi.v" { { "Info" "ISGN_ENTITY_NAME" "1 yimaqi " "Found entity 1: yimaqi" {  } { { "yimaqi.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/yimaqi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830022144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830022144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shumaguan " "Elaborating entity \"shumaguan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632830022181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqi jishuqi:j1 " "Elaborating entity \"jishuqi\" for hierarchy \"jishuqi:j1\"" {  } { { "shumaguan.v" "j1" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/shumaguan.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830022204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yimaqi yimaqi:y1 " "Elaborating entity \"yimaqi\" for hierarchy \"yimaqi:y1\"" {  } { { "shumaguan.v" "y1" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/shumaguan.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830022210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saomiao saomiao:s1 " "Elaborating entity \"saomiao\" for hierarchy \"saomiao:s1\"" {  } { { "shumaguan.v" "s1" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/shumaguan.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830022221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "shumaguan_out\[7\] VCC " "Pin \"shumaguan_out\[7\]\" is stuck at VCC" {  } { { "shumaguan.v" "" { Text "C:/intelFPGA_lite/17.1/project/shumaguan/shumaguan.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632830022614 "|shumaguan|shumaguan_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632830022614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632830022665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632830023137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830023137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632830023238 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632830023238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632830023238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632830023238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632830023247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 19:53:43 2021 " "Processing ended: Tue Sep 28 19:53:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632830023247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632830023247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632830023247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830023247 ""}
