<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
<<<<<<< HEAD
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4831846568</Best-caseLatency>
            <Average-caseLatency>4831846568</Average-caseLatency>
            <Worst-caseLatency>4831846568</Worst-caseLatency>
            <Best-caseRealTimeLatency>48.318 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>48.318 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.318 sec</Worst-caseRealTimeLatency>
            <Interval-min>4831846569</Interval-min>
            <Interval-max>4831846569</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>12517568</Latency>
                <AbsoluteTimeLatency>125175680</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_19_2>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_20_3>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_20_3>
                </VITIS_LOOP_19_2>
            </VITIS_LOOP_18_1>
            <VITIS_LOOP_30_4>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>6258784</Latency>
                <AbsoluteTimeLatency>62587840</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_31_5>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_32_6>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_32_6>
                </VITIS_LOOP_31_5>
            </VITIS_LOOP_30_4>
=======
            <EstimatedClockPeriod>7.183</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1627901240</Best-caseLatency>
            <Average-caseLatency>1627901240</Average-caseLatency>
            <Worst-caseLatency>1627901240</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.279 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.279 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.279 sec</Worst-caseRealTimeLatency>
            <Interval-min>1627901241</Interval-min>
            <Interval-max>1627901241</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_10_1>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>399513952</Latency>
                <AbsoluteTimeLatency>3995139520</AbsoluteTimeLatency>
                <IterationLatency>12484811</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_10_1>
            <VITIS_LOOP_14_2_VITIS_LOOP_15_3>
                <Slack>7.30</Slack>
                <TripCount>65025</TripCount>
                <Latency>156775275</Latency>
                <AbsoluteTimeLatency>1567752750</AbsoluteTimeLatency>
                <IterationLatency>2411</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_14_2_VITIS_LOOP_15_3>
>>>>>>> b41ed44 (Initial commit)
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11064</BRAM_18K>
            <DSP>5</DSP>
<<<<<<< HEAD
            <FF>1680</FF>
            <LUT>2903</LUT>
=======
            <FF>1843</FF>
            <LUT>4890</LUT>
>>>>>>> b41ed44 (Initial commit)
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_address0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_ce0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_q0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_address0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_ce0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_q0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
<<<<<<< HEAD
=======
            <name>conv1_biases_address1</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce1</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q1</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
>>>>>>> b41ed44 (Initial commit)
            <name>conv2_weights_address0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_ce0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_q0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_address0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_ce0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_q0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_address0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_ce0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_we0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_d0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
<<<<<<< HEAD
        <TopModule MAX_DEPTH="3">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_194</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>194</ID>
                    <BindInstances>sub_ln46_fu_249_p2 add_ln40_fu_271_p2 add_ln11_fu_283_p2 add_ln46_fu_297_p2 sub_ln46_1_fu_318_p2 add_ln12_fu_334_p2 add_ln46_1_fu_348_p2 add_ln13_fu_368_p2 add_ln40_1_fu_378_p2 add_ln40_2_fu_399_p2 add_ln18_fu_411_p2 add_ln19_fu_417_p2 add_ln19_1_fu_427_p2 add_ln23_fu_450_p2 sub_ln40_fu_490_p2 add_ln40_3_fu_500_p2 add_ln29_fu_516_p2 add_ln30_fu_522_p2 add_ln30_1_fu_532_p2 add_ln40_4_fu_585_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_206</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>206</ID>
                    <BindInstances>sub_ln20_fu_209_p2 add_ln10_fu_233_p2 add_ln20_fu_251_p2 sub_ln20_1_fu_272_p2 add_ln11_fu_284_p2 add_ln20_2_fu_302_p2 add_ln12_fu_318_p2 sub_ln17_fu_344_p2 add_ln17_fu_354_p2 add_ln17_2_fu_391_p2 add_ln15_fu_407_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_218</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>218</ID>
                    <BindInstances>sub_ln46_fu_239_p2 add_ln13_fu_255_p2 add_ln46_fu_265_p2 add_ln14_fu_285_p2 sub_ln41_fu_315_p2 add_ln41_fu_337_p2 add_ln18_fu_349_p2 add_ln41_1_fu_364_p2 add_ln41_2_fu_385_p2 add_ln19_fu_397_p2 add_ln20_fu_403_p2 add_ln20_1_fu_413_p2 add_ln41_3_fu_466_p2 sub_ln41_1_fu_487_p2 add_ln41_4_fu_497_p2 add_ln30_fu_513_p2 add_ln31_fu_519_p2 add_ln31_1_fu_529_p2 add_ln41_5_fu_582_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_ln21_fu_260_p2 add_ln18_fu_276_p2 add_ln21_fu_291_p2 sub_ln21_1_fu_312_p2 add_ln19_fu_324_p2 add_ln21_1_fu_338_p2 add_ln20_fu_354_p2 sub_ln33_fu_419_p2 add_ln30_fu_435_p2 add_ln33_fu_450_p2 sub_ln33_1_fu_471_p2 add_ln31_fu_483_p2 add_ln33_1_fu_497_p2 add_ln32_fu_513_p2 feat1_U feat2_U</BindInstances>
=======
        <TopModule MAX_DEPTH="4">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_146</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198</InstName>
                            <ModuleName>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                            <BindInstances>add_ln26_1_fu_211_p2 add_ln26_fu_221_p2 add_ln24_1_fu_265_p2 add_ln24_fu_274_p2 add_ln32_1_fu_306_p2 add_ln26_2_fu_330_p2 add_ln26_3_fu_340_p2 add_ln30_1_fu_419_p2 add_ln30_2_fu_429_p2 add_ln30_fu_439_p2 add_ln27_fu_492_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_fu_294_p2 empty_16_fu_304_p2 add_ln13_1_fu_316_p2 add_ln13_fu_337_p2 add_ln14_fu_452_p2 add_ln15_fu_869_p2 add_ln18_fu_585_p2 p_mid117_fu_615_p2 sub_ln36_fu_917_p2 add_ln32_fu_938_p2 add_ln19_fu_663_p2 p_mid1_fu_699_p2 add_ln36_1_fu_948_p2 add_ln36_fu_979_p2 add_ln20_fu_721_p2 add_ln19_3_fu_727_p2 add_ln18_3_fu_741_p2 add_ln15_1_fu_755_p2 add_ln14_2_fu_769_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158</InstName>
                    <ModuleName>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                    <BindInstances>add_ln19_2_fu_139_p2 add_ln19_fu_157_p2 sub_ln23_fu_201_p2 add_ln20_fu_229_p2 add_ln23_fu_261_p2 add_ln21_fu_304_p2 add_ln20_2_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164</InstName>
                    <ModuleName>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <BindInstances>add_ln30_1_fu_139_p2 add_ln30_fu_157_p2 sub_ln34_fu_201_p2 add_ln31_fu_229_p2 add_ln34_fu_261_p2 add_ln32_fu_304_p2 add_ln31_1_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170</InstName>
                    <ModuleName>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>170</ID>
                    <BindInstances>add_ln11_1_fu_213_p2 add_ln11_fu_228_p2 add_ln21_3_fu_468_p2 add_ln12_fu_278_p2 sub_ln18_fu_330_p2 add_ln18_fu_340_p2 add_ln18_2_fu_379_p2 add_ln15_fu_389_p2 add_ln12_1_fu_401_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183</InstName>
                    <ModuleName>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>183</ID>
                    <BindInstances>add_ln21_fu_221_p2 iy_raw_fu_231_p2 add_ln19_fu_275_p2 add_ln19_1_fu_290_p2 sub_ln28_fu_338_p2 add_ln21_2_fu_366_p2 add_ln20_fu_412_p2 add_ln21_3_fu_472_p2 add_ln21_4_fu_482_p2 add_ln28_3_fu_532_p2 add_ln25_fu_575_p2 ix_raw_fu_585_p2 add_ln23_fu_638_p2 add_ln20_1_fu_644_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln10_fu_213_p2 sub_ln21_fu_258_p2 add_ln14_1_fu_291_p2 add_ln14_fu_303_p2 fmul_32ns_32ns_32_3_max_dsp_1_U38 feat1_U feat2_U</BindInstances>
>>>>>>> b41ed44 (Initial commit)
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
<<<<<<< HEAD
            <Name>conv1</Name>
            <Loops>
                <VITIS_LOOP_11_1>
                    <VITIS_LOOP_12_2>
                        <VITIS_LOOP_13_3>
                            <VITIS_LOOP_18_5>
                                <VITIS_LOOP_29_6/>
                            </VITIS_LOOP_18_5>
                        </VITIS_LOOP_13_3>
                    </VITIS_LOOP_12_2>
                </VITIS_LOOP_11_1>
=======
            <Name>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Name>
            <Loops>
                <VITIS_LOOP_24_8_VITIS_LOOP_27_9/>
>>>>>>> b41ed44 (Initial commit)
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
<<<<<<< HEAD
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3117071233</Best-caseLatency>
                    <Average-caseLatency>3117071233</Average-caseLatency>
                    <Worst-caseLatency>3117071233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.171 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.171 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.171 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3117071233</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>3117071232</Latency>
                        <AbsoluteTimeLatency>31.171 sec</AbsoluteTimeLatency>
                        <IterationLatency>48704238</IterationLatency>
                        <PipelineDepth>48704238</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_12_2>
                            <Name>VITIS_LOOP_12_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>48704235</Latency>
                            <AbsoluteTimeLatency>0.487 sec</AbsoluteTimeLatency>
                            <IterationLatency>190997</IterationLatency>
                            <PipelineDepth>190997</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_13_3>
                                <Name>VITIS_LOOP_13_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>190995</Latency>
                                <AbsoluteTimeLatency>1.910 ms</AbsoluteTimeLatency>
                                <IterationLatency>749</IterationLatency>
                                <PipelineDepth>749</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_18_5>
                                    <Name>VITIS_LOOP_18_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>9</TripCount>
                                    <Latency>747</Latency>
                                    <AbsoluteTimeLatency>7.470 us</AbsoluteTimeLatency>
                                    <IterationLatency>83</IterationLatency>
                                    <PipelineDepth>83</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_29_6>
                                        <Name>VITIS_LOOP_29_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>81</Latency>
                                        <AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_29_6>
                                </VITIS_LOOP_18_5>
                            </VITIS_LOOP_13_3>
                        </VITIS_LOOP_12_2>
                    </VITIS_LOOP_11_1>
=======
                    <EstimatedClockPeriod>7.060</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>250</Best-caseLatency>
                    <Average-caseLatency>250</Average-caseLatency>
                    <Worst-caseLatency>250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_8_VITIS_LOOP_27_9>
                        <Name>VITIS_LOOP_24_8_VITIS_LOOP_27_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>248</Latency>
                        <AbsoluteTimeLatency>2.480 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_8_VITIS_LOOP_27_9>
>>>>>>> b41ed44 (Initial commit)
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
<<<<<<< HEAD
                    <FF>386</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>632</LUT>
=======
                    <FF>153</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>544</LUT>
>>>>>>> b41ed44 (Initial commit)
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
<<<<<<< HEAD
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_249_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_271_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_283_p2" SOURCE="src/conv1.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_297_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_1_fu_318_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="sub_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_334_p2" SOURCE="src/conv1.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_348_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_368_p2" SOURCE="src/conv1.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_378_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_399_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_411_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_417_p2" SOURCE="src/conv1.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_427_p2" SOURCE="src/conv1.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_450_p2" SOURCE="src/conv1.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_490_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="sub_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_500_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_516_p2" SOURCE="src/conv1.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_522_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_532_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_585_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <VITIS_LOOP_10_1>
                    <VITIS_LOOP_11_2>
                        <VITIS_LOOP_12_3>
                            <VITIS_LOOP_15_4/>
                        </VITIS_LOOP_12_3>
                    </VITIS_LOOP_11_2>
                </VITIS_LOOP_10_1>
=======
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_211_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_221_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_265_p2" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_274_p2" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_306_p2" SOURCE="src/conv1.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_330_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="add_ln26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_3_fu_340_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="add_ln26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_419_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_429_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_439_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_492_p2" SOURCE="src/conv1.cpp:27" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.060</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1065369601</Best-caseLatency>
                    <Average-caseLatency>1065369601</Average-caseLatency>
                    <Worst-caseLatency>1065369601</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.654 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.654 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.654 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1065369601</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>1065369600</Latency>
                        <AbsoluteTimeLatency>10.654 sec</AbsoluteTimeLatency>
                        <IterationLatency>256</IterationLatency>
                        <PipelineDepth>256</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>413</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1560</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_294_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_304_p2" SOURCE="src/conv1.cpp:19" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_316_p2" SOURCE="src/conv1.cpp:13" URAM="0" VARIABLE="add_ln13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_337_p2" SOURCE="src/conv1.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_452_p2" SOURCE="src/conv1.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_869_p2" SOURCE="src/conv1.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_585_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid117_fu_615_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="p_mid117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_917_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="sub_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_938_p2" SOURCE="src/conv1.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_663_p2" SOURCE="src/conv1.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_699_p2" SOURCE="src/conv1.cpp:19" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_948_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_979_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_721_p2" SOURCE="src/conv1.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_727_p2" SOURCE="src/conv1.cpp:19" URAM="0" VARIABLE="add_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_3_fu_741_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="add_ln18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_755_p2" SOURCE="src/conv1.cpp:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_769_p2" SOURCE="src/conv1.cpp:14" URAM="0" VARIABLE="add_ln14_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Name>
            <Loops>
                <VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.197</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4161603</Best-caseLatency>
                    <Average-caseLatency>4161603</Average-caseLatency>
                    <Worst-caseLatency>4161603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.616 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.616 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.616 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4161603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3>
                        <Name>VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>4161601</Latency>
                        <AbsoluteTimeLatency>41.616 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>462</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_139_p2" SOURCE="src/srcnn.cpp:19" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_157_p2" SOURCE="src/srcnn.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln23_fu_201_p2" SOURCE="src/srcnn.cpp:23" URAM="0" VARIABLE="sub_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="src/srcnn.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_261_p2" SOURCE="src/srcnn.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_304_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_310_p2" SOURCE="src/srcnn.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Name>
            <Loops>
                <VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4/>
>>>>>>> b41ed44 (Initial commit)
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
<<<<<<< HEAD
                    <Best-caseLatency>1202718817</Best-caseLatency>
                    <Average-caseLatency>1202718817</Average-caseLatency>
                    <Worst-caseLatency>1202718817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.027 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.027 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.027 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1202718817</PipelineInitiationInterval>
=======
                    <Best-caseLatency>12484808</Best-caseLatency>
                    <Average-caseLatency>12484808</Average-caseLatency>
                    <Worst-caseLatency>12484808</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.125 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.125 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12484808</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4>
                        <Name>VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>12484806</Latency>
                        <AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>461</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>701</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_213_p2" SOURCE="src/conv2.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_228_p2" SOURCE="src/conv2.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_468_p2" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_278_p2" SOURCE="src/conv2.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_330_p2" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_340_p2" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_2_fu_379_p2" SOURCE="src/conv2.cpp:18" URAM="0" VARIABLE="add_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_389_p2" SOURCE="src/conv2.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_401_p2" SOURCE="src/conv2.cpp:12" URAM="0" VARIABLE="add_ln12_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Name>
            <Loops>
                <VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.184</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2080803</Best-caseLatency>
                    <Average-caseLatency>2080803</Average-caseLatency>
                    <Worst-caseLatency>2080803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.808 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.808 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.808 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2080803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6>
                        <Name>VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2080800</TripCount>
                        <Latency>2080801</Latency>
                        <AbsoluteTimeLatency>20.808 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>454</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_139_p2" SOURCE="src/srcnn.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_157_p2" SOURCE="src/srcnn.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_201_p2" SOURCE="src/srcnn.cpp:34" URAM="0" VARIABLE="sub_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_229_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_261_p2" SOURCE="src/srcnn.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_304_p2" SOURCE="src/srcnn.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_310_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Name>
            <Loops>
                <VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.183</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2407</Best-caseLatency>
                    <Average-caseLatency>2407</Average-caseLatency>
                    <Worst-caseLatency>2407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2407</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6>
                        <Name>VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>2405</Latency>
                        <AbsoluteTimeLatency>24.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>166</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>745</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_221_p2" SOURCE="src/conv3.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="iy_raw_fu_231_p2" SOURCE="src/conv3.cpp:21" URAM="0" VARIABLE="iy_raw"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_275_p2" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_290_p2" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_338_p2" SOURCE="src/conv3.cpp:28" URAM="0" VARIABLE="sub_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_366_p2" SOURCE="src/conv3.cpp:21" URAM="0" VARIABLE="add_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_412_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_472_p2" SOURCE="src/conv3.cpp:21" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_482_p2" SOURCE="src/conv3.cpp:21" URAM="0" VARIABLE="add_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_3_fu_532_p2" SOURCE="src/conv3.cpp:28" URAM="0" VARIABLE="add_ln28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_575_p2" SOURCE="src/conv3.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="ix_raw_fu_585_p2" SOURCE="src/conv3.cpp:25" URAM="0" VARIABLE="ix_raw"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_638_p2" SOURCE="src/conv3.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_644_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_10_1/>
                <VITIS_LOOP_14_2_VITIS_LOOP_15_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.183</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1627901240</Best-caseLatency>
                    <Average-caseLatency>1627901240</Average-caseLatency>
                    <Worst-caseLatency>1627901240</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.279 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.279 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.279 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1627901241</PipelineInitiationInterval>
>>>>>>> b41ed44 (Initial commit)
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
<<<<<<< HEAD
                        <Latency>1202718816</Latency>
                        <AbsoluteTimeLatency>12.027 sec</AbsoluteTimeLatency>
                        <IterationLatency>37584963</IterationLatency>
                        <PipelineDepth>37584963</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>37584960</Latency>
                            <AbsoluteTimeLatency>0.376 sec</AbsoluteTimeLatency>
                            <IterationLatency>147392</IterationLatency>
                            <PipelineDepth>147392</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_12_3>
                                <Name>VITIS_LOOP_12_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>147390</Latency>
                                <AbsoluteTimeLatency>1.474 ms</AbsoluteTimeLatency>
                                <IterationLatency>578</IterationLatency>
                                <PipelineDepth>578</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_15_4>
                                    <Name>VITIS_LOOP_15_4</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>64</TripCount>
                                    <Latency>576</Latency>
                                    <AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
                                    <IterationLatency>9</IterationLatency>
                                    <PipelineDepth>9</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_15_4>
                            </VITIS_LOOP_12_3>
                        </VITIS_LOOP_11_2>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_209_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_233_p2" SOURCE="src/conv2.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_251_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_1_fu_272_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_284_p2" SOURCE="src/conv2.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_302_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_318_p2" SOURCE="src/conv2.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_344_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="sub_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_354_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_391_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_407_p2" SOURCE="src/conv2.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <VITIS_LOOP_13_2>
                    <VITIS_LOOP_14_3>
                        <VITIS_LOOP_18_4>
                            <VITIS_LOOP_19_5>
                                <VITIS_LOOP_30_6/>
                            </VITIS_LOOP_19_5>
                        </VITIS_LOOP_18_4>
                    </VITIS_LOOP_14_3>
                </VITIS_LOOP_13_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>493280161</Best-caseLatency>
                    <Average-caseLatency>493280161</Average-caseLatency>
                    <Worst-caseLatency>493280161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.933 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.933 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.933 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>493280161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>493280160</Latency>
                        <AbsoluteTimeLatency>4.933 sec</AbsoluteTimeLatency>
                        <IterationLatency>1934432</IterationLatency>
                        <PipelineDepth>1934432</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_14_3>
                            <Name>VITIS_LOOP_14_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>1934430</Latency>
                            <AbsoluteTimeLatency>19.344 ms</AbsoluteTimeLatency>
                            <IterationLatency>7586</IterationLatency>
                            <PipelineDepth>7586</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_18_4>
                                <Name>VITIS_LOOP_18_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>7584</Latency>
                                <AbsoluteTimeLatency>75.840 us</AbsoluteTimeLatency>
                                <IterationLatency>237</IterationLatency>
                                <PipelineDepth>237</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_19_5>
                                    <Name>VITIS_LOOP_19_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>235</Latency>
                                    <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                                    <IterationLatency>47</IterationLatency>
                                    <PipelineDepth>47</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_30_6>
                                        <Name>VITIS_LOOP_30_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>5</TripCount>
                                        <Latency>45</Latency>
                                        <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_30_6>
                                </VITIS_LOOP_19_5>
                            </VITIS_LOOP_18_4>
                        </VITIS_LOOP_14_3>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_239_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_255_p2" SOURCE="src/conv3.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_265_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_285_p2" SOURCE="src/conv3.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_fu_315_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_337_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_349_p2" SOURCE="src/conv3.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_364_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_385_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_397_p2" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_403_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_413_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_466_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_1_fu_487_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_497_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_513_p2" SOURCE="src/conv3.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_519_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_529_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_582_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_18_1>
                    <VITIS_LOOP_19_2>
                        <VITIS_LOOP_20_3/>
                    </VITIS_LOOP_19_2>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_30_4>
                    <VITIS_LOOP_31_5>
                        <VITIS_LOOP_32_6/>
                    </VITIS_LOOP_31_5>
                </VITIS_LOOP_30_4>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4831846568</Best-caseLatency>
                    <Average-caseLatency>4831846568</Average-caseLatency>
                    <Worst-caseLatency>4831846568</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.318 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.318 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.318 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4831846569</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>12517568</Latency>
                        <AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_19_2>
                            <Name>VITIS_LOOP_19_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_20_3>
                                <Name>VITIS_LOOP_20_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_20_3>
                        </VITIS_LOOP_19_2>
                    </VITIS_LOOP_18_1>
                    <VITIS_LOOP_30_4>
                        <Name>VITIS_LOOP_30_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>6258784</Latency>
                        <AbsoluteTimeLatency>62.588 ms</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_31_5>
                            <Name>VITIS_LOOP_31_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_32_6>
                                <Name>VITIS_LOOP_32_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_32_6>
                        </VITIS_LOOP_31_5>
                    </VITIS_LOOP_30_4>
=======
                        <Latency>399513952</Latency>
                        <AbsoluteTimeLatency>3.995 sec</AbsoluteTimeLatency>
                        <IterationLatency>12484811</IterationLatency>
                        <PipelineDepth>12484811</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170</Instance>
                        </InstanceList>
                    </VITIS_LOOP_10_1>
                    <VITIS_LOOP_14_2_VITIS_LOOP_15_3>
                        <Name>VITIS_LOOP_14_2_VITIS_LOOP_15_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65025</TripCount>
                        <Latency>156775275</Latency>
                        <AbsoluteTimeLatency>1.568 sec</AbsoluteTimeLatency>
                        <IterationLatency>2411</IterationLatency>
                        <PipelineDepth>2411</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183</Instance>
                        </InstanceList>
                    </VITIS_LOOP_14_2_VITIS_LOOP_15_3>
>>>>>>> b41ed44 (Initial commit)
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11064</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3841</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
<<<<<<< HEAD
                    <FF>1680</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2903</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
=======
                    <FF>1843</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4890</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
>>>>>>> b41ed44 (Initial commit)
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
<<<<<<< HEAD
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_260_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_276_p2" SOURCE="src/srcnn.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_291_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_312_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_324_p2" SOURCE="src/srcnn.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_338_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_354_p2" SOURCE="src/srcnn.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_419_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="sub_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_435_p2" SOURCE="src/srcnn.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_450_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_1_fu_471_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="sub_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_483_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_497_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_513_p2" SOURCE="src/srcnn.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="7374" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" URAM="0" VARIABLE="feat1"/>
                <BindNode BINDTYPE="storage" BRAM="3690" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" URAM="0" VARIABLE="feat2"/>
=======
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_213_p2" SOURCE="src/conv2.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_258_p2" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_291_p2" SOURCE="src/conv3.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_303_p2" SOURCE="src/conv3.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="src/conv3.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="storage" BRAM="7374" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" URAM="0" VARIABLE="feat1"/>
                <BindNode BINDTYPE="storage" BRAM="3690" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" URAM="0" VARIABLE="feat2"/>
>>>>>>> b41ed44 (Initial commit)
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_ftmap_address0" name="input_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_ftmap_ce0" name="input_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_ftmap_q0" name="input_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_weights_address0" name="conv1_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_weights_ce0" name="conv1_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_weights_q0" name="conv1_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
<<<<<<< HEAD
=======
                <hwRef type="port" interface="conv1_biases_address1" name="conv1_biases_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce1" name="conv1_biases_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q1" name="conv1_biases_q1" usage="data" direction="in"/>
>>>>>>> b41ed44 (Initial commit)
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_weights_address0" name="conv2_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_weights_ce0" name="conv2_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_weights_q0" name="conv2_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_weights_address0" name="conv3_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv3_weights_ce0" name="conv3_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv3_weights_q0" name="conv3_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_ftmap_address0" name="output_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_ftmap_ce0" name="output_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_we0" name="output_ftmap_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_d0" name="output_ftmap_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="conv1_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
<<<<<<< HEAD
=======
        <Interface InterfaceName="conv1_biases_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
>>>>>>> b41ed44 (Initial commit)
        <Interface InterfaceName="conv2_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="conv2_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv3_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
<<<<<<< HEAD
                    <column name="conv1_biases_q0">in, 32</column>
=======
                    <column name="conv1_biases_address1">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv1_biases_q1">in, 32</column>
>>>>>>> b41ed44 (Initial commit)
                    <column name="conv1_weights_address0">out, 13</column>
                    <column name="conv1_weights_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                    <column name="conv2_weights_address0">out, 11</column>
                    <column name="conv2_weights_q0">in, 32</column>
                    <column name="conv3_weights_address0">out, 10</column>
                    <column name="conv3_weights_q0">in, 32</column>
                    <column name="input_ftmap_address0">out, 16</column>
                    <column name="input_ftmap_q0">in, 32</column>
                    <column name="output_ftmap_address0">out, 16</column>
                    <column name="output_ftmap_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_ftmap">input_ftmap_address0, port, offset</column>
                    <column name="input_ftmap">input_ftmap_ce0, port, </column>
                    <column name="input_ftmap">input_ftmap_q0, port, </column>
                    <column name="conv1_weights">conv1_weights_address0, port, offset</column>
                    <column name="conv1_weights">conv1_weights_ce0, port, </column>
                    <column name="conv1_weights">conv1_weights_q0, port, </column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce0, port, </column>
                    <column name="conv1_biases">conv1_biases_q0, port, </column>
<<<<<<< HEAD
=======
                    <column name="conv1_biases">conv1_biases_address1, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce1, port, </column>
                    <column name="conv1_biases">conv1_biases_q1, port, </column>
>>>>>>> b41ed44 (Initial commit)
                    <column name="conv2_weights">conv2_weights_address0, port, offset</column>
                    <column name="conv2_weights">conv2_weights_ce0, port, </column>
                    <column name="conv2_weights">conv2_weights_q0, port, </column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset</column>
                    <column name="conv2_biases">conv2_biases_ce0, port, </column>
                    <column name="conv2_biases">conv2_biases_q0, port, </column>
                    <column name="conv3_weights">conv3_weights_address0, port, offset</column>
                    <column name="conv3_weights">conv3_weights_ce0, port, </column>
                    <column name="conv3_weights">conv3_weights_q0, port, </column>
                    <column name="conv3_biases">conv3_biases, port, </column>
                    <column name="output_ftmap">output_ftmap_address0, port, offset</column>
                    <column name="output_ftmap">output_ftmap_ce0, port, </column>
                    <column name="output_ftmap">output_ftmap_we0, port, </column>
                    <column name="output_ftmap">output_ftmap_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
<<<<<<< HEAD
        <Pragma type="pipeline" location="src/conv1.cpp:9" status="valid" parentFunction="conv1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv2.cpp:9" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv3.cpp:9" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:12" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
=======
        <Pragma type="pipeline" location="src/conv1.cpp:28" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=3"/>
        <Pragma type="pipeline" location="src/conv2.cpp:16" status="valid" parentFunction="conv2" variable="" isDirective="0" options="II=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:24" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II=3"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:22" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:33" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="II=1"/>
>>>>>>> b41ed44 (Initial commit)
    </PragmaReport>
</profile>

