{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 14:59:17 2018 " "Info: Processing started: Mon Jan 01 14:59:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.bdf " "Warning: Can't analyze file -- file C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bdf_type " "Info: Found design unit 1: ALU-bdf_type" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JIN ALU.vhd(83) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(83): signal \"JIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESULT ALU.vhd(83) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(83): signal \"RESULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(85) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(85): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 ALU.vhd(85) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(85): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 ALU.vhd(86) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(86): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(86) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(86): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(88) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(88): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 ALU.vhd(88) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(88): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(92) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(92): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 ALU.vhd(92) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(92): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(101) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(101): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(110) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(110): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 ALU.vhd(115) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(115): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bingxing.bdf 1 1 " "Warning: Using design file bingxing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bingxing " "Info: Found entity 1: bingxing" {  } { { "bingxing.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/bingxing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bingxing bingxing:b2v_inst1 " "Info: Elaborating entity \"bingxing\" for hierarchy \"bingxing:b2v_inst1\"" {  } { { "ALU.vhd" "b2v_inst1" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "quanjia.bdf 1 1 " "Warning: Using design file quanjia.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 quanjia " "Info: Found entity 1: quanjia" {  } { { "quanjia.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/quanjia.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quanjia bingxing:b2v_inst1\|quanjia:inst " "Info: Elaborating entity \"quanjia\" for hierarchy \"bingxing:b2v_inst1\|quanjia:inst\"" {  } { { "bingxing.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/bingxing.bdf" { { 80 384 480 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "zhiling.vhd 2 1 " "Warning: Using design file zhiling.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zhiling-dateflow_1 " "Info: Found design unit 1: zhiling-dateflow_1" {  } { { "zhiling.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/zhiling.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zhiling " "Info: Found entity 1: zhiling" {  } { { "zhiling.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/zhiling.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zhiling zhiling:b2v_inst " "Info: Elaborating entity \"zhiling\" for hierarchy \"zhiling:b2v_inst\"" {  } { { "ALU.vhd" "b2v_inst" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 18 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 14:59:18 2018 " "Info: Processing ended: Mon Jan 01 14:59:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
