// Seed: 1169261850
module module_0 (
    output tri id_0
);
  logic id_2;
  ;
  logic id_3;
  wire  id_4;
  wire  id_5;
  wire  id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
);
  assign id_1 = id_0;
  module_0 modCall_1 (id_1);
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_11 = id_9;
  tri   id_15 = -1;
  logic id_16;
  parameter id_17 = 1;
endmodule
module module_3 #(
    parameter id_6 = 32'd29
) (
    id_1#(
        .id_2(1),
        .id_3(-1'b0),
        .id_4(id_5[_id_6]),
        .id_7(id_8)
    ),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14#(
        .id_15(1),
        .id_16(1)
    ),
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  and primCall (id_4, id_10, id_9, id_2, id_15, id_3, id_17, id_20, id_18, id_14, id_21, id_16);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  module_2 modCall_1 (
      id_20,
      id_17,
      id_18,
      id_19,
      id_19,
      id_14,
      id_20,
      id_21,
      id_3,
      id_18,
      id_21,
      id_20,
      id_17,
      id_13
  );
  inout wire _id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_22;
endmodule
