#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12bf17980 .scope module, "ALU_top" "ALU_top" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "b_enter";
    .port_info 3 /INPUT 1 "b_sign";
    .port_info 4 /INPUT 8 "sw_in";
    .port_info 5 /OUTPUT 7 "sev_seg";
    .port_info 6 /OUTPUT 8 "anode";
v0x6000003f0990_0 .net "A", 7 0, v0x6000003f74e0_0;  1 drivers
v0x6000003f0a20_0 .net "B", 7 0, v0x6000003f7570_0;  1 drivers
o0x130050a90 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000003f0ab0_0 .net "anode", 7 0, o0x130050a90;  0 drivers
o0x130050ca0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000003f0b40_0 .net "b_enter", 0 0, o0x130050ca0;  0 drivers
o0x130050e20 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000003f0bd0_0 .net "b_sign", 0 0, o0x130050e20;  0 drivers
o0x1300503a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000003f0c60_0 .net "clk", 0 0, o0x1300503a0;  0 drivers
v0x6000003f0cf0_0 .net "d_enter", 0 0, L_0x600001af0850;  1 drivers
v0x6000003f0d80_0 .net "d_sign", 0 0, L_0x600001af0d20;  1 drivers
o0x1300504c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000003f0e10_0 .net "rst_n", 0 0, o0x1300504c0;  0 drivers
o0x130050ac0 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x6000003f0ea0_0 .net "sev_seg", 6 0, o0x130050ac0;  0 drivers
o0x1300507c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000003f0f30_0 .net "sw_in", 7 0, o0x1300507c0;  0 drivers
v0x6000003f0fc0_0 .net "w_bcd_digit", 9 0, L_0x6000000f4c80;  1 drivers
v0x6000003f1050_0 .net "w_func", 3 0, L_0x600001af10a0;  1 drivers
v0x6000003f10e0_0 .net "w_overflow", 0 0, L_0x6000000f4be0;  1 drivers
v0x6000003f1170_0 .net "w_reg_ctrl", 1 0, L_0x600001af1110;  1 drivers
v0x6000003f1200_0 .net "w_result", 7 0, L_0x600001af1260;  1 drivers
v0x6000003f1290_0 .net "w_sign", 0 0, L_0x600001af12d0;  1 drivers
S_0x12bf0aa70 .scope module, "I_ALU" "ALU" 2 65, 3 1 0, S_0x12bf17980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FN";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "sign";
L_0x600001af1260 .functor BUFZ 8, v0x6000003f6370_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001af12d0 .functor BUFZ 1, v0x6000003f67f0_0, C4<0>, C4<0>, C4<0>;
v0x6000003f62e0_0 .net "A", 7 0, v0x6000003f74e0_0;  alias, 1 drivers
v0x6000003f6370_0 .var "ALU_Result", 7 0;
v0x6000003f6400_0 .net "B", 7 0, v0x6000003f7570_0;  alias, 1 drivers
v0x6000003f6490_0 .net "FN", 3 0, L_0x600001af10a0;  alias, 1 drivers
L_0x130088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f6520_0 .net/2u *"_ivl_2", 0 0, L_0x130088010;  1 drivers
v0x6000003f65b0_0 .net *"_ivl_4", 8 0, L_0x6000000f40a0;  1 drivers
L_0x130088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f6640_0 .net/2u *"_ivl_6", 0 0, L_0x130088058;  1 drivers
v0x6000003f66d0_0 .net *"_ivl_8", 8 0, L_0x6000000f4000;  1 drivers
v0x6000003f6760_0 .net "overflow", 0 0, L_0x6000000f4be0;  alias, 1 drivers
v0x6000003f67f0_0 .var "pn", 0 0;
v0x6000003f6880_0 .net "result", 7 0, L_0x600001af1260;  alias, 1 drivers
v0x6000003f6910_0 .net "sign", 0 0, L_0x600001af12d0;  alias, 1 drivers
v0x6000003f69a0_0 .net "tmp", 8 0, L_0x6000000f46e0;  1 drivers
E_0x6000024e71c0 .event anyedge, v0x6000003f6490_0, v0x6000003f62e0_0, v0x6000003f6400_0, v0x6000003f6370_0;
L_0x6000000f40a0 .concat [ 8 1 0 0], v0x6000003f74e0_0, L_0x130088010;
L_0x6000000f4000 .concat [ 8 1 0 0], v0x6000003f7570_0, L_0x130088058;
L_0x6000000f46e0 .arith/sum 9, L_0x6000000f40a0, L_0x6000000f4000;
L_0x6000000f4be0 .part L_0x6000000f46e0, 8, 1;
S_0x12bf0a0e0 .scope module, "I_ALU_CTRL" "ALU_ctrl" 2 43, 4 1 0, S_0x12bf17980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enter";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 4 "func";
    .port_info 5 /OUTPUT 2 "reg_ctrl";
L_0x600001af10a0 .functor BUFZ 4, v0x6000003f6fd0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600001af1110 .functor BUFZ 2, v0x6000003f6c70_0, C4<00>, C4<00>, C4<00>;
v0x6000003f6ac0_0 .net "clk", 0 0, o0x1300503a0;  alias, 0 drivers
v0x6000003f6b50_0 .net "enter", 0 0, L_0x600001af0850;  alias, 1 drivers
v0x6000003f6be0_0 .net "func", 3 0, L_0x600001af10a0;  alias, 1 drivers
v0x6000003f6c70_0 .var "i_reg", 1 0;
v0x6000003f6d00_0 .var "next_i_reg", 1 0;
v0x6000003f6d90_0 .var "next_state", 3 0;
v0x6000003f6e20_0 .net "reg_ctrl", 1 0, L_0x600001af1110;  alias, 1 drivers
v0x6000003f6eb0_0 .net "rst_n", 0 0, o0x1300504c0;  alias, 0 drivers
v0x6000003f6f40_0 .net "sign", 0 0, L_0x600001af0d20;  alias, 1 drivers
v0x6000003f6fd0_0 .var "state", 3 0;
E_0x6000024e7200 .event anyedge, v0x6000003f6f40_0, v0x6000003f6b50_0;
E_0x6000024e7240 .event posedge, v0x6000003f6ac0_0;
S_0x12bf0a250 .scope module, "I_BINARY_TO_BCD" "binary_to_bcd" 2 77, 5 1 0, S_0x12bf17980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 10 "bcd_out";
v0x6000003f7060_0 .net "bcd_out", 9 0, L_0x6000000f4c80;  alias, 1 drivers
v0x6000003f70f0_0 .net "binary_in", 7 0, L_0x600001af1260;  alias, 1 drivers
v0x6000003f7180_0 .var "i", 3 0;
v0x6000003f7210_0 .var "reg_bcd_out", 11 0;
E_0x6000024e7280 .event anyedge, v0x6000003f6880_0;
L_0x6000000f4c80 .part v0x6000003f7210_0, 0, 10;
S_0x12bf09670 .scope module, "I_REG_UPDATER" "reg_updater" 2 54, 6 1 0, S_0x12bf17980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_ctrl";
    .port_info 3 /INPUT 8 "sw_input";
    .port_info 4 /OUTPUT 8 "A";
    .port_info 5 /OUTPUT 8 "B";
v0x6000003f7330_0 .net "A", 7 0, v0x6000003f74e0_0;  alias, 1 drivers
v0x6000003f73c0_0 .net "B", 7 0, v0x6000003f7570_0;  alias, 1 drivers
v0x6000003f7450_0 .net "clk", 0 0, o0x1300503a0;  alias, 0 drivers
v0x6000003f74e0_0 .var "r_A", 7 0;
v0x6000003f7570_0 .var "r_B", 7 0;
v0x6000003f7600_0 .net "reg_ctrl", 1 0, L_0x600001af1110;  alias, 1 drivers
v0x6000003f7690_0 .net "rst_n", 0 0, o0x1300504c0;  alias, 0 drivers
v0x6000003f7720_0 .net "sw_input", 7 0, o0x1300507c0;  alias, 0 drivers
E_0x6000024e72c0 .event anyedge, v0x6000003f6eb0_0, v0x6000003f6e20_0;
S_0x12bf097e0 .scope module, "I_SEVEN_SEGMENT_DRIVER" "seven_segment_driver" 2 85, 7 2 0, S_0x12bf17980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "BCD_digit";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /OUTPUT 8 "digit_anode";
    .port_info 6 /OUTPUT 7 "segment";
L_0x600001af13b0 .functor NOT 8, v0x6000003f0090_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000003f7960_0 .net "BCD_digit", 9 0, L_0x6000000f4c80;  alias, 1 drivers
v0x6000003f79f0_0 .net *"_ivl_2", 7 0, L_0x600001af13b0;  1 drivers
v0x6000003f7a80_0 .net "an_out", 0 0, L_0x6000000f4dc0;  1 drivers
v0x6000003f7b10_0 .net "cat_out", 0 0, L_0x6000000f4d20;  1 drivers
v0x6000003f7ba0_0 .net "clk", 0 0, o0x1300503a0;  alias, 0 drivers
v0x6000003f7c30_0 .net "digit_anode", 7 0, o0x130050a90;  alias, 0 drivers
v0x6000003f7cc0_0 .net "led_out", 7 0, v0x6000003f7840_0;  1 drivers
v0x6000003f7d50_0 .net "overflow", 0 0, L_0x6000000f4be0;  alias, 1 drivers
v0x6000003f7de0_0 .var "routed_vals", 3 0;
v0x6000003f7e70_0 .net "rst_n", 0 0, o0x1300504c0;  alias, 0 drivers
v0x6000003f7f00_0 .net "segment", 6 0, o0x130050ac0;  alias, 0 drivers
v0x6000003f0000_0 .var "segment_counter", 31 0;
v0x6000003f0090_0 .var "segment_state", 7 0;
v0x6000003f0120_0 .net "sign", 0 0, L_0x600001af12d0;  alias, 1 drivers
E_0x6000024e73c0 .event anyedge, v0x6000003f0090_0, v0x6000003f7060_0;
L_0x6000000f4d20 .part v0x6000003f7840_0, 0, 1;
L_0x6000000f4dc0 .part L_0x600001af13b0, 0, 1;
S_0x12bf082c0 .scope module, "my_converter" "sc_to_seven_seg" 7 24, 7 55 0, S_0x12bf097e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD_digit";
    .port_info 1 /OUTPUT 8 "led_out";
v0x6000003f77b0_0 .net "BCD_digit", 3 0, v0x6000003f7de0_0;  1 drivers
v0x6000003f7840_0 .var "int_seven_segment_number", 7 0;
v0x6000003f78d0_0 .net "led_out", 7 0, v0x6000003f7840_0;  alias, 1 drivers
E_0x6000024e7400 .event anyedge, v0x6000003f77b0_0;
S_0x12bf08430 .scope module, "enter_debouncer" "debouncer" 2 25, 8 1 0, S_0x12bf17980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "button_in";
    .port_info 3 /OUTPUT 1 "button_out";
L_0x600001af0850 .functor BUFZ 1, v0x6000003f0480_0, C4<0>, C4<0>, C4<0>;
v0x6000003f01b0_0 .net "button_in", 0 0, o0x130050ca0;  alias, 0 drivers
v0x6000003f0240_0 .net "button_out", 0 0, L_0x600001af0850;  alias, 1 drivers
v0x6000003f02d0_0 .var "button_tmp", 0 0;
v0x6000003f0360_0 .net "clk", 0 0, o0x1300503a0;  alias, 0 drivers
v0x6000003f03f0_0 .var "count", 19 0;
v0x6000003f0480_0 .var "reg_button_out", 0 0;
v0x6000003f0510_0 .net "rst_n", 0 0, o0x1300504c0;  alias, 0 drivers
S_0x12bf09170 .scope module, "sign_debouncer" "debouncer" 2 34, 8 1 0, S_0x12bf17980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "button_in";
    .port_info 3 /OUTPUT 1 "button_out";
L_0x600001af0d20 .functor BUFZ 1, v0x6000003f0870_0, C4<0>, C4<0>, C4<0>;
v0x6000003f05a0_0 .net "button_in", 0 0, o0x130050e20;  alias, 0 drivers
v0x6000003f0630_0 .net "button_out", 0 0, L_0x600001af0d20;  alias, 1 drivers
v0x6000003f06c0_0 .var "button_tmp", 0 0;
v0x6000003f0750_0 .net "clk", 0 0, o0x1300503a0;  alias, 0 drivers
v0x6000003f07e0_0 .var "count", 19 0;
v0x6000003f0870_0 .var "reg_button_out", 0 0;
v0x6000003f0900_0 .net "rst_n", 0 0, o0x1300504c0;  alias, 0 drivers
S_0x12bf18c90 .scope module, "tb_ALU" "tb_ALU" 9 5;
 .timescale -9 -12;
P_0x600001ff2380 .param/l "CLKT" 1 9 8, +C4<00000000000000000000000000001010>;
P_0x600001ff23c0 .param/l "period" 1 9 9, +C4<00000000000000000000000000101000>;
v0x6000003f1b00_0 .var "A", 7 0;
v0x6000003f1b90_0 .var "B", 7 0;
v0x6000003f1c20_0 .var "FN", 3 0;
v0x6000003f1cb0_0 .var "clk", 0 0;
v0x6000003f1d40_0 .net "overflow", 0 0, L_0x6000000f5040;  1 drivers
v0x6000003f1dd0_0 .net "result", 7 0, L_0x600001af1420;  1 drivers
v0x6000003f1e60_0 .net "sign", 0 0, L_0x600001af1490;  1 drivers
S_0x12bf092e0 .scope module, "I_ALU" "ALU" 9 33, 3 1 0, S_0x12bf18c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FN";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "sign";
L_0x600001af1420 .functor BUFZ 8, v0x6000003f1440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001af1490 .functor BUFZ 1, v0x6000003f18c0_0, C4<0>, C4<0>, C4<0>;
v0x6000003f13b0_0 .net "A", 7 0, v0x6000003f1b00_0;  1 drivers
v0x6000003f1440_0 .var "ALU_Result", 7 0;
v0x6000003f14d0_0 .net "B", 7 0, v0x6000003f1b90_0;  1 drivers
v0x6000003f1560_0 .net "FN", 3 0, v0x6000003f1c20_0;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f15f0_0 .net/2u *"_ivl_2", 0 0, L_0x1300880a0;  1 drivers
v0x6000003f1680_0 .net *"_ivl_4", 8 0, L_0x6000000f4e60;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f1710_0 .net/2u *"_ivl_6", 0 0, L_0x1300880e8;  1 drivers
v0x6000003f17a0_0 .net *"_ivl_8", 8 0, L_0x6000000f4f00;  1 drivers
v0x6000003f1830_0 .net "overflow", 0 0, L_0x6000000f5040;  alias, 1 drivers
v0x6000003f18c0_0 .var "pn", 0 0;
v0x6000003f1950_0 .net "result", 7 0, L_0x600001af1420;  alias, 1 drivers
v0x6000003f19e0_0 .net "sign", 0 0, L_0x600001af1490;  alias, 1 drivers
v0x6000003f1a70_0 .net "tmp", 8 0, L_0x6000000f4fa0;  1 drivers
E_0x6000024e6f40 .event anyedge, v0x6000003f1560_0, v0x6000003f13b0_0, v0x6000003f14d0_0, v0x6000003f1440_0;
L_0x6000000f4e60 .concat [ 8 1 0 0], v0x6000003f1b00_0, L_0x1300880a0;
L_0x6000000f4f00 .concat [ 8 1 0 0], v0x6000003f1b90_0, L_0x1300880e8;
L_0x6000000f4fa0 .arith/sum 9, L_0x6000000f4e60, L_0x6000000f4f00;
L_0x6000000f5040 .part L_0x6000000f4fa0, 8, 1;
S_0x12bf0ae00 .scope module, "tb_ALU_ctrl" "tb_ALU_ctrl" 10 4;
 .timescale -9 -12;
P_0x600001ff2400 .param/l "CLKT" 1 10 7, +C4<00000000000000000000000000001010>;
P_0x600001ff2440 .param/l "period" 1 10 8, +C4<00000000000000000000000000101000>;
v0x6000003f2520_0 .var "clk", 0 0;
v0x6000003f25b0_0 .var "enter", 0 0;
v0x6000003f2640_0 .net "func", 3 0, L_0x600001af1500;  1 drivers
v0x6000003f26d0_0 .net "reg_ctrl", 1 0, L_0x600001af1570;  1 drivers
v0x6000003f2760_0 .var "rst_n", 0 0;
v0x6000003f27f0_0 .var "sign", 0 0;
S_0x12bf077f0 .scope module, "I_ALU_CTRL" "ALU_ctrl" 10 32, 4 1 0, S_0x12bf0ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enter";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 4 "func";
    .port_info 5 /OUTPUT 2 "reg_ctrl";
L_0x600001af1500 .functor BUFZ 4, v0x6000003f2490_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600001af1570 .functor BUFZ 2, v0x6000003f2130_0, C4<00>, C4<00>, C4<00>;
v0x6000003f1f80_0 .net "clk", 0 0, v0x6000003f2520_0;  1 drivers
v0x6000003f2010_0 .net "enter", 0 0, v0x6000003f25b0_0;  1 drivers
v0x6000003f20a0_0 .net "func", 3 0, L_0x600001af1500;  alias, 1 drivers
v0x6000003f2130_0 .var "i_reg", 1 0;
v0x6000003f21c0_0 .var "next_i_reg", 1 0;
v0x6000003f2250_0 .var "next_state", 3 0;
v0x6000003f22e0_0 .net "reg_ctrl", 1 0, L_0x600001af1570;  alias, 1 drivers
v0x6000003f2370_0 .net "rst_n", 0 0, v0x6000003f2760_0;  1 drivers
v0x6000003f2400_0 .net "sign", 0 0, v0x6000003f27f0_0;  1 drivers
v0x6000003f2490_0 .var "state", 3 0;
E_0x6000024e77c0 .event anyedge, v0x6000003f2400_0, v0x6000003f2010_0;
E_0x6000024e7800 .event posedge, v0x6000003f1f80_0;
S_0x12bf0af70 .scope module, "tb_binary_to_bcd" "tb_binary_to_bcd" 11 6;
 .timescale -9 -12;
P_0x600001ff2480 .param/l "CLKT" 1 11 8, +C4<00000000000000000000000000001010>;
P_0x600001ff24c0 .param/l "period" 1 11 9, +C4<00000000000000000000000000101000>;
v0x6000003f2ac0_0 .var "Clk", 0 0;
v0x6000003f2b50_0 .var "Rst_n", 0 0;
v0x6000003f2be0_0 .net "bcd_out", 9 0, L_0x6000000f50e0;  1 drivers
v0x6000003f2c70_0 .var "binary_in", 7 0;
S_0x12bf07960 .scope module, "I_BINARY_TO_BCD" "binary_to_bcd" 11 38, 5 1 0, S_0x12bf0af70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 10 "bcd_out";
v0x6000003f2880_0 .net "bcd_out", 9 0, L_0x6000000f50e0;  alias, 1 drivers
v0x6000003f2910_0 .net "binary_in", 7 0, v0x6000003f2c70_0;  1 drivers
v0x6000003f29a0_0 .var "i", 3 0;
v0x6000003f2a30_0 .var "reg_bcd_out", 11 0;
E_0x6000024e7880 .event anyedge, v0x6000003f2910_0;
L_0x6000000f50e0 .part v0x6000003f2a30_0, 0, 10;
S_0x12bf0a900 .scope module, "tb_reg_updater" "tb_reg_updater" 12 4;
 .timescale -9 -12;
P_0x600001ff2500 .param/l "CLKT" 1 12 6, +C4<00000000000000000000000000001010>;
P_0x600001ff2540 .param/l "period" 1 12 7, +C4<00000000000000000000000000101000>;
v0x6000003f3210_0 .net "A", 7 0, L_0x600001af15e0;  1 drivers
v0x6000003f32a0_0 .net "B", 7 0, L_0x600001af1650;  1 drivers
v0x6000003f3330_0 .var "clk", 0 0;
v0x6000003f33c0_0 .var "reg_ctrl", 1 0;
v0x6000003f3450_0 .var "rst_n", 0 0;
v0x6000003f34e0_0 .var "sw_input", 7 0;
S_0x12bf06b30 .scope module, "I_REG_UPDATER" "reg_updater" 12 32, 6 1 0, S_0x12bf0a900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_ctrl";
    .port_info 3 /INPUT 8 "sw_input";
    .port_info 4 /OUTPUT 8 "A";
    .port_info 5 /OUTPUT 8 "B";
L_0x600001af15e0 .functor BUFZ 8, v0x6000003f2f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001af1650 .functor BUFZ 8, v0x6000003f2fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000003f2d90_0 .net "A", 7 0, L_0x600001af15e0;  alias, 1 drivers
v0x6000003f2e20_0 .net "B", 7 0, L_0x600001af1650;  alias, 1 drivers
v0x6000003f2eb0_0 .net "clk", 0 0, v0x6000003f3330_0;  1 drivers
v0x6000003f2f40_0 .var "r_A", 7 0;
v0x6000003f2fd0_0 .var "r_B", 7 0;
v0x6000003f3060_0 .net "reg_ctrl", 1 0, v0x6000003f33c0_0;  1 drivers
v0x6000003f30f0_0 .net "rst_n", 0 0, v0x6000003f3450_0;  1 drivers
v0x6000003f3180_0 .net "sw_input", 7 0, v0x6000003f34e0_0;  1 drivers
E_0x6000024e78c0 .event anyedge, v0x6000003f30f0_0, v0x6000003f3060_0;
    .scope S_0x12bf08430;
T_0 ;
    %wait E_0x6000024e7240;
    %load/vec4 v0x6000003f0510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000003f03f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000003f03f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000003f03f0_0, 0;
    %load/vec4 v0x6000003f01b0_0;
    %assign/vec4 v0x6000003f02d0_0, 0;
    %load/vec4 v0x6000003f03f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x6000003f02d0_0;
    %assign/vec4 v0x6000003f0480_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12bf09170;
T_1 ;
    %wait E_0x6000024e7240;
    %load/vec4 v0x6000003f0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000003f07e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000003f07e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000003f07e0_0, 0;
    %load/vec4 v0x6000003f05a0_0;
    %assign/vec4 v0x6000003f06c0_0, 0;
    %load/vec4 v0x6000003f07e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x6000003f06c0_0;
    %assign/vec4 v0x6000003f0870_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12bf0a0e0;
T_2 ;
    %wait E_0x6000024e7240;
    %load/vec4 v0x6000003f6eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000003f6fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000003f6c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000003f6d90_0;
    %assign/vec4 v0x6000003f6fd0_0, 0;
    %load/vec4 v0x6000003f6d00_0;
    %assign/vec4 v0x6000003f6c70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12bf0a0e0;
T_3 ;
    %wait E_0x6000024e7200;
    %load/vec4 v0x6000003f6fd0_0;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %load/vec4 v0x6000003f6c70_0;
    %store/vec4 v0x6000003f6d00_0, 0, 2;
    %load/vec4 v0x6000003f6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000003f6fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000003f6d00_0, 0, 2;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000003f6d00_0, 0, 2;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000003f6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x6000003f6fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x6000003f6fd0_0;
    %store/vec4 v0x6000003f6d90_0, 0, 4;
    %load/vec4 v0x6000003f6c70_0;
    %store/vec4 v0x6000003f6d00_0, 0, 2;
T_3.13 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12bf09670;
T_4 ;
    %wait E_0x6000024e72c0;
    %load/vec4 v0x6000003f7690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f7570_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000003f7600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f7570_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x6000003f7720_0;
    %assign/vec4 v0x6000003f74e0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x6000003f7720_0;
    %assign/vec4 v0x6000003f7570_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12bf0aa70;
T_5 ;
    %wait E_0x6000024e71c0;
    %load/vec4 v0x6000003f6490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v0x6000003f62e0_0;
    %load/vec4 v0x6000003f6400_0;
    %add;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x6000003f62e0_0;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x6000003f6400_0;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x6000003f62e0_0;
    %load/vec4 v0x6000003f6400_0;
    %add;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x6000003f62e0_0;
    %load/vec4 v0x6000003f6400_0;
    %sub;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x6000003f62e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x6000003f62e0_0;
    %load/vec4 v0x6000003f6400_0;
    %add;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x6000003f62e0_0;
    %load/vec4 v0x6000003f6400_0;
    %sub;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x6000003f62e0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x6000003f6370_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x6000003f6490_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_5.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x6000003f6490_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 9;
T_5.14;
    %jmp/1 T_5.13, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x6000003f6490_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 9;
T_5.13;
    %flag_get/vec4 4;
    %jmp/0 T_5.12, 4;
    %load/vec4 v0x6000003f6370_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f67f0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f67f0_0, 0;
T_5.11 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12bf0a250;
T_6 ;
    %wait E_0x6000024e7280;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000003f7210_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f7180_0, 0, 4;
T_6.0 ;
    %load/vec4 v0x6000003f7180_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x6000003f70f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x6000003f7180_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000003f7210_0, 0, 12;
    %load/vec4 v0x6000003f7180_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.4, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000003f7210_0, 4, 4;
T_6.2 ;
    %load/vec4 v0x6000003f7180_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.7, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000003f7210_0, 4, 4;
T_6.5 ;
    %load/vec4 v0x6000003f7180_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.10, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x6000003f7210_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000003f7210_0, 4, 4;
T_6.8 ;
    %load/vec4 v0x6000003f7180_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000003f7180_0, 0, 4;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12bf082c0;
T_7 ;
    %wait E_0x6000024e7400;
    %load/vec4 v0x6000003f77b0_0;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x6000003f7840_0, 0, 8;
    %jmp T_7.1;
T_7.1 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12bf097e0;
T_8 ;
    %wait E_0x6000024e73c0;
    %load/vec4 v0x6000003f0090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v0x6000003f7960_0;
    %parti/s 8, 0, 2;
    %pad/u 4;
    %store/vec4 v0x6000003f7de0_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x6000003f7960_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x6000003f7de0_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x6000003f7960_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x6000003f7de0_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x6000003f7960_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000003f7de0_0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12bf097e0;
T_9 ;
    %wait E_0x6000024e7240;
    %load/vec4 v0x6000003f7e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000003f0090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000003f0000_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000003f0000_0;
    %cmpi/e 100000, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000003f0000_0, 0;
    %load/vec4 v0x6000003f0090_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x6000003f0090_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000003f0090_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000003f0090_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x6000003f0000_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000003f0000_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12bf092e0;
T_10 ;
    %wait E_0x6000024e6f40;
    %load/vec4 v0x6000003f1560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %load/vec4 v0x6000003f13b0_0;
    %load/vec4 v0x6000003f14d0_0;
    %add;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x6000003f13b0_0;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x6000003f14d0_0;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x6000003f13b0_0;
    %load/vec4 v0x6000003f14d0_0;
    %add;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x6000003f13b0_0;
    %load/vec4 v0x6000003f14d0_0;
    %sub;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x6000003f13b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x6000003f13b0_0;
    %load/vec4 v0x6000003f14d0_0;
    %add;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x6000003f13b0_0;
    %load/vec4 v0x6000003f14d0_0;
    %sub;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x6000003f13b0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x6000003f1440_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x6000003f1560_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_10.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x6000003f1560_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 9;
T_10.14;
    %jmp/1 T_10.13, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x6000003f1560_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 9;
T_10.13;
    %flag_get/vec4 4;
    %jmp/0 T_10.12, 4;
    %load/vec4 v0x6000003f1440_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f18c0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f18c0_0, 0;
T_10.11 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12bf18c90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f1cb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000003f1b00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000003f1b90_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f1c20_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x12bf18c90;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x6000003f1cb0_0;
    %inv;
    %store/vec4 v0x6000003f1cb0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12bf18c90;
T_13 ;
    %vpi_call 9 46 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 9 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12bf18c90 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 148, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 35, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 99, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 242, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 49, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 45, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f1b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f1b90_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6000003f1c20_0, 0;
    %delay 40000, 0;
    %vpi_call 9 113 "$display", "@%0d: ALU TEST PASSED", $time {0 0 0};
    %vpi_call 9 114 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x12bf077f0;
T_14 ;
    %wait E_0x6000024e7800;
    %load/vec4 v0x6000003f2370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000003f2490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000003f2130_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000003f2250_0;
    %assign/vec4 v0x6000003f2490_0, 0;
    %load/vec4 v0x6000003f21c0_0;
    %assign/vec4 v0x6000003f2130_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12bf077f0;
T_15 ;
    %wait E_0x6000024e77c0;
    %load/vec4 v0x6000003f2490_0;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %load/vec4 v0x6000003f2130_0;
    %store/vec4 v0x6000003f21c0_0, 0, 2;
    %load/vec4 v0x6000003f2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x6000003f2490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000003f21c0_0, 0, 2;
    %jmp T_15.11;
T_15.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000003f21c0_0, 0, 2;
    %jmp T_15.11;
T_15.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000003f2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x6000003f2490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %jmp T_15.23;
T_15.23 ;
    %pop/vec4 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x6000003f2490_0;
    %store/vec4 v0x6000003f2250_0, 0, 4;
    %load/vec4 v0x6000003f2130_0;
    %store/vec4 v0x6000003f21c0_0, 0, 2;
T_15.13 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12bf0ae00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f2520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f27f0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x12bf0ae00;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x6000003f2520_0;
    %inv;
    %store/vec4 v0x6000003f2520_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12bf0ae00;
T_18 ;
    %vpi_call 10 45 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 10 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12bf0ae00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2760_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2760_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f27f0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f27f0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f25b0_0, 0;
    %delay 40000, 0;
    %vpi_call 10 88 "$display", "@%0d: TEST PASSED", $time {0 0 0};
    %vpi_call 10 89 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x12bf07960;
T_19 ;
    %wait E_0x6000024e7880;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000003f2a30_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003f29a0_0, 0, 4;
T_19.0 ;
    %load/vec4 v0x6000003f29a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x6000003f2910_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x6000003f29a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000003f2a30_0, 0, 12;
    %load/vec4 v0x6000003f29a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_19.4, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000003f2a30_0, 4, 4;
T_19.2 ;
    %load/vec4 v0x6000003f29a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_19.7, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000003f2a30_0, 4, 4;
T_19.5 ;
    %load/vec4 v0x6000003f29a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_19.10, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x6000003f2a30_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000003f2a30_0, 4, 4;
T_19.8 ;
    %load/vec4 v0x6000003f29a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000003f29a0_0, 0, 4;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12bf0af70;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f2b50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000003f2c70_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x12bf0af70;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x6000003f2ac0_0;
    %inv;
    %store/vec4 v0x6000003f2ac0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12bf0af70;
T_22 ;
    %vpi_call 11 54 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 11 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12bf0af70 {0 0 0};
    %delay 40000, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x6000003f2c70_0, 0;
    %delay 40000, 0;
    %vpi_call 11 65 "$display", "@%0d: BCD TEST PASSED", $time {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x12bf06b30;
T_23 ;
    %wait E_0x6000024e78c0;
    %load/vec4 v0x6000003f30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f2f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f2fd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000003f3060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f2f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000003f2fd0_0, 0;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x6000003f3180_0;
    %assign/vec4 v0x6000003f2f40_0, 0;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x6000003f3180_0;
    %assign/vec4 v0x6000003f2fd0_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x12bf0a900;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f3330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f3450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000003f33c0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000003f34e0_0, 0, 8;
    %end;
    .thread T_24;
    .scope S_0x12bf0a900;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x6000003f3330_0;
    %inv;
    %store/vec4 v0x6000003f3330_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12bf0a900;
T_26 ;
    %vpi_call 12 44 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 12 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12bf0a900 {0 0 0};
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x6000003f34e0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000003f33c0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x6000003f34e0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000003f33c0_0, 0;
    %delay 40000, 0;
    %delay 40000, 0;
    %vpi_call 12 64 "$display", "@%0d: reg_updater TEST PASSED", $time {0 0 0};
    %vpi_call 12 65 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "ALU_top.v";
    "ALU.v";
    "ALU_ctrl.v";
    "binary_to_bcd.v";
    "reg_updater.v";
    "seven_segment_driver.v";
    "debouncer.v";
    "testbench_ALU.v";
    "testbench_ALU_ctrl.v";
    "testbench_bcd.v";
    "testbench_reg.v";
