git clone --depth 1 --no-tags https://github.com/VoltsBD/IMPROVEDRISCARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712441016
git clone --depth 1 --no-tags https://github.com/PramodAlamuri/Improved-approximate-multiplier-architecture-for-image-processing-and-neural-network-applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711192751
git clone --depth 1 --no-tags https://github.com/cp024s/1x3-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710437306
git clone --depth 1 --no-tags https://github.com/pitchaya/sony_sublvds_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709692970
git clone --depth 1 --no-tags https://github.com/jm-marqueti/vvc_transforms_ECL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712105862
git clone --depth 1 --no-tags https://github.com/Butewbr/fourbitsadderhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712015209
git clone --depth 1 --no-tags https://github.com/Poulami2515/Single_Master_Single_Slave_SPI_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708076346
git clone --depth 1 --no-tags https://github.com/04ac/Sem-3-DSD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713257275
git clone --depth 1 --no-tags https://github.com/LearnFpgaEasily/Solving-Sudoku-with-SymbiYosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712313417
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/asap7_sram_0p0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713234365
git clone --depth 1 --no-tags https://github.com/kazuokada/tangnano20k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708857976
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/SoC_Design_Lab4_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711423065
git clone --depth 1 --no-tags https://github.com/AyaseErii/Junk_breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708442240
git clone --depth 1 --no-tags https://github.com/helium729/ravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709600186
git clone --depth 1 --no-tags https://github.com/Fatemehgolshan/ARINC429.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715394044
git clone --depth 1 --no-tags https://github.com/InputBlackBoxOutput/Byte-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712691039
git clone --depth 1 --no-tags https://github.com/CoreRasurae/Apple2e_SDRAM_tester_TangNano20K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714815835
git clone --depth 1 --no-tags https://github.com/MihailoCode/neural_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712792314
git clone --depth 1 --no-tags https://github.com/yassinelkashef/UVM-Verification-of-AXI4-Lite-Interface-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709443526
git clone --depth 1 --no-tags https://github.com/Drashti268/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708676435
git clone --depth 1 --no-tags https://github.com/lx071/caravel_usb1_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708260449
git clone --depth 1 --no-tags https://github.com/VALO64/FPGA_ADC_V1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710541300
git clone --depth 1 --no-tags https://github.com/nehranarendra/HAMMING-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715244172
git clone --depth 1 --no-tags https://github.com/kthkhanhtrinh/2D_Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714150334
git clone --depth 1 --no-tags https://github.com/Carl7yan/bt_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712882816
git clone --depth 1 --no-tags https://github.com/unic-cass/IC1-CASS-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711322303
git clone --depth 1 --no-tags https://github.com/MaYangle/DDS-circuit-for-generating-various-modulation-dividers..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714097304
git clone --depth 1 --no-tags https://github.com/rishabh4749/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714164402
git clone --depth 1 --no-tags https://github.com/merledu/wenquxing22A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709773549
git clone --depth 1 --no-tags https://github.com/Drashti268/ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708677379
git clone --depth 1 --no-tags https://github.com/Mahendrapatil2256/Transmitter_Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710278311
git clone --depth 1 --no-tags https://github.com/long385552/SoC_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709622875
git clone --depth 1 --no-tags https://github.com/BAO-Rongxin/AES128-Encryption-and-Decrytion-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709701072
git clone --depth 1 --no-tags https://github.com/TheWayForward/Simple-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708261490
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/gfmpw1-multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713796454
git clone --depth 1 --no-tags https://github.com/harwHarw03/adaptive-filter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710429659
git clone --depth 1 --no-tags https://github.com/jmadden173/tt05-delta-modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712646816
git clone --depth 1 --no-tags https://github.com/liuchao6355/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708023591
git clone --depth 1 --no-tags https://github.com/tommythorn/no-time-for-squares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713116442
git clone --depth 1 --no-tags https://github.com/mountains-high/tt05-mountains-high-if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713216466
git clone --depth 1 --no-tags https://github.com/yassinelkashef/Low_Power_Multi-Clock_Configurable_Processing-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709847779
git clone --depth 1 --no-tags https://github.com/s095339/SOC_lab_exmem_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711393261
git clone --depth 1 --no-tags https://github.com/rosieyxl/dance-away.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715154193
git clone --depth 1 --no-tags https://github.com/gatecat/mister_nes_gfmpw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712943522
git clone --depth 1 --no-tags https://github.com/csinha134/iverilog-embed-sys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714926602
git clone --depth 1 --no-tags https://github.com/hjzts/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710706797
git clone --depth 1 --no-tags https://github.com/AllenHeartcore/ECE411_UIUC23fa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713379483
git clone --depth 1 --no-tags https://github.com/tsheaves/tiny_tapeout_tdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712584135
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/ai_solar_panel_monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711343703
git clone --depth 1 --no-tags https://github.com/DiscreteVic/AnaloguePocketDev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712072747
git clone --depth 1 --no-tags https://github.com/IsmGB/final-project-tfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709789145
git clone --depth 1 --no-tags https://github.com/Shashankp122003/Single_cycle_RISC_V_Cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711443144
git clone --depth 1 --no-tags https://github.com/Joao-Pedro-Cabral/PoliRISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708565416
git clone --depth 1 --no-tags https://github.com/birdybro/rgb_conv_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712515626
git clone --depth 1 --no-tags https://github.com/davidparent/8-bit-QIF-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714106305
git clone --depth 1 --no-tags https://github.com/rohitmanohar2108/DDS-Mini-Project-23-24-The-Chess-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709361704
git clone --depth 1 --no-tags https://github.com/mvirkkunen/ice40-term.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708516765
git clone --depth 1 --no-tags https://github.com/MohamedSamy59/-16-bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708092770
git clone --depth 1 --no-tags https://github.com/SakirHussain/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710249890
git clone --depth 1 --no-tags https://github.com/st256-ai/pulse-propagation-time-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711482157
git clone --depth 1 --no-tags https://github.com/tasnia359/arm32-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711852186
git clone --depth 1 --no-tags https://github.com/william881106/HDLBits_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711220581
git clone --depth 1 --no-tags https://github.com/sprsr/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714462349
git clone --depth 1 --no-tags https://github.com/ziky0827/learn_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709667333
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/RISC-V-Phase-2-_Cache-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708338158
git clone --depth 1 --no-tags https://github.com/WilferCiro/blog-mips32bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711305932
git clone --depth 1 --no-tags https://github.com/jaehyukk/Finger_Counting_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711469280
git clone --depth 1 --no-tags https://github.com/stephen-kao/course-lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708844909
git clone --depth 1 --no-tags https://github.com/suxijie/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709177067
git clone --depth 1 --no-tags https://github.com/Peggyliao/FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708453123
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711650895
git clone --depth 1 --no-tags https://github.com/keerthankopp/riscv-dobby-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710229530
git clone --depth 1 --no-tags https://github.com/Aquiles2001/TP1_Arquitectira_de_computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711045260
git clone --depth 1 --no-tags https://github.com/omareqbal/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711997932
git clone --depth 1 --no-tags https://github.com/rejunity/tt05-lif-neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712438147
git clone --depth 1 --no-tags https://github.com/isikkusgoz/test_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712987415
git clone --depth 1 --no-tags https://github.com/CGrossMartinez/VLSIDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714755210
git clone --depth 1 --no-tags https://github.com/wanyangwy/logic_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714833965
git clone --depth 1 --no-tags https://github.com/XXXJCSAMA/Computer-Composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714572963
git clone --depth 1 --no-tags https://github.com/serge-balakshiy/myj1s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713887491
git clone --depth 1 --no-tags https://github.com/Rohitvgupta15/Uart_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715450561
git clone --depth 1 --no-tags https://github.com/shwet638/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714252681
git clone --depth 1 --no-tags https://github.com/Cutexbx/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712234664
git clone --depth 1 --no-tags https://github.com/AmirhosseinZanjani/GTO2_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712461383
git clone --depth 1 --no-tags https://github.com/szyang78/EC551_ENIGMA551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712696158
git clone --depth 1 --no-tags https://github.com/saahil-p/DDCO-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712873309
git clone --depth 1 --no-tags https://github.com/luangalindo1/semaforo_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712504761
git clone --depth 1 --no-tags https://github.com/crispy245/tt05-4-Bit-CSA-2-Stage-Pipelined-Multiplier-Crispo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713552162
git clone --depth 1 --no-tags https://github.com/veri9ood100/N-x-N-Matrix-Multiplicator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714903827
git clone --depth 1 --no-tags https://github.com/otabek7/Datapath_Components_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713578654
git clone --depth 1 --no-tags https://github.com/Aarush-Kashyap-221CS201/S2-T17-Binary-Arcade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709815450
git clone --depth 1 --no-tags https://github.com/Dhanush0804/DDS_Project_S2-T21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709825949
