$date
	Sat Sep 28 10:17:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_ripple_carry_4_bit_adder $end
$var wire 4 ! S [3:0] $end
$var wire 1 " C4 $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % C0 $end
$scope module RC4bA $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % C_0 $end
$var wire 4 ( SUM [3:0] $end
$var wire 1 " C_4 $end
$var wire 1 ) C_3 $end
$var wire 1 * C_2 $end
$var wire 1 + C_1 $end
$scope module FA0 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % C_in $end
$var wire 1 + C_out $end
$var wire 1 . S $end
$var wire 1 / P $end
$var wire 1 0 G2 $end
$var wire 1 1 G1 $end
$scope module hf1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 1 C $end
$var wire 1 / S $end
$upscope $end
$scope module hf2 $end
$var wire 1 / A $end
$var wire 1 % B $end
$var wire 1 0 C $end
$var wire 1 . S $end
$upscope $end
$upscope $end
$scope module FA1 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 + C_in $end
$var wire 1 * C_out $end
$var wire 1 4 S $end
$var wire 1 5 P $end
$var wire 1 6 G2 $end
$var wire 1 7 G1 $end
$scope module hf1 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 7 C $end
$var wire 1 5 S $end
$upscope $end
$scope module hf2 $end
$var wire 1 5 A $end
$var wire 1 + B $end
$var wire 1 6 C $end
$var wire 1 4 S $end
$upscope $end
$upscope $end
$scope module FA2 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 * C_in $end
$var wire 1 ) C_out $end
$var wire 1 : S $end
$var wire 1 ; P $end
$var wire 1 < G2 $end
$var wire 1 = G1 $end
$scope module hf1 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 = C $end
$var wire 1 ; S $end
$upscope $end
$scope module hf2 $end
$var wire 1 ; A $end
$var wire 1 * B $end
$var wire 1 < C $end
$var wire 1 : S $end
$upscope $end
$upscope $end
$scope module FA3 $end
$var wire 1 > A $end
$var wire 1 ? B $end
$var wire 1 ) C_in $end
$var wire 1 " C_out $end
$var wire 1 @ S $end
$var wire 1 A P $end
$var wire 1 B G2 $end
$var wire 1 C G1 $end
$scope module hf1 $end
$var wire 1 > A $end
$var wire 1 ? B $end
$var wire 1 C C $end
$var wire 1 A S $end
$upscope $end
$scope module hf2 $end
$var wire 1 A A $end
$var wire 1 ) B $end
$var wire 1 B C $end
$var wire 1 @ S $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0C
0B
0A
1@
0?
0>
0=
1<
1;
0:
19
08
07
16
15
04
13
02
11
00
0/
0.
1-
1,
1+
1*
1)
b1000 (
b111 '
b1 &
0%
b111 $
b1 #
0"
b1000 !
$end
#20
0@
0*
0)
14
06
b10 !
b10 (
0:
0<
05
0;
03
09
b1 $
b1 '
#40
1@
1)
1<
1*
04
16
b1000 !
b1000 (
0:
15
1;
13
18
b11 $
b11 '
b101 #
b101 &
#80
03
19
12
08
b101 $
b101 '
b11 #
b11 &
#100
0@
0)
1:
0<
0*
14
06
b111 !
b111 (
1.
0+
1/
01
0-
09
18
b0 $
b0 '
b111 #
b111 &
#140
1-
13
19
0,
02
08
b111 $
b111 '
b0 #
b0 &
#160
1@
0.
1+
b1010 !
b1010 (
0:
1)
05
0/
11
0;
1=
03
1,
18
b101 $
b101 '
b101 #
b101 &
#250
