@W: CS142 :"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\clk_gen.v":1:28:1:34|Range of port scancnt in port declaration and body are different.

