Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 23:34:21 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.71e-02    0.221 1.44e+07    0.273 100.0
  U0_CLK_GATE (CLK_GATE)               1.85e-03 4.78e-03 4.48e+04 6.67e-03   2.4
  U0_ALU (ALU_WIDTH8_test_1)           6.77e-05 1.33e-02 4.29e+06 1.76e-02   6.5
    mult_45 (ALU_WIDTH8_DW02_mult_0)   5.58e-06 1.29e-06 1.65e+06 1.66e-03   0.6
    add_43 (ALU_WIDTH8_DW01_add_0)     7.43e-07 8.83e-06 2.05e+05 2.14e-04   0.1
    sub_44 (ALU_WIDTH8_DW01_sub_0)     1.12e-06 9.49e-06 2.48e+05 2.58e-04   0.1
    div_46 (ALU_WIDTH8_DW_div_uns_0)   2.80e-06 1.77e-05 1.24e+06 1.26e-03   0.5
  U0_RegFile (RegFile_DEPTH16_WIDTH8_test_1)
                                       3.21e-03    0.107 3.42e+06    0.113  41.6
  U0_SYS_CTRL (SYS_CTRL_test_1)        2.85e-04 1.38e-02 6.06e+05 1.47e-02   5.4
  U0_UART (UART_TOP_test_1)            5.50e-04 5.79e-03 2.01e+06 8.35e-03   3.1
    RX_UNIT (UART_RX_Top_test_1)       4.19e-04 4.77e-03 1.52e+06 6.71e-03   2.5
      U_FSM (UART_RX_FSM_test_1)       1.09e-04 6.18e-04 4.53e+05 1.18e-03   0.4
      U_stop_chk (UART_RX_stop_check_test_1)
                                          0.000 1.05e-04 1.89e+04 1.24e-04   0.0
      U_start_chk (UART_RX_start_check_test_1)
                                          0.000 1.05e-04 1.56e+04 1.21e-04   0.0
      U_Par_check (UART_RX_parity_check_test_1)
                                       4.82e-06 1.60e-04 1.12e+05 2.78e-04   0.1
      U_sampler (UART_RX_sampler_test_1)
                                       1.81e-05 5.65e-04 1.88e+05 7.72e-04   0.3
      U_edge_counter (UART_RX_edge_counter_test_1)
                                       7.30e-05 1.13e-03 3.49e+05 1.55e-03   0.6
      U_desrial (UART_RX_deserializer_test_1)
                                       1.56e-04 2.09e-03 3.74e+05 2.62e-03   1.0
    TX_UNIT (UART_TX_Top_test_1)       1.28e-04 1.01e-03 4.91e+05 1.63e-03   0.6
      SER (UART_Serializer_test_1)     1.00e-04 7.55e-04 2.89e+05 1.14e-03   0.4
      FSM (UART_FSM_test_1)            8.05e-08 1.72e-04 8.84e+04 2.60e-04   0.1
      parity_calc (UART_Parity_test_1) 2.87e-06 8.41e-05 1.09e+05 1.96e-04   0.1
  U1_ClkDiv (Clk_Divider_test_1)       1.36e-05 1.11e-03 5.99e+05 1.72e-03   0.6
    r72 (Clk_Divider_1_DW01_inc_0)        0.000    0.000 9.76e+04 9.76e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)           1.17e-05 8.94e-06 3.91e+04 5.98e-05   0.0
  U0_ClkDiv (Clk_Divider_test_0)       8.89e-05 1.27e-03 5.73e+05 1.93e-03   0.7
    r72 (Clk_Divider_0_DW01_inc_0)     1.33e-07 5.03e-07 9.76e+04 9.83e-05   0.0
  U0_PULSE_GEN (PULSE_GEN_test_0)         0.000 1.13e-04 2.62e+04 1.39e-04   0.1
  U0_ASYNC_FIFO (ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8_test_1)
                                       1.59e-03 6.00e-02 2.32e+06 6.39e-02  23.4
    U_FIFO_RD (ASYNC_FIFO_RD_B_WIDTH3_test_1)
                                       3.18e-07 4.54e-04 2.41e+05 6.95e-04   0.3
    U_FIFO_WR (ASYNC_FIFO_WR_B_WIDTH3_test_1)
                                       4.94e-05 6.26e-03 2.42e+05 6.55e-03   2.4
    U_R2W_SYNC (ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_test_0)
                                       3.00e-06 5.88e-03 9.50e+04 5.98e-03   2.2
    U_W2R_SYNC (ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_test_1)
                                          0.000 4.66e-04 8.64e+04 5.53e-04   0.2
    U_FIFO_MEM (ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8_test_1)
                                       1.30e-03 4.69e-02 1.65e+06 4.99e-02  18.3
  U0_ref_Data_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                          0.000 9.51e-03 2.02e+05 9.71e-03   3.6
    U_PULSE_GEN (PULSE_GEN_test_1)        0.000 1.46e-03 2.82e+04 1.49e-03   0.5
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       1.31e-05 2.12e-03 2.95e+04 2.17e-03   0.8
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       2.95e-06 2.94e-04 2.82e+04 3.25e-04   0.1
  U6_SYNC_RST_MUX_UART (MUX_2X1_5)     9.35e-07 4.26e-06 1.42e+04 1.94e-05   0.0
  U5_SYNC_RST_MUX_REF (MUX_2X1_6)      7.99e-06 3.64e-05 1.40e+04 5.84e-05   0.0
  U4_RST_MUX (MUX_2X1_0)               5.69e-05 4.71e-05 1.37e+04 1.18e-04   0.0
  U3_RX_CLK_MUX (MUX_2X1_2)            3.17e-04 7.34e-05 1.37e+04 4.04e-04   0.1
  U2_TX_CLK_MUX (MUX_2X1_3)            8.43e-06 2.22e-06 1.37e+04 2.43e-05   0.0
  U1_UART_CLK_MUX (MUX_2X1_4)          2.05e-04 7.35e-05 1.37e+04 2.93e-04   0.1
  U0_REF_CLK_MUX (MUX_2X1_1)           2.74e-02 2.04e-03 2.11e+04 2.94e-02  10.8
1
