#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 16:00:50 2023
# Process ID: 25327
# Current directory: /home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1
# Command line: vivado -log design_1_add_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_add_0_0.tcl
# Log file: /home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/design_1_add_0_0.vds
# Journal file: /home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/vivado.jou
# Running On: tomislav-MS-7C37, OS: Linux, CPU Frequency: 4211.816 MHz, CPU Physical cores: 24, Host memory: 33602 MB
#-----------------------------------------------------------
source design_1_add_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davorin/Vitis_Adder/VitisADD/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_add_0_0
Command: synth_design -top design_1_add_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25381
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2752.414 ; gain = 379.738 ; free physical = 337 ; free virtual = 16994
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3763.590; parent = 2755.387; children = 1008.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_add_0_0' [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ipshared/46ae/hdl/verilog/add.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_control_s_axi' [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ipshared/46ae/hdl/verilog/add_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ipshared/46ae/hdl/verilog/add_control_s_axi.v:180]
INFO: [Synth 8-6155] done synthesizing module 'add_control_s_axi' (0#1) [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ipshared/46ae/hdl/verilog/add_control_s_axi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add' (0#1) [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ipshared/46ae/hdl/verilog/add.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_add_0_0' (0#1) [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2822.352 ; gain = 449.676 ; free physical = 553 ; free virtual = 17026
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3830.559; parent = 2822.355; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2837.195 ; gain = 464.520 ; free physical = 599 ; free virtual = 17073
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3845.402; parent = 2837.199; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2837.195 ; gain = 464.520 ; free physical = 598 ; free virtual = 17072
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3845.402; parent = 2837.199; children = 1008.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.195 ; gain = 0.000 ; free physical = 603 ; free virtual = 17076
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.gen/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.945 ; gain = 0.000 ; free physical = 525 ; free virtual = 17012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.945 ; gain = 0.000 ; free physical = 522 ; free virtual = 17009
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 736 ; free virtual = 17227
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 734 ; free virtual = 17224
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 741 ; free virtual = 17231
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'add_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'add_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'add_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'add_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 683 ; free virtual = 17175
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module add.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 702 ; free virtual = 17204
Synthesis current peak Physical Memory [PSS] (MB): peak = 2007.953; parent = 1860.004; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 413 ; free virtual = 16933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2091.055; parent = 1943.495; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 413 ; free virtual = 16933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2091.157; parent = 1943.598; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 408 ; free virtual = 16927
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 306 ; free virtual = 16647
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 305 ; free virtual = 16647
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 305 ; free virtual = 16645
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 304 ; free virtual = 16643
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 306 ; free virtual = 16643
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 305 ; free virtual = 16643
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    34|
|4     |LUT3   |    66|
|5     |LUT4   |     5|
|6     |LUT5   |     1|
|7     |LUT6   |    65|
|8     |FDRE   |   140|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 317 ; free virtual = 16654
Synthesis current peak Physical Memory [PSS] (MB): peak = 2092.025; parent = 1944.467; children = 147.949
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3962.137; parent = 2953.934; children = 1008.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2985.945 ; gain = 464.520 ; free physical = 412 ; free virtual = 16749
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2985.945 ; gain = 613.270 ; free physical = 513 ; free virtual = 16850
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.945 ; gain = 0.000 ; free physical = 596 ; free virtual = 16933
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.945 ; gain = 0.000 ; free physical = 692 ; free virtual = 17030
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b55704bb
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2985.945 ; gain = 942.895 ; free physical = 899 ; free virtual = 17237
INFO: [Common 17-1381] The checkpoint '/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/design_1_add_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_add_0_0, cache-ID = 2146c8b512c815aa
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/davorin/project_Vitis_VivadoAdder/project_Vitis_VivadoAdder.runs/design_1_add_0_0_synth_1/design_1_add_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_add_0_0_utilization_synth.rpt -pb design_1_add_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 16:01:21 2023...
