Analysis & Synthesis report for vga_demo
Wed Mar 01 11:37:17 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated
 12. Parameter Settings for User Entity Instance: memory_with_timer:my_memory
 13. Parameter Settings for User Entity Instance: vga_adapter:VGA
 14. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 19. altsyncram Parameter Settings by Entity Instance
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "vga_adapter:VGA"
 22. Port Connectivity Checks: "memory_with_timer:my_memory"
 23. Port Connectivity Checks: "hexto7segment:H1"
 24. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2087_"
 25. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2083_"
 26. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2021_"
 27. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2011_"
 28. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2003_"
 29. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1942_"
 30. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1926_"
 31. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1920_"
 32. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1901_"
 33. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1895_"
 34. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1888_"
 35. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1874_"
 36. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1638_"
 37. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1623_"
 38. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1596_"
 39. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1585_"
 40. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1526_"
 41. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1518_"
 42. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1500_"
 43. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1472_"
 44. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1456_"
 45. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1436_"
 46. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1426_"
 47. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1417_"
 48. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2092_"
 49. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2064_"
 50. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2055_"
 51. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2020_"
 52. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2010_"
 53. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1979_"
 54. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1966_"
 55. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1941_"
 56. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1925_"
 57. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1900_"
 58. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1894_"
 59. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1879_"
 60. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1628_"
 61. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1595_"
 62. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1584_"
 63. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1564_"
 64. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1558_"
 65. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1525_"
 66. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1517_"
 67. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1494_"
 68. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1471_"
 69. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1455_"
 70. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1435_"
 71. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1425_"
 72. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1411_"
 73. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1881_"
 74. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1886_"
 75. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1882_"
 76. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1878_"
 77. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1872_"
 78. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1440_"
 79. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1409_"
 80. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2103_"
 81. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2074_"
 82. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2070_"
 83. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2063_"
 84. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2061_"
 85. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2054_"
 86. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2023_"
 87. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2019_"
 88. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2013_"
 89. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2009_"
 90. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2002_"
 91. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1980_"
 92. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1978_"
 93. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1967_"
 94. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1965_"
 95. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1943_"
 96. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1940_"
 97. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1935_"
 98. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1924_"
 99. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1919_"
100. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1899_"
101. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1893_"
102. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1887_"
103. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1636_"
104. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1632_"
105. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1626_"
106. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1611_"
107. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1604_"
108. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1594_"
109. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1591_"
110. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1583_"
111. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1571_"
112. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1569_"
113. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1563_"
114. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1559_"
115. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1557_"
116. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1548_"
117. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1539_"
118. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1534_"
119. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1524_"
120. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1516_"
121. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1505_"
122. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1501_"
123. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1499_"
124. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1493_"
125. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1490_"
126. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1479_"
127. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1470_"
128. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1465_"
129. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1462_"
130. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1454_"
131. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1441_"
132. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1434_"
133. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1432_"
134. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1424_"
135. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1420_"
136. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1410_"
137. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1252_"
138. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1251_"
139. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1250_"
140. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1249_"
141. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1248_"
142. Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1247_"
143. Post-Synthesis Netlist Statistics for Top Partition
144. Elapsed Time Per Partition
145. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 01 11:37:17 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; vga_demo                                    ;
; Top-level Entity Name           ; vga_demo                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 125                                         ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_demo           ; vga_demo           ;
; Family name                                                                     ; Cyclone V          ; Stratix II         ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                                                     ; Library ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v            ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_controller.v         ;         ;
; vga_demo.v                           ; yes             ; User Verilog HDL File                  ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v                           ;         ;
; keys.txt                             ; yes             ; Auto-Found File                        ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/keys.txt                             ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                            ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                     ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                               ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                            ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                            ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                             ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                              ;         ;
; db/altsyncram_usm1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf               ;         ;
; image.colour.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/image.colour.mif                     ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/decode_01a.tdf                    ;         ;
; db/mux_ifb.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/mux_ifb.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                                ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                                           ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                                         ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                                         ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altpll_80u.tdf                    ;         ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 226            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 380            ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 67             ;
;     -- 5 input functions                    ; 102            ;
;     -- 4 input functions                    ; 84             ;
;     -- <=3 input functions                  ; 123            ;
;                                             ;                ;
; Dedicated logic registers                   ; 125            ;
;                                             ;                ;
; I/O pins                                    ; 58             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 105            ;
; Total fan-out                               ; 2288           ;
; Average fan-out                             ; 3.63           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |vga_demo                                               ; 380 (0)             ; 125 (0)                   ; 57600             ; 0          ; 58   ; 0            ; |vga_demo                                                                                                ; vga_demo               ; work         ;
;    |Bresenham_circle:Bresenham_circle_init|             ; 258 (0)             ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init                                                         ; Bresenham_circle       ; work         ;
;       |AND_g:AND_1102_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1102_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1103_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1103_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1104_|                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1104_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1110_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1110_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1121_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1121_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1159_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1159_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1163_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1163_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1177_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1177_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1269_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1269_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1278_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1278_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1283_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1283_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1287_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1287_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1321_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1321_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1342_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1342_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1348_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1348_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1413_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1413_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1687_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1687_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1712_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1712_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1720_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1720_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1734_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1734_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1753_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1753_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1776_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1776_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1784_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1784_                                         ; AND_g                  ; work         ;
;       |AND_g:AND_1828_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|AND_g:AND_1828_                                         ; AND_g                  ; work         ;
;       |DFFRcell:DFF__1207_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1207_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1208_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1208_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1209_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1209_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1210_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1210_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1211_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1211_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1212_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1212_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1213_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1213_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1214_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1214_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1215_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1215_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1216_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1216_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1217_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1217_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1218_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1218_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1219_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1219_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1220_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1220_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1221_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1221_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__1222_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1222_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__2116_|                             ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__2116_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__2117_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__2117_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__2118_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__2118_                                     ; DFFRcell               ; work         ;
;       |DFFRcell:DFF__2119_|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__2119_                                     ; DFFRcell               ; work         ;
;       |DFFcell:DFF__1223_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__1223_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__1224_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__1224_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__1225_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__1225_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2120_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2120_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2121_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2121_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2122_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2122_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2123_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2123_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2124_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2124_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2125_|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2125_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2126_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2126_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2127_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2127_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2128_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2128_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2129_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2129_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2130_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2130_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2131_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2131_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2132_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2132_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2133_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2133_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2134_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2134_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2135_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2135_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2136_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2136_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2137_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2137_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2138_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2138_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2139_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2139_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2140_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2140_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2141_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2141_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2142_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2142_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2143_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2143_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2144_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2144_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2145_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2145_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2146_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2146_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2147_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2147_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2148_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2148_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2149_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2149_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2150_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2150_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2151_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2151_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2152_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2152_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2153_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2153_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2154_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2154_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2155_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2155_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2156_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2156_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2157_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2157_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2158_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2158_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2159_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2159_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2160_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2160_                                      ; DFFcell                ; work         ;
;       |DFFcell:DFF__2161_|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__2161_                                      ; DFFcell                ; work         ;
;       |NAND_g:NAND_1041_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1041_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1044_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1044_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1047_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1047_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1053_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1053_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1054_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1054_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1055_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1055_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1056_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1056_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1059_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1059_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1062_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1062_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1065_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1065_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1074_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1074_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1077_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1077_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1080_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1080_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1083_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1083_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1086_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1086_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1092_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1092_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1093_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1093_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1095_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1095_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1112_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1112_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1115_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1115_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1116_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1116_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1127_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1127_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1135_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1135_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1139_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1139_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1143_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1143_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1147_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1147_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1151_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1151_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1154_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1154_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1166_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1166_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1169_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1169_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1172_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1172_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1175_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1175_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1255_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1255_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1257_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1257_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1259_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1259_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1280_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1280_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1291_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1291_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1302_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1302_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1304_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1304_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1308_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1308_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1314_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1314_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1316_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1316_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1326_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1326_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1339_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1339_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1340_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1340_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1353_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1353_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1361_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1361_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1370_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1370_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1377_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1377_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1382_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1382_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1385_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1385_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1391_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1391_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1392_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1392_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1396_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1396_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1399_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1399_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1402_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1402_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1405_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1405_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1406_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1406_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1423_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1423_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1447_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1447_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1453_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1453_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1476_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1476_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1488_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1488_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1515_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1515_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1519_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1519_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1523_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1523_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1530_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1530_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1555_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1555_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1582_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1582_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1610_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1610_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1621_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1621_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1624_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1624_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1643_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1643_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1650_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1650_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1667_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1667_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1680_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1680_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1693_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1693_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1699_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1699_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1700_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1700_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1701_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1701_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1715_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1715_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1727_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1727_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1731_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1731_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1732_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1732_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1757_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1757_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1758_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1758_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1762_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1762_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1763_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1763_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1769_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1769_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1779_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1779_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1790_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1790_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1795_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1795_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1796_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1796_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1797_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1797_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1812_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1812_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1822_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1822_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1825_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1825_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1843_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1843_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1845_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1845_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1848_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1848_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1851_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1851_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1854_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1854_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1857_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1857_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1860_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1860_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1863_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1863_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1866_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1866_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1867_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1867_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1871_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1871_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1885_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1885_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1908_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1908_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1917_|                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1917_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1918_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1918_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1921_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1921_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1933_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1933_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1957_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1957_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1975_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1975_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1983_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1983_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_1996_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1996_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2001_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2001_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2008_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2008_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2028_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2028_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2046_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2046_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2047_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2047_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2058_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2058_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2073_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2073_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2077_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2077_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2080_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2080_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2089_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2089_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2105_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2105_                                       ; NAND_g                 ; work         ;
;       |NAND_g:NAND_2112_|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2112_                                       ; NAND_g                 ; work         ;
;       |NOR_g:NOR_1119_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1119_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1131_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1131_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1161_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1161_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1182_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1182_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1186_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1186_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1190_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1190_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1273_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1273_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1275_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1275_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1644_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1644_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1988_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1988_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_1992_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1992_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_2035_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_2035_                                         ; NOR_g                  ; work         ;
;       |NOR_g:NOR_2098_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_2098_                                         ; NOR_g                  ; work         ;
;       |XNOR_g:XNOR_1496_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1496_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1600_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1600_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1630_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1630_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1634_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1634_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1673_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1673_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1703_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1703_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1735_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1735_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1740_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1740_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1760_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1760_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1793_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1793_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1799_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1799_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1804_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1804_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1830_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1830_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1831_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1831_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1835_|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1835_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1839_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1839_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_1903_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1903_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_2017_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2017_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:XNOR_2101_|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2101_                                       ; XNOR_g                 ; work         ;
;       |XNOR_g:keygate_XNOR_127|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:keygate_XNOR_127                                 ; XNOR_g                 ; work         ;
;       |XNOR_g:keygate_XNOR_16|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:keygate_XNOR_16                                  ; XNOR_g                 ; work         ;
;       |XNOR_g:keygate_XNOR_51|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:keygate_XNOR_51                                  ; XNOR_g                 ; work         ;
;       |XNOR_g:keygate_XNOR_85|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:keygate_XNOR_85                                  ; XNOR_g                 ; work         ;
;       |XNOR_g:keygate_XNOR_87|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:keygate_XNOR_87                                  ; XNOR_g                 ; work         ;
;       |XNOR_g:keygate_XNOR_96|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XNOR_g:keygate_XNOR_96                                  ; XNOR_g                 ; work         ;
;       |XOR_g:XOR_1677_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1677_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1688_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1688_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1711_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1711_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1719_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1719_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1744_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1744_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1752_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1752_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1771_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1771_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1775_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1775_                                         ; XOR_g                  ; work         ;
;       |XOR_g:XOR_1783_|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1783_                                         ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_28|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_28                                    ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_55|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_55                                    ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_56|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_56                                    ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_57|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_57                                    ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_81|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_81                                    ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_84|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_84                                    ; XOR_g                  ; work         ;
;       |XOR_g:keygate_XOR_91|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|Bresenham_circle:Bresenham_circle_init|XOR_g:keygate_XOR_91                                    ; XOR_g                  ; work         ;
;    |hexto7segment:H0|                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hexto7segment:H0                                                                               ; hexto7segment          ; work         ;
;    |memory_with_timer:my_memory|                        ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|memory_with_timer:my_memory                                                                    ; memory_with_timer      ; work         ;
;    |vga_adapter:VGA|                                    ; 76 (6)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 6 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_usm1:auto_generated|               ; 6 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated                          ; altsyncram_usm1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;       |vga_address_translator:user_input_translator|    ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 47 (37)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; image.colour.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 125   ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_demo|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|mux_ifb:mux3|result_node[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_with_timer:my_memory ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Signed Integer                                  ;
; m              ; 128   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+------------------+-----------------+
; Parameter Name          ; Value            ; Type            ;
+-------------------------+------------------+-----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                ; Signed Integer  ;
; MONOCHROME              ; FALSE            ; String          ;
; RESOLUTION              ; 160x120          ; String          ;
; BACKGROUND_IMAGE        ; image.colour.mif ; String          ;
; USING_DE1               ; TRUE             ; String          ;
+-------------------------+------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; image.colour.mif     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_usm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer                                 ;
; MONOCHROME              ; FALSE       ; String                                         ;
; RESOLUTION              ; 160x120     ; String                                         ;
; USING_DE1               ; TRUE        ; String                                         ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                           ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                   ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts ;
; VGA_G ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts ;
; VGA_B ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "memory_with_timer:my_memory" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                 ;
+-------+-------+----------+------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "hexto7segment:H1" ;
+---------+-------+----------+-----------------+
; Port    ; Type  ; Severity ; Details         ;
+---------+-------+----------+-----------------+
; x[3..1] ; Input ; Info     ; Stuck at GND    ;
+---------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2087_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2083_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2021_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2011_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_2003_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1942_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1926_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1920_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1901_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1895_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1888_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1874_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1638_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1623_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1596_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1585_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1526_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1518_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1500_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1472_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1456_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1436_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1426_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1417_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2092_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2064_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2055_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2020_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_2010_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1979_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1966_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1941_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1925_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1900_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1894_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1879_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1628_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1595_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1584_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1564_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1558_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1525_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1517_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1494_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1471_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1455_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1435_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1425_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1411_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1881_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1886_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1882_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1878_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1872_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1440_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1409_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2103_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2074_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2070_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2063_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2061_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2054_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2023_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2019_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2013_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2009_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_2002_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1980_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1978_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1967_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1965_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1943_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1940_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1935_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1924_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1919_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1899_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1893_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1887_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1636_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1632_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1626_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1611_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1604_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1594_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1591_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1583_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1571_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1569_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1563_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1559_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1557_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1548_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1539_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1534_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1524_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1516_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1505_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1501_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1499_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1493_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1490_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1479_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1470_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1465_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1462_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1454_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1441_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1434_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1432_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1424_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1420_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1410_" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1252_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1251_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1250_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1249_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1248_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1247_" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 125                         ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     SCLR              ; 26                          ;
;     plain             ; 55                          ;
; arriav_lcell_comb     ; 383                         ;
;     arith             ; 56                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 46                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 313                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 83                          ;
;         5 data inputs ; 94                          ;
;         6 data inputs ; 67                          ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 58                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 01 11:37:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 14 design units, including 14 entities, in source file vga_demo.v
    Info (12023): Found entity 1: vga_demo File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 1
    Info (12023): Found entity 2: hexto7segment File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 82
    Info (12023): Found entity 3: memory_with_timer File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 108
    Info (12023): Found entity 4: Bresenham_circle File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 168
    Info (12023): Found entity 5: BUF_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2612
    Info (12023): Found entity 6: NOT_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2619
    Info (12023): Found entity 7: AND_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2625
    Info (12023): Found entity 8: OR_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2631
    Info (12023): Found entity 9: NAND_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2637
    Info (12023): Found entity 10: NOR_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2644
    Info (12023): Found entity 11: XOR_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2651
    Info (12023): Found entity 12: XNOR_g File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2657
    Info (12023): Found entity 13: DFFcell File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2663
    Info (12023): Found entity 14: DFFRcell File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2671
Info (12127): Elaborating entity "vga_demo" for the top level hierarchy
Info (12128): Elaborating entity "Bresenham_circle" for hierarchy "Bresenham_circle:Bresenham_circle_init" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 37
Info (12128): Elaborating entity "NOT_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|NOT_g:NOT_1038_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 1356
Info (12128): Elaborating entity "NAND_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|NAND_g:NAND_1039_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 1422
Info (12128): Elaborating entity "AND_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|AND_g:AND_1101_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 1981
Info (12128): Elaborating entity "NOR_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|NOR_g:NOR_1105_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2178
Info (12128): Elaborating entity "XOR_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|XOR_g:XOR_1133_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2255
Info (12128): Elaborating entity "BUF_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|BUF_g:BUF_1206_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2388
Info (12128): Elaborating entity "XNOR_g" for hierarchy "Bresenham_circle:Bresenham_circle_init|XNOR_g:XNOR_1355_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2389
Info (12128): Elaborating entity "DFFRcell" for hierarchy "Bresenham_circle:Bresenham_circle_init|DFFRcell:DFF__1207_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2543
Info (12128): Elaborating entity "DFFcell" for hierarchy "Bresenham_circle:Bresenham_circle_init|DFFcell:DFF__1223_" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 2563
Info (12128): Elaborating entity "hexto7segment" for hierarchy "hexto7segment:H0" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 42
Info (12128): Elaborating entity "memory_with_timer" for hierarchy "memory_with_timer:my_memory" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 52
Warning (10230): Verilog HDL assignment warning at vga_demo.v(154): truncated value with size 32 to match size of target (4) File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 154
Warning (10230): Verilog HDL assignment warning at vga_demo.v(157): truncated value with size 32 to match size of target (4) File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 157
Warning (10230): Verilog HDL assignment warning at vga_demo.v(160): truncated value with size 32 to match size of target (26) File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 160
Warning (10030): Net "memory.data_a" at vga_demo.v(128) has no driver or initial value, using a default initial value '0' File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 128
Warning (10030): Net "memory.waddr_a" at vga_demo.v(128) has no driver or initial value, using a default initial value '0' File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 128
Warning (10030): Net "memory.we_a" at vga_demo.v(128) has no driver or initial value, using a default initial value '0' File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 128
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 71
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 196
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 217
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 217
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 217
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "image.colour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usm1.tdf
    Info (12023): Found entity 1: altsyncram_usm1 File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_usm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_7la:decode2" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_01a:rden_decode_b" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|mux_ifb:mux3" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 235
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v Line: 256
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "memory_with_timer:my_memory|memory" is uninferred due to inappropriate RAM size File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 128
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 16
    Warning (13410): Pin "HEX1_N[1]" is stuck at GND File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 20
    Warning (13410): Pin "HEX1_N[2]" is stuck at GND File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 20
    Warning (13410): Pin "HEX1_N[6]" is stuck at VCC File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Info (21057): Implemented 455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 387 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Wed Mar 01 11:37:17 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


