-batch 
-create seg_ip 
-ver 1.00.a 
-dir "C:\FPGA\lab3" 
-lang verilog 
-bus axi4lite s 
-reg 2 
-xps 
-ise 
-driver 
