{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745916811409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745916811409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 16:53:31 2025 " "Processing started: Tue Apr 29 16:53:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745916811409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745916811409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745916811409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1745916811762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_50ms.v 1 1 " "Found 1 design units, including 1 entities, in source file split_50ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_50ms " "Found entity 1: split_50ms" {  } { { "split_50ms.v" "" { Text "E:/main/split_50ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split.v 1 1 " "Found 1 design units, including 1 entities, in source file split.v" { { "Info" "ISGN_ENTITY_NAME" "1 split " "Found entity 1: split" {  } { { "split.v" "" { Text "E:/main/split.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file second_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter " "Found entity 1: second_counter" {  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter " "Found entity 1: minute_counter" {  } { { "minute_counter.v" "" { Text "E:/main/minute_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter " "Found entity 1: hour_counter" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "E:/main/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "output_files/led.v" "" { Text "E:/main/output_files/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916811823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916811823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_20Hz main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"clk_20Hz\"" {  } { { "main.v" "" { Text "E:/main/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916811824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745916811861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split split:split_inst " "Elaborating entity \"split\" for hierarchy \"split:split_inst\"" {  } { { "main.v" "split_inst" { Text "E:/main/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 split.v(17) " "Verilog HDL assignment warning at split.v(17): truncated value with size 32 to match size of target (26)" {  } { { "split.v" "" { Text "E:/main/split.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811895 "|main|split:split_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_50ms split_50ms:split_50ms_inst " "Elaborating entity \"split_50ms\" for hierarchy \"split_50ms:split_50ms_inst\"" {  } { { "main.v" "split_50ms_inst" { Text "E:/main/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 split_50ms.v(17) " "Verilog HDL assignment warning at split_50ms.v(17): truncated value with size 32 to match size of target (24)" {  } { { "split_50ms.v" "" { Text "E:/main/split_50ms.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811899 "|main|split_50ms:split_50ms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter second_counter:sec_counter_inst " "Elaborating entity \"second_counter\" for hierarchy \"second_counter:sec_counter_inst\"" {  } { { "main.v" "sec_counter_inst" { Text "E:/main/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 second_counter.v(22) " "Verilog HDL assignment warning at second_counter.v(22): truncated value with size 32 to match size of target (6)" {  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811900 "|main|second_counter:sec_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 second_counter.v(30) " "Verilog HDL assignment warning at second_counter.v(30): truncated value with size 32 to match size of target (4)" {  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811901 "|main|second_counter:sec_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 second_counter.v(31) " "Verilog HDL assignment warning at second_counter.v(31): truncated value with size 32 to match size of target (4)" {  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811901 "|main|second_counter:sec_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_counter minute_counter:min_counter_inst " "Elaborating entity \"minute_counter\" for hierarchy \"minute_counter:min_counter_inst\"" {  } { { "main.v" "min_counter_inst" { Text "E:/main/main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(31) " "Verilog HDL assignment warning at minute_counter.v(31): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "E:/main/minute_counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811902 "|main|minute_counter:min_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(39) " "Verilog HDL assignment warning at minute_counter.v(39): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "E:/main/minute_counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811902 "|main|minute_counter:min_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(44) " "Verilog HDL assignment warning at minute_counter.v(44): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "E:/main/minute_counter.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811902 "|main|minute_counter:min_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minute_counter.v(57) " "Verilog HDL assignment warning at minute_counter.v(57): truncated value with size 32 to match size of target (4)" {  } { { "minute_counter.v" "" { Text "E:/main/minute_counter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811902 "|main|minute_counter:min_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minute_counter.v(58) " "Verilog HDL assignment warning at minute_counter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "minute_counter.v" "" { Text "E:/main/minute_counter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811902 "|main|minute_counter:min_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_counter hour_counter:hour_counter_inst " "Elaborating entity \"hour_counter\" for hierarchy \"hour_counter:hour_counter_inst\"" {  } { { "main.v" "hour_counter_inst" { Text "E:/main/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hour_counter.v(26) " "Verilog HDL assignment warning at hour_counter.v(26): truncated value with size 32 to match size of target (5)" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811903 "|main|hour_counter:hour_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hour_counter.v(32) " "Verilog HDL assignment warning at hour_counter.v(32): truncated value with size 32 to match size of target (5)" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811903 "|main|hour_counter:hour_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hour_counter.v(36) " "Verilog HDL assignment warning at hour_counter.v(36): truncated value with size 32 to match size of target (5)" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811903 "|main|hour_counter:hour_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hour_counter.v(47) " "Verilog HDL assignment warning at hour_counter.v(47): truncated value with size 32 to match size of target (4)" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811903 "|main|hour_counter:hour_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hour_counter.v(48) " "Verilog HDL assignment warning at hour_counter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745916811903 "|main|hour_counter:hour_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:sec_tens_display " "Elaborating entity \"display\" for hierarchy \"display:sec_tens_display\"" {  } { { "main.v" "sec_tens_display" { Text "E:/main/main.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:min_add_btn_display " "Elaborating entity \"led\" for hierarchy \"led:min_add_btn_display\"" {  } { { "main.v" "min_add_btn_display" { Text "E:/main/main.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916811907 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "second_counter:sec_counter_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"second_counter:sec_counter_inst\|Div0\"" {  } { { "second_counter.v" "Div0" { Text "E:/main/second_counter.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "second_counter:sec_counter_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"second_counter:sec_counter_inst\|Mod0\"" {  } { { "second_counter.v" "Mod0" { Text "E:/main/second_counter.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "minute_counter:min_counter_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"minute_counter:min_counter_inst\|Div0\"" {  } { { "minute_counter.v" "Div0" { Text "E:/main/minute_counter.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "minute_counter:min_counter_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"minute_counter:min_counter_inst\|Mod0\"" {  } { { "minute_counter.v" "Mod0" { Text "E:/main/minute_counter.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hour_counter:hour_counter_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hour_counter:hour_counter_inst\|Div0\"" {  } { { "hour_counter.v" "Div0" { Text "E:/main/hour_counter.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hour_counter:hour_counter_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hour_counter:hour_counter_inst\|Mod0\"" {  } { { "hour_counter.v" "Mod0" { Text "E:/main/hour_counter.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812318 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745916812318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "second_counter:sec_counter_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"second_counter:sec_counter_inst\|lpm_divide:Div0\"" {  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "second_counter:sec_counter_inst\|lpm_divide:Div0 " "Instantiated megafunction \"second_counter:sec_counter_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812354 ""}  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745916812354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "E:/main/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/main/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_08f " "Found entity 1: alt_u_div_08f" {  } { { "db/alt_u_div_08f.tdf" "" { Text "E:/main/db/alt_u_div_08f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "E:/main/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "E:/main/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "second_counter:sec_counter_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"second_counter:sec_counter_inst\|lpm_divide:Mod0\"" {  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "second_counter:sec_counter_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"second_counter:sec_counter_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812547 ""}  } { { "second_counter.v" "" { Text "E:/main/second_counter.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745916812547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "E:/main/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hour_counter:hour_counter_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hour_counter:hour_counter_inst\|lpm_divide:Div0\"" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hour_counter:hour_counter_inst\|lpm_divide:Div0 " "Instantiated megafunction \"hour_counter:hour_counter_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812626 ""}  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745916812626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "E:/main/db/lpm_divide_2am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "E:/main/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "E:/main/db/alt_u_div_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hour_counter:hour_counter_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hour_counter:hour_counter_inst\|lpm_divide:Mod0\"" {  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916812709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hour_counter:hour_counter_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"hour_counter:hour_counter_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745916812709 ""}  } { { "hour_counter.v" "" { Text "E:/main/hour_counter.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745916812709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "E:/main/db/lpm_divide_52m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745916812762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745916812762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hour_seg_tens\[1\] GND " "Pin \"hour_seg_tens\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/main/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745916813013 "|main|hour_seg_tens[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745916813013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1745916813142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745916813667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745916813667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745916813782 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745916813782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745916813782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745916813782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745916813853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 16:53:33 2025 " "Processing ended: Tue Apr 29 16:53:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745916813853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745916813853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745916813853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745916813853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745916815441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745916815441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 16:53:35 2025 " "Processing started: Tue Apr 29 16:53:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745916815441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745916815441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745916815442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745916815517 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1745916815518 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1745916815518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745916815651 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745916815661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745916815721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745916815721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745916815886 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745916816415 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 52 " "No exact pin location assignment(s) for 4 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_add_sig " "Pin min_add_sig not assigned to an exact location on the device" {  } { { "c:/altera_13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_13.1/quartus/bin64/pin_planner.ppl" { min_add_sig } } } { "main.v" "" { Text "E:/main/main.v" 19 0 0 } } { "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_add_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/main/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745916816868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_reduce_sig " "Pin min_reduce_sig not assigned to an exact location on the device" {  } { { "c:/altera_13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_13.1/quartus/bin64/pin_planner.ppl" { min_reduce_sig } } } { "main.v" "" { Text "E:/main/main.v" 20 0 0 } } { "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_reduce_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/main/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745916816868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_add_sig " "Pin hour_add_sig not assigned to an exact location on the device" {  } { { "c:/altera_13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_13.1/quartus/bin64/pin_planner.ppl" { hour_add_sig } } } { "main.v" "" { Text "E:/main/main.v" 21 0 0 } } { "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_add_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/main/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745916816868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_reduce_sig " "Pin hour_reduce_sig not assigned to an exact location on the device" {  } { { "c:/altera_13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_13.1/quartus/bin64/pin_planner.ppl" { hour_reduce_sig } } } { "main.v" "" { Text "E:/main/main.v" 23 0 0 } } { "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_reduce_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/main/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745916816868 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1745916816868 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1745916824027 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1745916824042 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1745916824302 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50MHz~inputCLKENA0 58 global CLKCTRL_G6 " "clk_50MHz~inputCLKENA0 with 58 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1745916824311 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1745916824311 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1745916824457 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745916824467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745916825112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745916825113 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745916825116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745916825116 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745916825117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745916825124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745916825125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745916825125 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745916825126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745916825126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745916825126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745916825143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1745916825144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745916825144 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745916825300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745916830815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745916831243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745916831254 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745916833452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745916833452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745916834764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "E:/main/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1745916840158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745916840158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745916842804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1745916842804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745916842804 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1745916844404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745916844529 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1745916844529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745916845161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745916845246 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1745916845246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745916845865 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745916848798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/main/output_files/main.fit.smsg " "Generated suppressed messages file E:/main/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745916849395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6181 " "Peak virtual memory: 6181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745916850056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 16:54:10 2025 " "Processing ended: Tue Apr 29 16:54:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745916850056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745916850056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745916850056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745916850056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745916851565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745916851565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 16:54:11 2025 " "Processing started: Tue Apr 29 16:54:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745916851565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745916851565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745916851565 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745916858295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745916861071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 16:54:21 2025 " "Processing ended: Tue Apr 29 16:54:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745916861071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745916861071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745916861071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745916861071 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745916861734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745916862687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745916862687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 16:54:22 2025 " "Processing started: Tue Apr 29 16:54:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745916862687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745916862687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745916862687 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1745916862769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1745916863421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745916863477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745916863477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1745916864613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1745916864613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name split:split_inst\|clk_out split:split_inst\|clk_out " "create_clock -period 1.000 -name split:split_inst\|clk_out split:split_inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name split_50ms:split_50ms_inst\|clk_out_50ms split_50ms:split_50ms_inst\|clk_out_50ms " "create_clock -period 1.000 -name split_50ms:split_50ms_inst\|clk_out_50ms split_50ms:split_50ms_inst\|clk_out_50ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1745916864617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864619 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1745916864619 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1745916864628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745916864651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745916864651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.725 " "Worst-case setup slack is -2.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725            -132.134 clk_50MHz  " "   -2.725            -132.134 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.458             -14.824 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -2.458             -14.824 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -12.541 split:split_inst\|clk_out  " "   -1.106             -12.541 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916864661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.726 " "Worst-case hold slack is -1.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726              -9.452 clk_50MHz  " "   -1.726              -9.452 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 split_50ms:split_50ms_inst\|clk_out_50ms  " "    0.222               0.000 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 split:split_inst\|clk_out  " "    0.339               0.000 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916864672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916864682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916864692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.412 " "Worst-case minimum pulse width slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412             -31.335 clk_50MHz  " "   -0.412             -31.335 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.839 split:split_inst\|clk_out  " "   -0.394              -6.839 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.382 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -0.394              -5.382 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916864702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916864702 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1745916864740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1745916864779 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1745916864779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1745916865835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745916865945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745916865945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.939 " "Worst-case setup slack is -2.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.939            -130.224 clk_50MHz  " "   -2.939            -130.224 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552             -15.224 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -2.552             -15.224 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126             -12.556 split:split_inst\|clk_out  " "   -1.126             -12.556 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916865958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.614 " "Worst-case hold slack is -1.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614             -10.479 clk_50MHz  " "   -1.614             -10.479 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 split_50ms:split_50ms_inst\|clk_out_50ms  " "    0.212               0.000 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 split:split_inst\|clk_out  " "    0.322               0.000 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916865968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916865977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916865987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.445 " "Worst-case minimum pulse width slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -33.780 clk_50MHz  " "   -0.445             -33.780 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.788 split:split_inst\|clk_out  " "   -0.394              -6.788 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.434 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -0.394              -5.434 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916865999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916865999 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1745916866042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1745916866171 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1745916866171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1745916867094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745916867173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745916867173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.290 " "Worst-case setup slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290             -54.943 clk_50MHz  " "   -1.290             -54.943 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022              -6.030 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -1.022              -6.030 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -3.826 split:split_inst\|clk_out  " "   -0.350              -3.826 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916867182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.924 " "Worst-case hold slack is -0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -6.153 clk_50MHz  " "   -0.924              -6.153 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.335 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -0.128              -0.335 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 split:split_inst\|clk_out  " "    0.141               0.000 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916867193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916867204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916867214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.443 " "Worst-case minimum pulse width slack is -0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443              -5.956 clk_50MHz  " "   -0.443              -5.956 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 split:split_inst\|clk_out  " "    0.053               0.000 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 split_50ms:split_50ms_inst\|clk_out_50ms  " "    0.060               0.000 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916867231 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1745916867267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745916867685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745916867685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.230 " "Worst-case setup slack is -1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230             -47.463 clk_50MHz  " "   -1.230             -47.463 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941              -5.488 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -0.941              -5.488 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -3.117 split:split_inst\|clk_out  " "   -0.302              -3.117 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916867698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.899 " "Worst-case hold slack is -0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899              -6.651 clk_50MHz  " "   -0.899              -6.651 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.539 split_50ms:split_50ms_inst\|clk_out_50ms  " "   -0.155              -0.539 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 split:split_inst\|clk_out  " "    0.128               0.000 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916867708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916867718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1745916867728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.454 " "Worst-case minimum pulse width slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -5.994 clk_50MHz  " "   -0.454              -5.994 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 split:split_inst\|clk_out  " "    0.066               0.000 split:split_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 split_50ms:split_50ms_inst\|clk_out_50ms  " "    0.072               0.000 split_50ms:split_50ms_inst\|clk_out_50ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745916867737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745916867737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1745916869098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1745916869099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745916869253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 16:54:29 2025 " "Processing ended: Tue Apr 29 16:54:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745916869253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745916869253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745916869253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745916869253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745916870780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745916870780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 16:54:30 2025 " "Processing started: Tue Apr 29 16:54:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745916870780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745916870780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745916870780 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1745916871646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745916871751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 16:54:31 2025 " "Processing ended: Tue Apr 29 16:54:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745916871751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745916871751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745916871751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745916871751 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745916872411 ""}
