Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7dfad2e1d7424a76aee91ad93e1974f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_skEncode_behav xil_defaultlib.tb_skEncode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Downloads/check/check.srcs/sources_1/new/skEncode.sv" Line 1. Module skEncode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Downloads/check/check.srcs/sources_1/new/bitpack.sv" Line 4. Module BitPack(b_len=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Downloads/check/check.srcs/sources_1/new/bitpack.sv" Line 4. Module BitPack(b_len=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Downloads/check/check.srcs/sources_1/new/bitpack.sv" Line 4. Module BitPack(a=4095,b=4096,b_len=13) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitPack(b_len=3)
Compiling module xil_defaultlib.BitPack(a=4095,b=4096,b_len=13)
Compiling module xil_defaultlib.skEncode
Compiling module xil_defaultlib.tb_skEncode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_skEncode_behav
