-- VHDL for IBM SMS ALD group IRING
-- Title: IRING
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/17/2020 3:41:53 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity IRING is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_I_RING_CTRL: in STD_LOGIC;
		MS_I_RING_CTRL: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		MS_I_RING_ADV: in STD_LOGIC;
		PS_I_RING_RESET: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1: in STD_LOGIC;
		MS_LOGIC_GATE_A_1: in STD_LOGIC;
		MS_LOGIC_GATE_E_1: in STD_LOGIC;
		MS_PROGRAM_RESET_3: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		MS_LOGIC_GATE_B_1: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3: in STD_LOGIC;
		MS_PROGRAM_RESET_5: in STD_LOGIC;
		MS_E_CYCLE_REQUIRED: in STD_LOGIC;
		MS_F_CYCLE_REQUIRED: in STD_LOGIC;
		MS_LAST_LOGIC_GATE_1: in STD_LOGIC;
		MS_LOGIC_GATE_R: in STD_LOGIC;
		PS_I_RING_12_TIME_STAR_1311_STAR: out STD_LOGIC;
		PS_I_RING_3_OR_8_TIME: out STD_LOGIC;
		PS_I_RING_4_OR_9_TIME: out STD_LOGIC;
		PS_I_RING_5_OR_10_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_6_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8: out STD_LOGIC;
		PS_I_RING_7_OR_1401_6_OR_8: out STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME: out STD_LOGIC;
		PS_I_RING_2_OR_7_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME: out STD_LOGIC;
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME: out STD_LOGIC;
		PS_1ST_ADDRESS: out STD_LOGIC;
		PS_2ND_ADDRESS: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B_OR_S: out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A: out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A_1: out STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_S: out STD_LOGIC;
		MS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (11 downTo 0);
		PS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (12 downTo 0);
		LAMPS_IRING: out STD_LOGIC_VECTOR (12 downTo 0));
end IRING;


ARCHITECTURE structural of IRING is

	 signal PS_I_RING_OFF_ADVANCE_1: STD_LOGIC;
	 signal PS_I_RING_OFF_ADVANCE_2: STD_LOGIC;
	 signal PS_I_RING_ON_ADVANCE_1: STD_LOGIC;
	 signal MS_I_RING_RESET_1: STD_LOGIC;
	 signal MS_I_RING_RESET_2: STD_LOGIC;
	 signal PS_I_RING_ON_ADVANCE_2: STD_LOGIC;
	 signal MS_I_RING_1_TIME_1: STD_LOGIC;
	 signal MS_I_RING_3_AND_1401_MODE: STD_LOGIC;
	 signal MS_LOGIC_GATE_EARLY_S: STD_LOGIC;
	 signal MS_1ST_CLOCK_PULSE_CLAMPED_A: STD_LOGIC;

	 signal XX_MS_I_RING_OP_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_OP_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_2_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_4_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_4_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_6_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_6_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_8_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_10_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_1_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_3_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_5_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_11_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_2_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_7_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_8_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_9_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_10_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_1_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_3_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_5_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_7_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_9_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_11_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_12_TIME: STD_LOGIC;
	 signal XX_LAMP_15A1A01: STD_LOGIC;
	 signal XX_LAMP_15A1B01: STD_LOGIC;
	 signal XX_LAMP_15A1C01: STD_LOGIC;
	 signal XX_LAMP_15A1D01: STD_LOGIC;
	 signal XX_LAMP_15A1E01: STD_LOGIC;
	 signal XX_LAMP_15A1F01: STD_LOGIC;
	 signal XX_LAMP_15A1B02: STD_LOGIC;
	 signal XX_LAMP_15A1C02: STD_LOGIC;
	 signal XX_LAMP_15A1D02: STD_LOGIC;
	 signal XX_LAMP_15A1E02: STD_LOGIC;
	 signal XX_LAMP_15A1F02: STD_LOGIC;
	 signal XX_LAMP_15A1G02: STD_LOGIC;
	 signal XX_LAMP_15A1H02: STD_LOGIC;

BEGIN


	MS_I_RING_HDL_BUS <= (
		XX_MS_I_RING_11_TIME,
		XX_MS_I_RING_10_TIME,
		XX_MS_I_RING_9_TIME,
		XX_MS_I_RING_8_TIME,
		XX_MS_I_RING_7_TIME,
		XX_MS_I_RING_6_TIME,
		XX_MS_I_RING_5_TIME,
		XX_MS_I_RING_4_TIME,
		XX_MS_I_RING_3_TIME,
		XX_MS_I_RING_2_TIME,
		XX_MS_I_RING_1_TIME,
		XX_MS_I_RING_OP_TIME);

	PS_I_RING_HDL_BUS <= (
		XX_PS_I_RING_12_TIME,
		XX_PS_I_RING_11_TIME,
		XX_PS_I_RING_10_TIME,
		XX_PS_I_RING_9_TIME,
		XX_PS_I_RING_8_TIME,
		XX_PS_I_RING_7_TIME,
		XX_PS_I_RING_6_TIME,
		XX_PS_I_RING_5_TIME,
		XX_PS_I_RING_4_TIME,
		XX_PS_I_RING_3_TIME,
		XX_PS_I_RING_2_TIME,
		XX_PS_I_RING_1_TIME,
		XX_PS_I_RING_OP_TIME);

	LAMPS_IRING <= (
		XX_LAMP_15A1H02,
		XX_LAMP_15A1G02,
		XX_LAMP_15A1F02,
		XX_LAMP_15A1E02,
		XX_LAMP_15A1D02,
		XX_LAMP_15A1C02,
		XX_LAMP_15A1B02,
		XX_LAMP_15A1F01,
		XX_LAMP_15A1E01,
		XX_LAMP_15A1D01,
		XX_LAMP_15A1C01,
		XX_LAMP_15A1B01,
		XX_LAMP_15A1A01);

Page_11_20_01_1: ENTITY ALD_11_20_01_1_I_RING_OP_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_CTRL =>
		PS_I_RING_CTRL,
	MS_I_RING_CTRL =>
		MS_I_RING_CTRL,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_ADV =>
		MS_I_RING_ADV,
	PS_I_RING_RESET =>
		PS_I_RING_RESET,
	MS_I_RING_OP_TIME =>
		XX_MS_I_RING_OP_TIME,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	LAMP_15A1A01 =>
		XX_LAMP_15A1A01
	);

Page_11_20_02_1: ENTITY ALD_11_20_02_1_I_RING_1_AND_2_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_OP_TIME =>
		XX_MS_I_RING_OP_TIME,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	MS_I_RING_1_TIME_1 =>
		MS_I_RING_1_TIME_1,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	LAMP_15A1B01 =>
		XX_LAMP_15A1B01,
	LAMP_15A1C01 =>
		XX_LAMP_15A1C01
	);

Page_11_20_03_1: ENTITY ALD_11_20_03_1_I_RING_3_AND_4_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	LAMP_15A1D01 =>
		XX_LAMP_15A1D01,
	LAMP_15A1E01 =>
		XX_LAMP_15A1E01
	);

Page_11_20_04_1: ENTITY ALD_11_20_04_1_I_RING_5_AND_6_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	LAMP_15A1F01 =>
		XX_LAMP_15A1F01,
	LAMP_15A1B02 =>
		XX_LAMP_15A1B02
	);

Page_11_20_05_1: ENTITY ALD_11_20_05_1_I_RING_7_AND_8_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	LAMP_15A1C02 =>
		XX_LAMP_15A1C02,
	LAMP_15A1D02 =>
		XX_LAMP_15A1D02
	);

Page_11_20_06_1: ENTITY ALD_11_20_06_1_I_RING_9_AND_10_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	LAMP_15A1E02 =>
		XX_LAMP_15A1E02,
	LAMP_15A1F02 =>
		XX_LAMP_15A1F02
	);

Page_11_20_07_1: ENTITY ALD_11_20_07_1_I_RING_11_AND_12_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	MS_I_RING_11_TIME =>
		XX_MS_I_RING_11_TIME,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_I_RING_12_TIME_STAR_1311_STAR =>
		PS_I_RING_12_TIME_STAR_1311_STAR,
	LAMP_15A1G02 =>
		XX_LAMP_15A1G02,
	LAMP_15A1H02 =>
		XX_LAMP_15A1H02
	);

Page_11_20_08_1: ENTITY ALD_11_20_08_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_3_AND_1401_MODE =>
		MS_I_RING_3_AND_1401_MODE,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_I_RING_4_OR_9_TIME =>
		PS_I_RING_4_OR_9_TIME,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	PS_I_RING_7_OR_1401_6_OR_8 =>
		PS_I_RING_7_OR_1401_6_OR_8,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME
	);

Page_11_20_09_1: ENTITY ALD_11_20_09_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	PS_I_RING_2_OR_7_TIME =>
		PS_I_RING_2_OR_7_TIME,
	PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME =>
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
	MS_I_RING_3_AND_1401_MODE =>
		MS_I_RING_3_AND_1401_MODE,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME
	);

Page_11_20_10_1: ENTITY ALD_11_20_10_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_1_TIME_1 =>
		MS_I_RING_1_TIME_1,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	PS_I_RING_1_OR_2_OR_3_OR_4_TIME =>
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME,
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME =>
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME
	);

Page_11_20_11_1: ENTITY ALD_11_20_11_1_1ST_AND_2ND_ADDRESS_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_2ND_ADDRESS =>
		PS_2ND_ADDRESS
	);

Page_11_30_01_1: ENTITY ALD_11_30_01_1_SPECIAL_LOGIC_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	PS_1ST_CLOCK_PULSE_1 =>
		PS_1ST_CLOCK_PULSE_1,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_EARLY_S =>
		MS_LOGIC_GATE_EARLY_S,
	PS_LOGIC_GATE_EARLY_B =>
		PS_LOGIC_GATE_EARLY_B,
	MS_1ST_CLOCK_PULSE_CLAMPED_A =>
		MS_1ST_CLOCK_PULSE_CLAMPED_A,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_LOGIC_GATE_EARLY_B_OR_S =>
		PS_LOGIC_GATE_EARLY_B_OR_S
	);

Page_11_30_02_1: ENTITY ALD_11_30_02_1_SPECIAL_LOGIC_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	MS_F_CYCLE_REQUIRED =>
		MS_F_CYCLE_REQUIRED,
	MS_LOGIC_GATE_B_1 =>
		MS_LOGIC_GATE_B_1,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	PS_LOGIC_GATE_SPECIAL_A_1 =>
		PS_LOGIC_GATE_SPECIAL_A_1,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE
	);

Page_11_30_03_1: ENTITY ALD_11_30_03_1_SPECIAL_LOGIC_GATES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	MS_1ST_CLOCK_PULSE_CLAMPED_A =>
		MS_1ST_CLOCK_PULSE_CLAMPED_A,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_EARLY_S =>
		PS_LOGIC_GATE_EARLY_S,
	MS_LOGIC_GATE_EARLY_S =>
		MS_LOGIC_GATE_EARLY_S
	);


END;
