\hypertarget{class_g_p_i_osingle}{\section{G\+P\+I\+Osingle Entity Reference}
\label{class_g_p_i_osingle}\index{G\+P\+I\+Osingle@{G\+P\+I\+Osingle}}
}


cella base G\+P\+I\+O  




Diagramma delle classi per G\+P\+I\+Osingle\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{class_g_p_i_osingle__inherit__graph}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_g_p_i_osingle_1_1_structural}{Structural} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_osingle_ga0a6af6eef40212dbaf130d57ce711256}{\hyperlink{group___g_p_i_o-single_ga0a6af6eef40212dbaf130d57ce711256}{ieee} }\label{class_g_p_i_osingle_ga0a6af6eef40212dbaf130d57ce711256}

\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_osingle_gacd03516902501cd1c7296a98e22c6fcb}{\hyperlink{group___g_p_i_o-single_gacd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   }\label{class_g_p_i_osingle_gacd03516902501cd1c7296a98e22c6fcb}

\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_osingle_ga0ae7f62d9fa2c19d7ad2ad7574b58871}{\hyperlink{group___g_p_i_o-single_ga0ae7f62d9fa2c19d7ad2ad7574b58871}{G\+P\+I\+O\+\_\+enable}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_osingle_ga0ae7f62d9fa2c19d7ad2ad7574b58871}

\begin{DoxyCompactList}\small\item\em segnale di abilitazione, permette di pilotare la linea \char`\"{}\+G\+P\+I\+O\+\_\+inout\char`\"{}. Quando G\+P\+I\+O\+\_\+enable=1, la linea G\+P\+I\+O\+\_\+inout e quella G\+P\+I\+O\+\_\+write sono connesse tra loro. \end{DoxyCompactList}\item 
\hypertarget{class_g_p_i_osingle_ga20547939f304c722cb29df650d7ca7ef}{\hyperlink{group___g_p_i_o-single_ga20547939f304c722cb29df650d7ca7ef}{G\+P\+I\+O\+\_\+write}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_osingle_ga20547939f304c722cb29df650d7ca7ef}

\begin{DoxyCompactList}\small\item\em segnale di input, diretto verso l'esterno del device. \end{DoxyCompactList}\item 
\hypertarget{class_g_p_i_osingle_ga979707b3e6ce3920d653c07c91e80f70}{\hyperlink{group___g_p_i_o-single_ga979707b3e6ce3920d653c07c91e80f70}{G\+P\+I\+O\+\_\+inout}  {\bfseries {\bfseries \textcolor{vhdlchar}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_osingle_ga979707b3e6ce3920d653c07c91e80f70}

\begin{DoxyCompactList}\small\item\em segnale bidirezionale diretto verso l'esterno del device. \end{DoxyCompactList}\item 
\hypertarget{class_g_p_i_osingle_ga4a6632a5d5cd6c4e6c1b634286795362}{\hyperlink{group___g_p_i_o-single_ga4a6632a5d5cd6c4e6c1b634286795362}{G\+P\+I\+O\+\_\+read}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_osingle_ga4a6632a5d5cd6c4e6c1b634286795362}

\begin{DoxyCompactList}\small\item\em segnale di output, diretto verso l'interno del device. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descrizione dettagliata}
cella base G\+P\+I\+O 

La documentazione per questa classe Ã¨ stata generata a partire dal seguente file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{_g_p_i_osingle_8vhd}{G\+P\+I\+Osingle.\+vhd}\end{DoxyCompactItemize}
