
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2951.29

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
  37.71 source latency stage_vl.internal_data[9]$_DFFE_PP0P_/CLK ^
 -36.15 target latency stage_vl.internal_data[9]$_DFFE_PP0P_/CLK ^
  -1.46 CRPR
--------------
   0.10 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.35    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.15    0.05 1000.05 v input19/A (BUFx6f_ASAP7_75t_R)
     1    9.08   11.83   12.89 1012.93 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 11.95    0.66 1013.60 v _387_/A (CKINVDCx20_ASAP7_75t_R)
    49   51.33   26.38   13.68 1027.28 ^ _387_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 26.40    0.51 1027.79 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1027.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  2.64    0.83    0.83 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.65   10.53   16.85   17.68 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.55    0.23   17.91 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    13    8.90    9.42   18.84   36.75 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.42    0.01   36.77 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   36.77   clock reconvergence pessimism
                         17.57   54.34   library removal time
                                 54.34   data required time
-----------------------------------------------------------------------------
                                 54.34   data required time
                               -1027.79   data arrival time
-----------------------------------------------------------------------------
                                973.46   slack (MET)


Startpoint: stage_vstart.internal_data[8]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vstart.internal_data[8]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.83    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  2.19    0.69    0.69 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.25    9.53   16.28   16.97 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.62    0.45   17.43 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    15    7.58    8.91   18.32   35.75 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  8.94    0.37   36.12 ^ stage_vstart.internal_data[8]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.52   12.02   37.17   73.29 ^ stage_vstart.internal_data[8]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _019_ (net)
                 12.02    0.00   73.29 ^ _191_/A (INVx1_ASAP7_75t_R)
     2    1.03    8.25    7.14   80.43 v _191_/Y (INVx1_ASAP7_75t_R)
                                         net144 (net)
                  8.25    0.01   80.43 v _289_/C (AND3x1_ASAP7_75t_R)
     1    0.55    5.83   13.45   93.88 v _289_/Y (AND3x1_ASAP7_75t_R)
                                         _144_ (net)
                  5.83    0.00   93.89 v _290_/B (AO21x1_ASAP7_75t_R)
     1    0.80    6.96   12.85  106.74 v _290_/Y (AO21x1_ASAP7_75t_R)
                                         _079_ (net)
                  6.96    0.03  106.77 v stage_vstart.internal_data[8]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                106.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  2.64    0.83    0.83 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.65   10.53   16.85   17.68 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.66    0.57   18.25 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    15    9.39    9.62   18.96   37.21 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.70    0.46   37.67 ^ stage_vstart.internal_data[8]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.46   36.21   clock reconvergence pessimism
                         11.62   47.83   library hold time
                                 47.83   data required time
-----------------------------------------------------------------------------
                                 47.83   data required time
                               -106.77   data arrival time
-----------------------------------------------------------------------------
                                 58.94   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vl.internal_data[9]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.63    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.18    0.06 1000.06 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.63   15.96   14.76 1014.82 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 16.17    1.00 1015.82 v _387_/A (CKINVDCx20_ASAP7_75t_R)
    49   63.74   32.79   16.69 1032.52 ^ _387_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 38.14    6.93 1039.44 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1039.44   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.83    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  2.19    0.69 5000.69 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.25    9.53   16.29 5016.98 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.62    0.45 5017.43 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    15    7.58    8.91   18.32 5035.75 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  8.95    0.40 5036.15 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.15   clock reconvergence pessimism
                          2.41 5038.56   library recovery time
                               5038.56   data required time
-----------------------------------------------------------------------------
                               5038.56   data required time
                               -1039.44   data arrival time
-----------------------------------------------------------------------------
                               3999.12   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.86    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.08    0.03 1000.03 v input21/A (BUFx2_ASAP7_75t_R)
     6    2.96   10.76   14.07 1014.09 v input21/Y (BUFx2_ASAP7_75t_R)
                                         net21 (net)
                 10.76    0.02 1014.12 v _343_/A1 (AO22x1_ASAP7_75t_R)
     1    1.17   10.33   21.08 1035.20 v _343_/Y (AO22x1_ASAP7_75t_R)
                                         net82 (net)
                 10.34    0.10 1035.29 v output82/A (BUFx2_ASAP7_75t_R)
     1    0.31    4.32   13.41 1048.70 v output82/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vsstatus_exe[0] (net)
                  4.32    0.01 1048.71 v csr_wr_data_vsstatus_exe[0] (out)
                               1048.71   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1048.71   data arrival time
-----------------------------------------------------------------------------
                               2951.29   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vl.internal_data[9]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.63    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.18    0.06 1000.06 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.63   15.96   14.76 1014.82 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 16.17    1.00 1015.82 v _387_/A (CKINVDCx20_ASAP7_75t_R)
    49   63.74   32.79   16.69 1032.52 ^ _387_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 38.14    6.93 1039.44 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1039.44   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.83    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  2.19    0.69 5000.69 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.25    9.53   16.29 5016.98 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.62    0.45 5017.43 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    15    7.58    8.91   18.32 5035.75 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  8.95    0.40 5036.15 ^ stage_vl.internal_data[9]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.15   clock reconvergence pessimism
                          2.41 5038.56   library recovery time
                               5038.56   data required time
-----------------------------------------------------------------------------
                               5038.56   data required time
                               -1039.44   data arrival time
-----------------------------------------------------------------------------
                               3999.12   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.86    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.08    0.03 1000.03 v input21/A (BUFx2_ASAP7_75t_R)
     6    2.96   10.76   14.07 1014.09 v input21/Y (BUFx2_ASAP7_75t_R)
                                         net21 (net)
                 10.76    0.02 1014.12 v _343_/A1 (AO22x1_ASAP7_75t_R)
     1    1.17   10.33   21.08 1035.20 v _343_/Y (AO22x1_ASAP7_75t_R)
                                         net82 (net)
                 10.34    0.10 1035.29 v output82/A (BUFx2_ASAP7_75t_R)
     1    0.31    4.32   13.41 1048.70 v output82/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vsstatus_exe[0] (net)
                  4.32    0.01 1048.71 v csr_wr_data_vsstatus_exe[0] (out)
                               1048.71   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1048.71   data arrival time
-----------------------------------------------------------------------------
                               2951.29   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
214.3440704345703

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6698

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
41.45335006713867

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8996

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.68   17.68 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.15   36.83 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.02   36.85 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  53.83   90.68 v ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  13.85  104.54 ^ _223_/Y (NAND2x1_ASAP7_75t_R)
  20.49  125.02 ^ _224_/Y (OA211x2_ASAP7_75t_R)
   0.01  125.03 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         125.03   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.97 5016.98 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.45 5035.43 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.01 5035.44 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.40 5036.85   clock reconvergence pessimism
 -12.54 5024.30   library setup time
        5024.30   data required time
---------------------------------------------------------
        5024.30   data required time
        -125.03   data arrival time
---------------------------------------------------------
        4899.27   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vstart.internal_data[8]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vstart.internal_data[8]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.97   16.97 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.77   35.75 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.37   36.12 ^ stage_vstart.internal_data[8]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  37.17   73.29 ^ stage_vstart.internal_data[8]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.14   80.43 v _191_/Y (INVx1_ASAP7_75t_R)
  13.46   93.88 v _289_/Y (AND3x1_ASAP7_75t_R)
  12.86  106.74 v _290_/Y (AO21x1_ASAP7_75t_R)
   0.03  106.77 v stage_vstart.internal_data[8]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         106.77   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.68   17.68 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.53   37.21 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.46   37.67 ^ stage_vstart.internal_data[8]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.46   36.21   clock reconvergence pessimism
  11.62   47.83   library hold time
          47.83   data required time
---------------------------------------------------------
          47.83   data required time
        -106.77   data arrival time
---------------------------------------------------------
          58.94   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
36.1460

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
36.7693

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1048.7087

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2951.2913

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
281.421457

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-05   6.51e-07   4.84e-09   1.25e-05  29.7%
Combinational          5.16e-06   3.76e-06   1.92e-08   8.94e-06  21.3%
Clock                  1.49e-05   5.67e-06   2.61e-09   2.06e-05  49.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.19e-05   1.01e-05   2.66e-08   4.20e-05 100.0%
                          75.9%      24.0%       0.1%
