#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May  9 08:38:41 2021
# Process ID: 14964
# Current directory: D:/USTC/CA2021_labs/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5516 D:\USTC\CA2021_labs\lab2\lab2.xpr
# Log file: D:/USTC/CA2021_labs/lab2/vivado.log
# Journal file: D:/USTC/CA2021_labs/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/lab2/lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/csrALU1}} 
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/csrALU1}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/csrALU1}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/ALU1}} 
restart
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source testBench.tcl
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/csrALU1}} 
restart
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/HarzardUnit1}} 
restart
run all
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/csrALU1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1}} 
restart
run all
close_sim
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
current_wave_config {Untitled 6}
add_wave {{/testBench/RV32Core1/csrALU1}} 
current_wave_config {Untitled 6}
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1}} 
current_wave_config {Untitled 6}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 9}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 11}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
current_wave_config {Untitled 11}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 12}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run all
close_sim
