vhdl xil_defaultlib  \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_dma_0_0/sim/design_LSDNN_axi_dma_0_0.vhd" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_1/sim/bd_db18_psr_aclk_0.vhd" \
"../../../bd/design_LSDNN/ip/design_LSDNN_rst_ps7_0_100M_0/sim/design_LSDNN_rst_ps7_0_100M_0.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/ip/LS_estimator_ap_fadd_3_full_dsp_32.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/ip/LS_estimator_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/ip/LS_estimator_ap_fmul_2_max_dsp_32.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/ip/LS_estimator_ap_fsub_3_full_dsp_32.vhd" \
"../../../bd/design_LSDNN/ip/design_LSDNN_LS_estimator_0_0/sim/design_LSDNN_LS_estimator_0_0.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_faddfsub_3_full_dsp_32.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fmul_2_max_dsp_32.vhd" \
"../../../bd/design_LSDNN/ip/design_LSDNN_DNN_p_0_0/sim/design_LSDNN_DNN_p_0_0.vhd" \

nosort
