{"top":"global.resnet88",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1000":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1002":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1005":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1008":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2466"]}
          },
          "mul_d0__U1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1002.in","_U1003.out"],
          ["coeff_U1005.in","_U1006.out"],
          ["coeff_U1008.in","_U1009.out"],
          ["mul_d0__U1001.out","add_all__U1011.in0"],
          ["mul_d1__U1004.out","add_all__U1011.in1"],
          ["add_all__U1012.in0","add_all__U1011.out"],
          ["mul_d2__U1007.out","add_all__U1012.in1"],
          ["add_all__U1013.in0","add_all__U1012.out"],
          ["const_term_U1010.out","add_all__U1013.in1"],
          ["self.out","add_all__U1013.out"],
          ["mul_d0__U1001.in0","coeff_U1002.out"],
          ["mul_d1__U1004.in0","coeff_U1005.out"],
          ["mul_d2__U1007.in0","coeff_U1008.out"],
          ["self.d.0","mul_d0__U1001.in1"],
          ["self.d.1","mul_d1__U1004.in1"],
          ["self.d.2","mul_d2__U1007.in1"]
        ]
      },
      "aff__U1029":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1031":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1034":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1037":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1039":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2776"]}
          },
          "mul_d0__U1030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1031.in","_U1032.out"],
          ["coeff_U1034.in","_U1035.out"],
          ["coeff_U1037.in","_U1038.out"],
          ["mul_d0__U1030.out","add_all__U1040.in0"],
          ["mul_d1__U1033.out","add_all__U1040.in1"],
          ["add_all__U1041.in0","add_all__U1040.out"],
          ["mul_d2__U1036.out","add_all__U1041.in1"],
          ["add_all__U1042.in0","add_all__U1041.out"],
          ["const_term_U1039.out","add_all__U1042.in1"],
          ["self.out","add_all__U1042.out"],
          ["mul_d0__U1030.in0","coeff_U1031.out"],
          ["mul_d1__U1033.in0","coeff_U1034.out"],
          ["mul_d2__U1036.in0","coeff_U1037.out"],
          ["self.d.0","mul_d0__U1030.in1"],
          ["self.d.1","mul_d1__U1033.in1"],
          ["self.d.2","mul_d2__U1036.in1"]
        ]
      },
      "aff__U1058":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1060":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1066":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2a86"]}
          },
          "mul_d0__U1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1060.in","_U1061.out"],
          ["coeff_U1063.in","_U1064.out"],
          ["coeff_U1066.in","_U1067.out"],
          ["mul_d0__U1059.out","add_all__U1069.in0"],
          ["mul_d1__U1062.out","add_all__U1069.in1"],
          ["add_all__U1070.in0","add_all__U1069.out"],
          ["mul_d2__U1065.out","add_all__U1070.in1"],
          ["add_all__U1071.in0","add_all__U1070.out"],
          ["const_term_U1068.out","add_all__U1071.in1"],
          ["self.out","add_all__U1071.out"],
          ["mul_d0__U1059.in0","coeff_U1060.out"],
          ["mul_d1__U1062.in0","coeff_U1063.out"],
          ["mul_d2__U1065.in0","coeff_U1066.out"],
          ["self.d.0","mul_d0__U1059.in1"],
          ["self.d.1","mul_d1__U1062.in1"],
          ["self.d.2","mul_d2__U1065.in1"]
        ]
      },
      "aff__U1087":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1098":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1099":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1089":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1092":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1095":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2d96"]}
          },
          "mul_d0__U1088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1089.in","_U1090.out"],
          ["coeff_U1092.in","_U1093.out"],
          ["coeff_U1095.in","_U1096.out"],
          ["mul_d0__U1088.out","add_all__U1098.in0"],
          ["mul_d1__U1091.out","add_all__U1098.in1"],
          ["add_all__U1099.in0","add_all__U1098.out"],
          ["mul_d2__U1094.out","add_all__U1099.in1"],
          ["add_all__U1100.in0","add_all__U1099.out"],
          ["const_term_U1097.out","add_all__U1100.in1"],
          ["self.out","add_all__U1100.out"],
          ["mul_d0__U1088.in0","coeff_U1089.out"],
          ["mul_d1__U1091.in0","coeff_U1092.out"],
          ["mul_d2__U1094.in0","coeff_U1095.out"],
          ["self.d.0","mul_d0__U1088.in1"],
          ["self.d.1","mul_d1__U1091.in1"],
          ["self.d.2","mul_d2__U1094.in1"]
        ]
      },
      "aff__U1116":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h30a6"]}
          },
          "mul_d0__U1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1118.in","_U1119.out"],
          ["coeff_U1121.in","_U1122.out"],
          ["coeff_U1124.in","_U1125.out"],
          ["mul_d0__U1117.out","add_all__U1127.in0"],
          ["mul_d1__U1120.out","add_all__U1127.in1"],
          ["add_all__U1128.in0","add_all__U1127.out"],
          ["mul_d2__U1123.out","add_all__U1128.in1"],
          ["add_all__U1129.in0","add_all__U1128.out"],
          ["const_term_U1126.out","add_all__U1129.in1"],
          ["self.out","add_all__U1129.out"],
          ["mul_d0__U1117.in0","coeff_U1118.out"],
          ["mul_d1__U1120.in0","coeff_U1121.out"],
          ["mul_d2__U1123.in0","coeff_U1124.out"],
          ["self.d.0","mul_d0__U1117.in1"],
          ["self.d.1","mul_d1__U1120.in1"],
          ["self.d.2","mul_d2__U1123.in1"]
        ]
      },
      "aff__U1145":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h33b6"]}
          },
          "mul_d0__U1146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1147.in","_U1148.out"],
          ["coeff_U1150.in","_U1151.out"],
          ["coeff_U1153.in","_U1154.out"],
          ["mul_d0__U1146.out","add_all__U1156.in0"],
          ["mul_d1__U1149.out","add_all__U1156.in1"],
          ["add_all__U1157.in0","add_all__U1156.out"],
          ["mul_d2__U1152.out","add_all__U1157.in1"],
          ["add_all__U1158.in0","add_all__U1157.out"],
          ["const_term_U1155.out","add_all__U1158.in1"],
          ["self.out","add_all__U1158.out"],
          ["mul_d0__U1146.in0","coeff_U1147.out"],
          ["mul_d1__U1149.in0","coeff_U1150.out"],
          ["mul_d2__U1152.in0","coeff_U1153.out"],
          ["self.d.0","mul_d0__U1146.in1"],
          ["self.d.1","mul_d1__U1149.in1"],
          ["self.d.2","mul_d2__U1152.in1"]
        ]
      },
      "aff__U1174":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h36c6"]}
          },
          "mul_d0__U1175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1176.in","_U1177.out"],
          ["coeff_U1179.in","_U1180.out"],
          ["coeff_U1182.in","_U1183.out"],
          ["mul_d0__U1175.out","add_all__U1185.in0"],
          ["mul_d1__U1178.out","add_all__U1185.in1"],
          ["add_all__U1186.in0","add_all__U1185.out"],
          ["mul_d2__U1181.out","add_all__U1186.in1"],
          ["add_all__U1187.in0","add_all__U1186.out"],
          ["const_term_U1184.out","add_all__U1187.in1"],
          ["self.out","add_all__U1187.out"],
          ["mul_d0__U1175.in0","coeff_U1176.out"],
          ["mul_d1__U1178.in0","coeff_U1179.out"],
          ["mul_d2__U1181.in0","coeff_U1182.out"],
          ["self.d.0","mul_d0__U1175.in1"],
          ["self.d.1","mul_d1__U1178.in1"],
          ["self.d.2","mul_d2__U1181.in1"]
        ]
      },
      "aff__U1203":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h39d6"]}
          },
          "mul_d0__U1204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1205.in","_U1206.out"],
          ["coeff_U1208.in","_U1209.out"],
          ["coeff_U1211.in","_U1212.out"],
          ["mul_d0__U1204.out","add_all__U1214.in0"],
          ["mul_d1__U1207.out","add_all__U1214.in1"],
          ["add_all__U1215.in0","add_all__U1214.out"],
          ["mul_d2__U1210.out","add_all__U1215.in1"],
          ["add_all__U1216.in0","add_all__U1215.out"],
          ["const_term_U1213.out","add_all__U1216.in1"],
          ["self.out","add_all__U1216.out"],
          ["mul_d0__U1204.in0","coeff_U1205.out"],
          ["mul_d1__U1207.in0","coeff_U1208.out"],
          ["mul_d2__U1210.in0","coeff_U1211.out"],
          ["self.d.0","mul_d0__U1204.in1"],
          ["self.d.1","mul_d1__U1207.in1"],
          ["self.d.2","mul_d2__U1210.in1"]
        ]
      },
      "aff__U1279":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1281.in","_U1282.out"],
          ["coeff_U1284.in","_U1285.out"],
          ["coeff_U1287.in","_U1288.out"],
          ["coeff_U1290.in","_U1291.out"],
          ["coeff_U1293.in","_U1294.out"],
          ["mul_d0__U1280.out","add_all__U1296.in0"],
          ["mul_d1__U1283.out","add_all__U1296.in1"],
          ["add_all__U1297.in0","add_all__U1296.out"],
          ["mul_d2__U1286.out","add_all__U1297.in1"],
          ["add_all__U1298.in0","add_all__U1297.out"],
          ["mul_d3__U1289.out","add_all__U1298.in1"],
          ["add_all__U1299.in0","add_all__U1298.out"],
          ["mul_d4__U1292.out","add_all__U1299.in1"],
          ["add_all__U1300.in0","add_all__U1299.out"],
          ["const_term_U1295.out","add_all__U1300.in1"],
          ["self.out","add_all__U1300.out"],
          ["mul_d0__U1280.in0","coeff_U1281.out"],
          ["mul_d1__U1283.in0","coeff_U1284.out"],
          ["mul_d2__U1286.in0","coeff_U1287.out"],
          ["mul_d3__U1289.in0","coeff_U1290.out"],
          ["mul_d4__U1292.in0","coeff_U1293.out"],
          ["self.d.0","mul_d0__U1280.in1"],
          ["self.d.1","mul_d1__U1283.in1"],
          ["self.d.2","mul_d2__U1286.in1"],
          ["self.d.3","mul_d3__U1289.in1"],
          ["self.d.4","mul_d4__U1292.in1"]
        ]
      },
      "aff__U1302":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1310":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1313":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1304.in","_U1305.out"],
          ["coeff_U1307.in","_U1308.out"],
          ["coeff_U1310.in","_U1311.out"],
          ["coeff_U1313.in","_U1314.out"],
          ["coeff_U1316.in","_U1317.out"],
          ["mul_d0__U1303.out","add_all__U1319.in0"],
          ["mul_d1__U1306.out","add_all__U1319.in1"],
          ["add_all__U1320.in0","add_all__U1319.out"],
          ["mul_d2__U1309.out","add_all__U1320.in1"],
          ["add_all__U1321.in0","add_all__U1320.out"],
          ["mul_d3__U1312.out","add_all__U1321.in1"],
          ["add_all__U1322.in0","add_all__U1321.out"],
          ["mul_d4__U1315.out","add_all__U1322.in1"],
          ["add_all__U1323.in0","add_all__U1322.out"],
          ["const_term_U1318.out","add_all__U1323.in1"],
          ["self.out","add_all__U1323.out"],
          ["mul_d0__U1303.in0","coeff_U1304.out"],
          ["mul_d1__U1306.in0","coeff_U1307.out"],
          ["mul_d2__U1309.in0","coeff_U1310.out"],
          ["mul_d3__U1312.in0","coeff_U1313.out"],
          ["mul_d4__U1315.in0","coeff_U1316.out"],
          ["self.d.0","mul_d0__U1303.in1"],
          ["self.d.1","mul_d1__U1306.in1"],
          ["self.d.2","mul_d2__U1309.in1"],
          ["self.d.3","mul_d3__U1312.in1"],
          ["self.d.4","mul_d4__U1315.in1"]
        ]
      },
      "aff__U1325":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1336":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1339":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1327.in","_U1328.out"],
          ["coeff_U1330.in","_U1331.out"],
          ["coeff_U1333.in","_U1334.out"],
          ["coeff_U1336.in","_U1337.out"],
          ["coeff_U1339.in","_U1340.out"],
          ["mul_d0__U1326.out","add_all__U1342.in0"],
          ["mul_d1__U1329.out","add_all__U1342.in1"],
          ["add_all__U1343.in0","add_all__U1342.out"],
          ["mul_d2__U1332.out","add_all__U1343.in1"],
          ["add_all__U1344.in0","add_all__U1343.out"],
          ["mul_d3__U1335.out","add_all__U1344.in1"],
          ["add_all__U1345.in0","add_all__U1344.out"],
          ["mul_d4__U1338.out","add_all__U1345.in1"],
          ["add_all__U1346.in0","add_all__U1345.out"],
          ["const_term_U1341.out","add_all__U1346.in1"],
          ["self.out","add_all__U1346.out"],
          ["mul_d0__U1326.in0","coeff_U1327.out"],
          ["mul_d1__U1329.in0","coeff_U1330.out"],
          ["mul_d2__U1332.in0","coeff_U1333.out"],
          ["mul_d3__U1335.in0","coeff_U1336.out"],
          ["mul_d4__U1338.in0","coeff_U1339.out"],
          ["self.d.0","mul_d0__U1326.in1"],
          ["self.d.1","mul_d1__U1329.in1"],
          ["self.d.2","mul_d2__U1332.in1"],
          ["self.d.3","mul_d3__U1335.in1"],
          ["self.d.4","mul_d4__U1338.in1"]
        ]
      },
      "aff__U1348":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1350.in","_U1351.out"],
          ["coeff_U1353.in","_U1354.out"],
          ["coeff_U1356.in","_U1357.out"],
          ["coeff_U1359.in","_U1360.out"],
          ["coeff_U1362.in","_U1363.out"],
          ["mul_d0__U1349.out","add_all__U1365.in0"],
          ["mul_d1__U1352.out","add_all__U1365.in1"],
          ["add_all__U1366.in0","add_all__U1365.out"],
          ["mul_d2__U1355.out","add_all__U1366.in1"],
          ["add_all__U1367.in0","add_all__U1366.out"],
          ["mul_d3__U1358.out","add_all__U1367.in1"],
          ["add_all__U1368.in0","add_all__U1367.out"],
          ["mul_d4__U1361.out","add_all__U1368.in1"],
          ["add_all__U1369.in0","add_all__U1368.out"],
          ["const_term_U1364.out","add_all__U1369.in1"],
          ["self.out","add_all__U1369.out"],
          ["mul_d0__U1349.in0","coeff_U1350.out"],
          ["mul_d1__U1352.in0","coeff_U1353.out"],
          ["mul_d2__U1355.in0","coeff_U1356.out"],
          ["mul_d3__U1358.in0","coeff_U1359.out"],
          ["mul_d4__U1361.in0","coeff_U1362.out"],
          ["self.d.0","mul_d0__U1349.in1"],
          ["self.d.1","mul_d1__U1352.in1"],
          ["self.d.2","mul_d2__U1355.in1"],
          ["self.d.3","mul_d3__U1358.in1"],
          ["self.d.4","mul_d4__U1361.in1"]
        ]
      },
      "aff__U1371":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1373.in","_U1374.out"],
          ["coeff_U1376.in","_U1377.out"],
          ["coeff_U1379.in","_U1380.out"],
          ["coeff_U1382.in","_U1383.out"],
          ["coeff_U1385.in","_U1386.out"],
          ["mul_d0__U1372.out","add_all__U1388.in0"],
          ["mul_d1__U1375.out","add_all__U1388.in1"],
          ["add_all__U1389.in0","add_all__U1388.out"],
          ["mul_d2__U1378.out","add_all__U1389.in1"],
          ["add_all__U1390.in0","add_all__U1389.out"],
          ["mul_d3__U1381.out","add_all__U1390.in1"],
          ["add_all__U1391.in0","add_all__U1390.out"],
          ["mul_d4__U1384.out","add_all__U1391.in1"],
          ["add_all__U1392.in0","add_all__U1391.out"],
          ["const_term_U1387.out","add_all__U1392.in1"],
          ["self.out","add_all__U1392.out"],
          ["mul_d0__U1372.in0","coeff_U1373.out"],
          ["mul_d1__U1375.in0","coeff_U1376.out"],
          ["mul_d2__U1378.in0","coeff_U1379.out"],
          ["mul_d3__U1381.in0","coeff_U1382.out"],
          ["mul_d4__U1384.in0","coeff_U1385.out"],
          ["self.d.0","mul_d0__U1372.in1"],
          ["self.d.1","mul_d1__U1375.in1"],
          ["self.d.2","mul_d2__U1378.in1"],
          ["self.d.3","mul_d3__U1381.in1"],
          ["self.d.4","mul_d4__U1384.in1"]
        ]
      },
      "aff__U1394":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1396.in","_U1397.out"],
          ["coeff_U1399.in","_U1400.out"],
          ["coeff_U1402.in","_U1403.out"],
          ["coeff_U1405.in","_U1406.out"],
          ["coeff_U1408.in","_U1409.out"],
          ["mul_d0__U1395.out","add_all__U1411.in0"],
          ["mul_d1__U1398.out","add_all__U1411.in1"],
          ["add_all__U1412.in0","add_all__U1411.out"],
          ["mul_d2__U1401.out","add_all__U1412.in1"],
          ["add_all__U1413.in0","add_all__U1412.out"],
          ["mul_d3__U1404.out","add_all__U1413.in1"],
          ["add_all__U1414.in0","add_all__U1413.out"],
          ["mul_d4__U1407.out","add_all__U1414.in1"],
          ["add_all__U1415.in0","add_all__U1414.out"],
          ["const_term_U1410.out","add_all__U1415.in1"],
          ["self.out","add_all__U1415.out"],
          ["mul_d0__U1395.in0","coeff_U1396.out"],
          ["mul_d1__U1398.in0","coeff_U1399.out"],
          ["mul_d2__U1401.in0","coeff_U1402.out"],
          ["mul_d3__U1404.in0","coeff_U1405.out"],
          ["mul_d4__U1407.in0","coeff_U1408.out"],
          ["self.d.0","mul_d0__U1395.in1"],
          ["self.d.1","mul_d1__U1398.in1"],
          ["self.d.2","mul_d2__U1401.in1"],
          ["self.d.3","mul_d3__U1404.in1"],
          ["self.d.4","mul_d4__U1407.in1"]
        ]
      },
      "aff__U140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U142.in","_U143.out"],
          ["coeff_U145.in","_U146.out"],
          ["coeff_U148.in","_U149.out"],
          ["mul_d0__U141.out","add_all__U151.in0"],
          ["mul_d1__U144.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d2__U147.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["const_term_U150.out","add_all__U153.in1"],
          ["self.out","add_all__U153.out"],
          ["mul_d0__U141.in0","coeff_U142.out"],
          ["mul_d1__U144.in0","coeff_U145.out"],
          ["mul_d2__U147.in0","coeff_U148.out"],
          ["self.d.0","mul_d0__U141.in1"],
          ["self.d.1","mul_d1__U144.in1"],
          ["self.d.2","mul_d2__U147.in1"]
        ]
      },
      "aff__U1417":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1425":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1428":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1431":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1419.in","_U1420.out"],
          ["coeff_U1422.in","_U1423.out"],
          ["coeff_U1425.in","_U1426.out"],
          ["coeff_U1428.in","_U1429.out"],
          ["coeff_U1431.in","_U1432.out"],
          ["mul_d0__U1418.out","add_all__U1434.in0"],
          ["mul_d1__U1421.out","add_all__U1434.in1"],
          ["add_all__U1435.in0","add_all__U1434.out"],
          ["mul_d2__U1424.out","add_all__U1435.in1"],
          ["add_all__U1436.in0","add_all__U1435.out"],
          ["mul_d3__U1427.out","add_all__U1436.in1"],
          ["add_all__U1437.in0","add_all__U1436.out"],
          ["mul_d4__U1430.out","add_all__U1437.in1"],
          ["add_all__U1438.in0","add_all__U1437.out"],
          ["const_term_U1433.out","add_all__U1438.in1"],
          ["self.out","add_all__U1438.out"],
          ["mul_d0__U1418.in0","coeff_U1419.out"],
          ["mul_d1__U1421.in0","coeff_U1422.out"],
          ["mul_d2__U1424.in0","coeff_U1425.out"],
          ["mul_d3__U1427.in0","coeff_U1428.out"],
          ["mul_d4__U1430.in0","coeff_U1431.out"],
          ["self.d.0","mul_d0__U1418.in1"],
          ["self.d.1","mul_d1__U1421.in1"],
          ["self.d.2","mul_d2__U1424.in1"],
          ["self.d.3","mul_d3__U1427.in1"],
          ["self.d.4","mul_d4__U1430.in1"]
        ]
      },
      "aff__U1440":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1442.in","_U1443.out"],
          ["coeff_U1445.in","_U1446.out"],
          ["coeff_U1448.in","_U1449.out"],
          ["coeff_U1451.in","_U1452.out"],
          ["coeff_U1454.in","_U1455.out"],
          ["mul_d0__U1441.out","add_all__U1457.in0"],
          ["mul_d1__U1444.out","add_all__U1457.in1"],
          ["add_all__U1458.in0","add_all__U1457.out"],
          ["mul_d2__U1447.out","add_all__U1458.in1"],
          ["add_all__U1459.in0","add_all__U1458.out"],
          ["mul_d3__U1450.out","add_all__U1459.in1"],
          ["add_all__U1460.in0","add_all__U1459.out"],
          ["mul_d4__U1453.out","add_all__U1460.in1"],
          ["add_all__U1461.in0","add_all__U1460.out"],
          ["const_term_U1456.out","add_all__U1461.in1"],
          ["self.out","add_all__U1461.out"],
          ["mul_d0__U1441.in0","coeff_U1442.out"],
          ["mul_d1__U1444.in0","coeff_U1445.out"],
          ["mul_d2__U1447.in0","coeff_U1448.out"],
          ["mul_d3__U1450.in0","coeff_U1451.out"],
          ["mul_d4__U1453.in0","coeff_U1454.out"],
          ["self.d.0","mul_d0__U1441.in1"],
          ["self.d.1","mul_d1__U1444.in1"],
          ["self.d.2","mul_d2__U1447.in1"],
          ["self.d.3","mul_d3__U1450.in1"],
          ["self.d.4","mul_d4__U1453.in1"]
        ]
      },
      "aff__U1463":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1465":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1477":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1479":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1476":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1465.in","_U1466.out"],
          ["coeff_U1468.in","_U1469.out"],
          ["coeff_U1471.in","_U1472.out"],
          ["coeff_U1474.in","_U1475.out"],
          ["coeff_U1477.in","_U1478.out"],
          ["mul_d0__U1464.out","add_all__U1480.in0"],
          ["mul_d1__U1467.out","add_all__U1480.in1"],
          ["add_all__U1481.in0","add_all__U1480.out"],
          ["mul_d2__U1470.out","add_all__U1481.in1"],
          ["add_all__U1482.in0","add_all__U1481.out"],
          ["mul_d3__U1473.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d4__U1476.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["const_term_U1479.out","add_all__U1484.in1"],
          ["self.out","add_all__U1484.out"],
          ["mul_d0__U1464.in0","coeff_U1465.out"],
          ["mul_d1__U1467.in0","coeff_U1468.out"],
          ["mul_d2__U1470.in0","coeff_U1471.out"],
          ["mul_d3__U1473.in0","coeff_U1474.out"],
          ["mul_d4__U1476.in0","coeff_U1477.out"],
          ["self.d.0","mul_d0__U1464.in1"],
          ["self.d.1","mul_d1__U1467.in1"],
          ["self.d.2","mul_d2__U1470.in1"],
          ["self.d.3","mul_d3__U1473.in1"],
          ["self.d.4","mul_d4__U1476.in1"]
        ]
      },
      "aff__U1486":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1500":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1496":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1488.in","_U1489.out"],
          ["coeff_U1491.in","_U1492.out"],
          ["coeff_U1494.in","_U1495.out"],
          ["coeff_U1497.in","_U1498.out"],
          ["coeff_U1500.in","_U1501.out"],
          ["mul_d0__U1487.out","add_all__U1503.in0"],
          ["mul_d1__U1490.out","add_all__U1503.in1"],
          ["add_all__U1504.in0","add_all__U1503.out"],
          ["mul_d2__U1493.out","add_all__U1504.in1"],
          ["add_all__U1505.in0","add_all__U1504.out"],
          ["mul_d3__U1496.out","add_all__U1505.in1"],
          ["add_all__U1506.in0","add_all__U1505.out"],
          ["mul_d4__U1499.out","add_all__U1506.in1"],
          ["add_all__U1507.in0","add_all__U1506.out"],
          ["const_term_U1502.out","add_all__U1507.in1"],
          ["self.out","add_all__U1507.out"],
          ["mul_d0__U1487.in0","coeff_U1488.out"],
          ["mul_d1__U1490.in0","coeff_U1491.out"],
          ["mul_d2__U1493.in0","coeff_U1494.out"],
          ["mul_d3__U1496.in0","coeff_U1497.out"],
          ["mul_d4__U1499.in0","coeff_U1500.out"],
          ["self.d.0","mul_d0__U1487.in1"],
          ["self.d.1","mul_d1__U1490.in1"],
          ["self.d.2","mul_d2__U1493.in1"],
          ["self.d.3","mul_d3__U1496.in1"],
          ["self.d.4","mul_d4__U1499.in1"]
        ]
      },
      "aff__U1509":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1511.in","_U1512.out"],
          ["coeff_U1514.in","_U1515.out"],
          ["coeff_U1517.in","_U1518.out"],
          ["coeff_U1520.in","_U1521.out"],
          ["coeff_U1523.in","_U1524.out"],
          ["mul_d0__U1510.out","add_all__U1526.in0"],
          ["mul_d1__U1513.out","add_all__U1526.in1"],
          ["add_all__U1527.in0","add_all__U1526.out"],
          ["mul_d2__U1516.out","add_all__U1527.in1"],
          ["add_all__U1528.in0","add_all__U1527.out"],
          ["mul_d3__U1519.out","add_all__U1528.in1"],
          ["add_all__U1529.in0","add_all__U1528.out"],
          ["mul_d4__U1522.out","add_all__U1529.in1"],
          ["add_all__U1530.in0","add_all__U1529.out"],
          ["const_term_U1525.out","add_all__U1530.in1"],
          ["self.out","add_all__U1530.out"],
          ["mul_d0__U1510.in0","coeff_U1511.out"],
          ["mul_d1__U1513.in0","coeff_U1514.out"],
          ["mul_d2__U1516.in0","coeff_U1517.out"],
          ["mul_d3__U1519.in0","coeff_U1520.out"],
          ["mul_d4__U1522.in0","coeff_U1523.out"],
          ["self.d.0","mul_d0__U1510.in1"],
          ["self.d.1","mul_d1__U1513.in1"],
          ["self.d.2","mul_d2__U1516.in1"],
          ["self.d.3","mul_d3__U1519.in1"],
          ["self.d.4","mul_d4__U1522.in1"]
        ]
      },
      "aff__U1532":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1534.in","_U1535.out"],
          ["coeff_U1537.in","_U1538.out"],
          ["coeff_U1540.in","_U1541.out"],
          ["coeff_U1543.in","_U1544.out"],
          ["coeff_U1546.in","_U1547.out"],
          ["mul_d0__U1533.out","add_all__U1549.in0"],
          ["mul_d1__U1536.out","add_all__U1549.in1"],
          ["add_all__U1550.in0","add_all__U1549.out"],
          ["mul_d2__U1539.out","add_all__U1550.in1"],
          ["add_all__U1551.in0","add_all__U1550.out"],
          ["mul_d3__U1542.out","add_all__U1551.in1"],
          ["add_all__U1552.in0","add_all__U1551.out"],
          ["mul_d4__U1545.out","add_all__U1552.in1"],
          ["add_all__U1553.in0","add_all__U1552.out"],
          ["const_term_U1548.out","add_all__U1553.in1"],
          ["self.out","add_all__U1553.out"],
          ["mul_d0__U1533.in0","coeff_U1534.out"],
          ["mul_d1__U1536.in0","coeff_U1537.out"],
          ["mul_d2__U1539.in0","coeff_U1540.out"],
          ["mul_d3__U1542.in0","coeff_U1543.out"],
          ["mul_d4__U1545.in0","coeff_U1546.out"],
          ["self.d.0","mul_d0__U1533.in1"],
          ["self.d.1","mul_d1__U1536.in1"],
          ["self.d.2","mul_d2__U1539.in1"],
          ["self.d.3","mul_d3__U1542.in1"],
          ["self.d.4","mul_d4__U1545.in1"]
        ]
      },
      "aff__U1555":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1557.in","_U1558.out"],
          ["coeff_U1560.in","_U1561.out"],
          ["coeff_U1563.in","_U1564.out"],
          ["coeff_U1566.in","_U1567.out"],
          ["coeff_U1569.in","_U1570.out"],
          ["mul_d0__U1556.out","add_all__U1572.in0"],
          ["mul_d1__U1559.out","add_all__U1572.in1"],
          ["add_all__U1573.in0","add_all__U1572.out"],
          ["mul_d2__U1562.out","add_all__U1573.in1"],
          ["add_all__U1574.in0","add_all__U1573.out"],
          ["mul_d3__U1565.out","add_all__U1574.in1"],
          ["add_all__U1575.in0","add_all__U1574.out"],
          ["mul_d4__U1568.out","add_all__U1575.in1"],
          ["add_all__U1576.in0","add_all__U1575.out"],
          ["const_term_U1571.out","add_all__U1576.in1"],
          ["self.out","add_all__U1576.out"],
          ["mul_d0__U1556.in0","coeff_U1557.out"],
          ["mul_d1__U1559.in0","coeff_U1560.out"],
          ["mul_d2__U1562.in0","coeff_U1563.out"],
          ["mul_d3__U1565.in0","coeff_U1566.out"],
          ["mul_d4__U1568.in0","coeff_U1569.out"],
          ["self.d.0","mul_d0__U1556.in1"],
          ["self.d.1","mul_d1__U1559.in1"],
          ["self.d.2","mul_d2__U1562.in1"],
          ["self.d.3","mul_d3__U1565.in1"],
          ["self.d.4","mul_d4__U1568.in1"]
        ]
      },
      "aff__U1578":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1598":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1580.in","_U1581.out"],
          ["coeff_U1583.in","_U1584.out"],
          ["coeff_U1586.in","_U1587.out"],
          ["coeff_U1589.in","_U1590.out"],
          ["coeff_U1592.in","_U1593.out"],
          ["mul_d0__U1579.out","add_all__U1595.in0"],
          ["mul_d1__U1582.out","add_all__U1595.in1"],
          ["add_all__U1596.in0","add_all__U1595.out"],
          ["mul_d2__U1585.out","add_all__U1596.in1"],
          ["add_all__U1597.in0","add_all__U1596.out"],
          ["mul_d3__U1588.out","add_all__U1597.in1"],
          ["add_all__U1598.in0","add_all__U1597.out"],
          ["mul_d4__U1591.out","add_all__U1598.in1"],
          ["add_all__U1599.in0","add_all__U1598.out"],
          ["const_term_U1594.out","add_all__U1599.in1"],
          ["self.out","add_all__U1599.out"],
          ["mul_d0__U1579.in0","coeff_U1580.out"],
          ["mul_d1__U1582.in0","coeff_U1583.out"],
          ["mul_d2__U1585.in0","coeff_U1586.out"],
          ["mul_d3__U1588.in0","coeff_U1589.out"],
          ["mul_d4__U1591.in0","coeff_U1592.out"],
          ["self.d.0","mul_d0__U1579.in1"],
          ["self.d.1","mul_d1__U1582.in1"],
          ["self.d.2","mul_d2__U1585.in1"],
          ["self.d.3","mul_d3__U1588.in1"],
          ["self.d.4","mul_d4__U1591.in1"]
        ]
      },
      "aff__U1601":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1612":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1615":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1608":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1603.in","_U1604.out"],
          ["coeff_U1606.in","_U1607.out"],
          ["coeff_U1609.in","_U1610.out"],
          ["coeff_U1612.in","_U1613.out"],
          ["coeff_U1615.in","_U1616.out"],
          ["mul_d0__U1602.out","add_all__U1618.in0"],
          ["mul_d1__U1605.out","add_all__U1618.in1"],
          ["add_all__U1619.in0","add_all__U1618.out"],
          ["mul_d2__U1608.out","add_all__U1619.in1"],
          ["add_all__U1620.in0","add_all__U1619.out"],
          ["mul_d3__U1611.out","add_all__U1620.in1"],
          ["add_all__U1621.in0","add_all__U1620.out"],
          ["mul_d4__U1614.out","add_all__U1621.in1"],
          ["add_all__U1622.in0","add_all__U1621.out"],
          ["const_term_U1617.out","add_all__U1622.in1"],
          ["self.out","add_all__U1622.out"],
          ["mul_d0__U1602.in0","coeff_U1603.out"],
          ["mul_d1__U1605.in0","coeff_U1606.out"],
          ["mul_d2__U1608.in0","coeff_U1609.out"],
          ["mul_d3__U1611.in0","coeff_U1612.out"],
          ["mul_d4__U1614.in0","coeff_U1615.out"],
          ["self.d.0","mul_d0__U1602.in1"],
          ["self.d.1","mul_d1__U1605.in1"],
          ["self.d.2","mul_d2__U1608.in1"],
          ["self.d.3","mul_d3__U1611.in1"],
          ["self.d.4","mul_d4__U1614.in1"]
        ]
      },
      "aff__U1624":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1639":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1635":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1638":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1626.in","_U1627.out"],
          ["coeff_U1629.in","_U1630.out"],
          ["coeff_U1632.in","_U1633.out"],
          ["coeff_U1635.in","_U1636.out"],
          ["coeff_U1638.in","_U1639.out"],
          ["mul_d0__U1625.out","add_all__U1641.in0"],
          ["mul_d1__U1628.out","add_all__U1641.in1"],
          ["add_all__U1642.in0","add_all__U1641.out"],
          ["mul_d2__U1631.out","add_all__U1642.in1"],
          ["add_all__U1643.in0","add_all__U1642.out"],
          ["mul_d3__U1634.out","add_all__U1643.in1"],
          ["add_all__U1644.in0","add_all__U1643.out"],
          ["mul_d4__U1637.out","add_all__U1644.in1"],
          ["add_all__U1645.in0","add_all__U1644.out"],
          ["const_term_U1640.out","add_all__U1645.in1"],
          ["self.out","add_all__U1645.out"],
          ["mul_d0__U1625.in0","coeff_U1626.out"],
          ["mul_d1__U1628.in0","coeff_U1629.out"],
          ["mul_d2__U1631.in0","coeff_U1632.out"],
          ["mul_d3__U1634.in0","coeff_U1635.out"],
          ["mul_d4__U1637.in0","coeff_U1638.out"],
          ["self.d.0","mul_d0__U1625.in1"],
          ["self.d.1","mul_d1__U1628.in1"],
          ["self.d.2","mul_d2__U1631.in1"],
          ["self.d.3","mul_d3__U1634.in1"],
          ["self.d.4","mul_d4__U1637.in1"]
        ]
      },
      "aff__U1647":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1649.in","_U1650.out"],
          ["coeff_U1652.in","_U1653.out"],
          ["coeff_U1655.in","_U1656.out"],
          ["mul_d0__U1648.out","add_all__U1658.in0"],
          ["mul_d1__U1651.out","add_all__U1658.in1"],
          ["add_all__U1659.in0","add_all__U1658.out"],
          ["mul_d2__U1654.out","add_all__U1659.in1"],
          ["add_all__U1660.in0","add_all__U1659.out"],
          ["const_term_U1657.out","add_all__U1660.in1"],
          ["self.out","add_all__U1660.out"],
          ["mul_d0__U1648.in0","coeff_U1649.out"],
          ["mul_d1__U1651.in0","coeff_U1652.out"],
          ["mul_d2__U1654.in0","coeff_U1655.out"],
          ["self.d.0","mul_d0__U1648.in1"],
          ["self.d.1","mul_d1__U1651.in1"],
          ["self.d.2","mul_d2__U1654.in1"]
        ]
      },
      "aff__U1662":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1665":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1673":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1674":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1675":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1664":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1667":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1670":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1663":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1669":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1664.in","_U1665.out"],
          ["coeff_U1667.in","_U1668.out"],
          ["coeff_U1670.in","_U1671.out"],
          ["mul_d0__U1663.out","add_all__U1673.in0"],
          ["mul_d1__U1666.out","add_all__U1673.in1"],
          ["add_all__U1674.in0","add_all__U1673.out"],
          ["mul_d2__U1669.out","add_all__U1674.in1"],
          ["add_all__U1675.in0","add_all__U1674.out"],
          ["const_term_U1672.out","add_all__U1675.in1"],
          ["self.out","add_all__U1675.out"],
          ["mul_d0__U1663.in0","coeff_U1664.out"],
          ["mul_d1__U1666.in0","coeff_U1667.out"],
          ["mul_d2__U1669.in0","coeff_U1670.out"],
          ["self.d.0","mul_d0__U1663.in1"],
          ["self.d.1","mul_d1__U1666.in1"],
          ["self.d.2","mul_d2__U1669.in1"]
        ]
      },
      "aff__U1677":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1690":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1679":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1685":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1678":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1679.in","_U1680.out"],
          ["coeff_U1682.in","_U1683.out"],
          ["coeff_U1685.in","_U1686.out"],
          ["mul_d0__U1678.out","add_all__U1688.in0"],
          ["mul_d1__U1681.out","add_all__U1688.in1"],
          ["add_all__U1689.in0","add_all__U1688.out"],
          ["mul_d2__U1684.out","add_all__U1689.in1"],
          ["add_all__U1690.in0","add_all__U1689.out"],
          ["const_term_U1687.out","add_all__U1690.in1"],
          ["self.out","add_all__U1690.out"],
          ["mul_d0__U1678.in0","coeff_U1679.out"],
          ["mul_d1__U1681.in0","coeff_U1682.out"],
          ["mul_d2__U1684.in0","coeff_U1685.out"],
          ["self.d.0","mul_d0__U1678.in1"],
          ["self.d.1","mul_d1__U1681.in1"],
          ["self.d.2","mul_d2__U1684.in1"]
        ]
      },
      "aff__U169":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U171.in","_U172.out"],
          ["coeff_U174.in","_U175.out"],
          ["coeff_U177.in","_U178.out"],
          ["mul_d0__U170.out","add_all__U180.in0"],
          ["mul_d1__U173.out","add_all__U180.in1"],
          ["add_all__U181.in0","add_all__U180.out"],
          ["mul_d2__U176.out","add_all__U181.in1"],
          ["add_all__U182.in0","add_all__U181.out"],
          ["const_term_U179.out","add_all__U182.in1"],
          ["self.out","add_all__U182.out"],
          ["mul_d0__U170.in0","coeff_U171.out"],
          ["mul_d1__U173.in0","coeff_U174.out"],
          ["mul_d2__U176.in0","coeff_U177.out"],
          ["self.d.0","mul_d0__U170.in1"],
          ["self.d.1","mul_d1__U173.in1"],
          ["self.d.2","mul_d2__U176.in1"]
        ]
      },
      "aff__U1692":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1695":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1694":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1697":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1694.in","_U1695.out"],
          ["coeff_U1697.in","_U1698.out"],
          ["coeff_U1700.in","_U1701.out"],
          ["mul_d0__U1693.out","add_all__U1703.in0"],
          ["mul_d1__U1696.out","add_all__U1703.in1"],
          ["add_all__U1704.in0","add_all__U1703.out"],
          ["mul_d2__U1699.out","add_all__U1704.in1"],
          ["add_all__U1705.in0","add_all__U1704.out"],
          ["const_term_U1702.out","add_all__U1705.in1"],
          ["self.out","add_all__U1705.out"],
          ["mul_d0__U1693.in0","coeff_U1694.out"],
          ["mul_d1__U1696.in0","coeff_U1697.out"],
          ["mul_d2__U1699.in0","coeff_U1700.out"],
          ["self.d.0","mul_d0__U1693.in1"],
          ["self.d.1","mul_d1__U1696.in1"],
          ["self.d.2","mul_d2__U1699.in1"]
        ]
      },
      "aff__U1707":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1709":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1709.in","_U1710.out"],
          ["coeff_U1712.in","_U1713.out"],
          ["coeff_U1715.in","_U1716.out"],
          ["mul_d0__U1708.out","add_all__U1718.in0"],
          ["mul_d1__U1711.out","add_all__U1718.in1"],
          ["add_all__U1719.in0","add_all__U1718.out"],
          ["mul_d2__U1714.out","add_all__U1719.in1"],
          ["add_all__U1720.in0","add_all__U1719.out"],
          ["const_term_U1717.out","add_all__U1720.in1"],
          ["self.out","add_all__U1720.out"],
          ["mul_d0__U1708.in0","coeff_U1709.out"],
          ["mul_d1__U1711.in0","coeff_U1712.out"],
          ["mul_d2__U1714.in0","coeff_U1715.out"],
          ["self.d.0","mul_d0__U1708.in1"],
          ["self.d.1","mul_d1__U1711.in1"],
          ["self.d.2","mul_d2__U1714.in1"]
        ]
      },
      "aff__U1722":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1734":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1724":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1724.in","_U1725.out"],
          ["coeff_U1727.in","_U1728.out"],
          ["coeff_U1730.in","_U1731.out"],
          ["mul_d0__U1723.out","add_all__U1733.in0"],
          ["mul_d1__U1726.out","add_all__U1733.in1"],
          ["add_all__U1734.in0","add_all__U1733.out"],
          ["mul_d2__U1729.out","add_all__U1734.in1"],
          ["add_all__U1735.in0","add_all__U1734.out"],
          ["const_term_U1732.out","add_all__U1735.in1"],
          ["self.out","add_all__U1735.out"],
          ["mul_d0__U1723.in0","coeff_U1724.out"],
          ["mul_d1__U1726.in0","coeff_U1727.out"],
          ["mul_d2__U1729.in0","coeff_U1730.out"],
          ["self.d.0","mul_d0__U1723.in1"],
          ["self.d.1","mul_d1__U1726.in1"],
          ["self.d.2","mul_d2__U1729.in1"]
        ]
      },
      "aff__U1737":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1739":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1742":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1738":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1741":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1739.in","_U1740.out"],
          ["coeff_U1742.in","_U1743.out"],
          ["coeff_U1745.in","_U1746.out"],
          ["mul_d0__U1738.out","add_all__U1748.in0"],
          ["mul_d1__U1741.out","add_all__U1748.in1"],
          ["add_all__U1749.in0","add_all__U1748.out"],
          ["mul_d2__U1744.out","add_all__U1749.in1"],
          ["add_all__U1750.in0","add_all__U1749.out"],
          ["const_term_U1747.out","add_all__U1750.in1"],
          ["self.out","add_all__U1750.out"],
          ["mul_d0__U1738.in0","coeff_U1739.out"],
          ["mul_d1__U1741.in0","coeff_U1742.out"],
          ["mul_d2__U1744.in0","coeff_U1745.out"],
          ["self.d.0","mul_d0__U1738.in1"],
          ["self.d.1","mul_d1__U1741.in1"],
          ["self.d.2","mul_d2__U1744.in1"]
        ]
      },
      "aff__U1752":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1754":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1757":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1760":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1753":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1754.in","_U1755.out"],
          ["coeff_U1757.in","_U1758.out"],
          ["coeff_U1760.in","_U1761.out"],
          ["mul_d0__U1753.out","add_all__U1763.in0"],
          ["mul_d1__U1756.out","add_all__U1763.in1"],
          ["add_all__U1764.in0","add_all__U1763.out"],
          ["mul_d2__U1759.out","add_all__U1764.in1"],
          ["add_all__U1765.in0","add_all__U1764.out"],
          ["const_term_U1762.out","add_all__U1765.in1"],
          ["self.out","add_all__U1765.out"],
          ["mul_d0__U1753.in0","coeff_U1754.out"],
          ["mul_d1__U1756.in0","coeff_U1757.out"],
          ["mul_d2__U1759.in0","coeff_U1760.out"],
          ["self.d.0","mul_d0__U1753.in1"],
          ["self.d.1","mul_d1__U1756.in1"],
          ["self.d.2","mul_d2__U1759.in1"]
        ]
      },
      "aff__U1792":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U1798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U1801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U1804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1794":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1797":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1800":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1803":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1806":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1794.in","_U1795.out"],
          ["coeff_U1797.in","_U1798.out"],
          ["coeff_U1800.in","_U1801.out"],
          ["coeff_U1803.in","_U1804.out"],
          ["coeff_U1806.in","_U1807.out"],
          ["mul_d0__U1793.out","add_all__U1809.in0"],
          ["mul_d1__U1796.out","add_all__U1809.in1"],
          ["add_all__U1810.in0","add_all__U1809.out"],
          ["mul_d2__U1799.out","add_all__U1810.in1"],
          ["add_all__U1811.in0","add_all__U1810.out"],
          ["mul_d3__U1802.out","add_all__U1811.in1"],
          ["add_all__U1812.in0","add_all__U1811.out"],
          ["mul_d4__U1805.out","add_all__U1812.in1"],
          ["add_all__U1813.in0","add_all__U1812.out"],
          ["const_term_U1808.out","add_all__U1813.in1"],
          ["self.out","add_all__U1813.out"],
          ["mul_d0__U1793.in0","coeff_U1794.out"],
          ["mul_d1__U1796.in0","coeff_U1797.out"],
          ["mul_d2__U1799.in0","coeff_U1800.out"],
          ["mul_d3__U1802.in0","coeff_U1803.out"],
          ["mul_d4__U1805.in0","coeff_U1806.out"],
          ["self.d.0","mul_d0__U1793.in1"],
          ["self.d.1","mul_d1__U1796.in1"],
          ["self.d.2","mul_d2__U1799.in1"],
          ["self.d.3","mul_d3__U1802.in1"],
          ["self.d.4","mul_d4__U1805.in1"]
        ]
      },
      "aff__U1829":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1841":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1846":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1847":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1848":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1849":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1831":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1834":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1837":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1840":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1843":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1836":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1842":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1831.in","_U1832.out"],
          ["coeff_U1834.in","_U1835.out"],
          ["coeff_U1837.in","_U1838.out"],
          ["coeff_U1840.in","_U1841.out"],
          ["coeff_U1843.in","_U1844.out"],
          ["mul_d0__U1830.out","add_all__U1846.in0"],
          ["mul_d1__U1833.out","add_all__U1846.in1"],
          ["add_all__U1847.in0","add_all__U1846.out"],
          ["mul_d2__U1836.out","add_all__U1847.in1"],
          ["add_all__U1848.in0","add_all__U1847.out"],
          ["mul_d3__U1839.out","add_all__U1848.in1"],
          ["add_all__U1849.in0","add_all__U1848.out"],
          ["mul_d4__U1842.out","add_all__U1849.in1"],
          ["add_all__U1850.in0","add_all__U1849.out"],
          ["const_term_U1845.out","add_all__U1850.in1"],
          ["self.out","add_all__U1850.out"],
          ["mul_d0__U1830.in0","coeff_U1831.out"],
          ["mul_d1__U1833.in0","coeff_U1834.out"],
          ["mul_d2__U1836.in0","coeff_U1837.out"],
          ["mul_d3__U1839.in0","coeff_U1840.out"],
          ["mul_d4__U1842.in0","coeff_U1843.out"],
          ["self.d.0","mul_d0__U1830.in1"],
          ["self.d.1","mul_d1__U1833.in1"],
          ["self.d.2","mul_d2__U1836.in1"],
          ["self.d.3","mul_d3__U1839.in1"],
          ["self.d.4","mul_d4__U1842.in1"]
        ]
      },
      "aff__U1853":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U1859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U1862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U1865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1870":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1855":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1858":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1861":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1864":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1867":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1855.in","_U1856.out"],
          ["coeff_U1858.in","_U1859.out"],
          ["coeff_U1861.in","_U1862.out"],
          ["coeff_U1864.in","_U1865.out"],
          ["coeff_U1867.in","_U1868.out"],
          ["mul_d0__U1854.out","add_all__U1870.in0"],
          ["mul_d1__U1857.out","add_all__U1870.in1"],
          ["add_all__U1871.in0","add_all__U1870.out"],
          ["mul_d2__U1860.out","add_all__U1871.in1"],
          ["add_all__U1872.in0","add_all__U1871.out"],
          ["mul_d3__U1863.out","add_all__U1872.in1"],
          ["add_all__U1873.in0","add_all__U1872.out"],
          ["mul_d4__U1866.out","add_all__U1873.in1"],
          ["add_all__U1874.in0","add_all__U1873.out"],
          ["const_term_U1869.out","add_all__U1874.in1"],
          ["self.out","add_all__U1874.out"],
          ["mul_d0__U1854.in0","coeff_U1855.out"],
          ["mul_d1__U1857.in0","coeff_U1858.out"],
          ["mul_d2__U1860.in0","coeff_U1861.out"],
          ["mul_d3__U1863.in0","coeff_U1864.out"],
          ["mul_d4__U1866.in0","coeff_U1867.out"],
          ["self.d.0","mul_d0__U1854.in1"],
          ["self.d.1","mul_d1__U1857.in1"],
          ["self.d.2","mul_d2__U1860.in1"],
          ["self.d.3","mul_d3__U1863.in1"],
          ["self.d.4","mul_d4__U1866.in1"]
        ]
      },
      "aff__U1890":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1907":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1908":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1892":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1895":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1898":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1901":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1904":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1892.in","_U1893.out"],
          ["coeff_U1895.in","_U1896.out"],
          ["coeff_U1898.in","_U1899.out"],
          ["coeff_U1901.in","_U1902.out"],
          ["coeff_U1904.in","_U1905.out"],
          ["mul_d0__U1891.out","add_all__U1907.in0"],
          ["mul_d1__U1894.out","add_all__U1907.in1"],
          ["add_all__U1908.in0","add_all__U1907.out"],
          ["mul_d2__U1897.out","add_all__U1908.in1"],
          ["add_all__U1909.in0","add_all__U1908.out"],
          ["mul_d3__U1900.out","add_all__U1909.in1"],
          ["add_all__U1910.in0","add_all__U1909.out"],
          ["mul_d4__U1903.out","add_all__U1910.in1"],
          ["add_all__U1911.in0","add_all__U1910.out"],
          ["const_term_U1906.out","add_all__U1911.in1"],
          ["self.out","add_all__U1911.out"],
          ["mul_d0__U1891.in0","coeff_U1892.out"],
          ["mul_d1__U1894.in0","coeff_U1895.out"],
          ["mul_d2__U1897.in0","coeff_U1898.out"],
          ["mul_d3__U1900.in0","coeff_U1901.out"],
          ["mul_d4__U1903.in0","coeff_U1904.out"],
          ["self.d.0","mul_d0__U1891.in1"],
          ["self.d.1","mul_d1__U1894.in1"],
          ["self.d.2","mul_d2__U1897.in1"],
          ["self.d.3","mul_d3__U1900.in1"],
          ["self.d.4","mul_d4__U1903.in1"]
        ]
      },
      "aff__U1914":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U1920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U1923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U1926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1919":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1922":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1925":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1928":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1916.in","_U1917.out"],
          ["coeff_U1919.in","_U1920.out"],
          ["coeff_U1922.in","_U1923.out"],
          ["coeff_U1925.in","_U1926.out"],
          ["coeff_U1928.in","_U1929.out"],
          ["mul_d0__U1915.out","add_all__U1931.in0"],
          ["mul_d1__U1918.out","add_all__U1931.in1"],
          ["add_all__U1932.in0","add_all__U1931.out"],
          ["mul_d2__U1921.out","add_all__U1932.in1"],
          ["add_all__U1933.in0","add_all__U1932.out"],
          ["mul_d3__U1924.out","add_all__U1933.in1"],
          ["add_all__U1934.in0","add_all__U1933.out"],
          ["mul_d4__U1927.out","add_all__U1934.in1"],
          ["add_all__U1935.in0","add_all__U1934.out"],
          ["const_term_U1930.out","add_all__U1935.in1"],
          ["self.out","add_all__U1935.out"],
          ["mul_d0__U1915.in0","coeff_U1916.out"],
          ["mul_d1__U1918.in0","coeff_U1919.out"],
          ["mul_d2__U1921.in0","coeff_U1922.out"],
          ["mul_d3__U1924.in0","coeff_U1925.out"],
          ["mul_d4__U1927.in0","coeff_U1928.out"],
          ["self.d.0","mul_d0__U1915.in1"],
          ["self.d.1","mul_d1__U1918.in1"],
          ["self.d.2","mul_d2__U1921.in1"],
          ["self.d.3","mul_d3__U1924.in1"],
          ["self.d.4","mul_d4__U1927.in1"]
        ]
      },
      "aff__U1951":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1953":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1956":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1959":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1962":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1965":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1953.in","_U1954.out"],
          ["coeff_U1956.in","_U1957.out"],
          ["coeff_U1959.in","_U1960.out"],
          ["coeff_U1962.in","_U1963.out"],
          ["coeff_U1965.in","_U1966.out"],
          ["mul_d0__U1952.out","add_all__U1968.in0"],
          ["mul_d1__U1955.out","add_all__U1968.in1"],
          ["add_all__U1969.in0","add_all__U1968.out"],
          ["mul_d2__U1958.out","add_all__U1969.in1"],
          ["add_all__U1970.in0","add_all__U1969.out"],
          ["mul_d3__U1961.out","add_all__U1970.in1"],
          ["add_all__U1971.in0","add_all__U1970.out"],
          ["mul_d4__U1964.out","add_all__U1971.in1"],
          ["add_all__U1972.in0","add_all__U1971.out"],
          ["const_term_U1967.out","add_all__U1972.in1"],
          ["self.out","add_all__U1972.out"],
          ["mul_d0__U1952.in0","coeff_U1953.out"],
          ["mul_d1__U1955.in0","coeff_U1956.out"],
          ["mul_d2__U1958.in0","coeff_U1959.out"],
          ["mul_d3__U1961.in0","coeff_U1962.out"],
          ["mul_d4__U1964.in0","coeff_U1965.out"],
          ["self.d.0","mul_d0__U1952.in1"],
          ["self.d.1","mul_d1__U1955.in1"],
          ["self.d.2","mul_d2__U1958.in1"],
          ["self.d.3","mul_d3__U1961.in1"],
          ["self.d.4","mul_d4__U1964.in1"]
        ]
      },
      "aff__U1975":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U1981":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U1984":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U1987":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1977":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1980":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1983":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1986":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1989":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1977.in","_U1978.out"],
          ["coeff_U1980.in","_U1981.out"],
          ["coeff_U1983.in","_U1984.out"],
          ["coeff_U1986.in","_U1987.out"],
          ["coeff_U1989.in","_U1990.out"],
          ["mul_d0__U1976.out","add_all__U1992.in0"],
          ["mul_d1__U1979.out","add_all__U1992.in1"],
          ["add_all__U1993.in0","add_all__U1992.out"],
          ["mul_d2__U1982.out","add_all__U1993.in1"],
          ["add_all__U1994.in0","add_all__U1993.out"],
          ["mul_d3__U1985.out","add_all__U1994.in1"],
          ["add_all__U1995.in0","add_all__U1994.out"],
          ["mul_d4__U1988.out","add_all__U1995.in1"],
          ["add_all__U1996.in0","add_all__U1995.out"],
          ["const_term_U1991.out","add_all__U1996.in1"],
          ["self.out","add_all__U1996.out"],
          ["mul_d0__U1976.in0","coeff_U1977.out"],
          ["mul_d1__U1979.in0","coeff_U1980.out"],
          ["mul_d2__U1982.in0","coeff_U1983.out"],
          ["mul_d3__U1985.in0","coeff_U1986.out"],
          ["mul_d4__U1988.in0","coeff_U1989.out"],
          ["self.d.0","mul_d0__U1976.in1"],
          ["self.d.1","mul_d1__U1979.in1"],
          ["self.d.2","mul_d2__U1982.in1"],
          ["self.d.3","mul_d3__U1985.in1"],
          ["self.d.4","mul_d4__U1988.in1"]
        ]
      },
      "aff__U198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U200.in","_U201.out"],
          ["coeff_U203.in","_U204.out"],
          ["coeff_U206.in","_U207.out"],
          ["mul_d0__U199.out","add_all__U209.in0"],
          ["mul_d1__U202.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["mul_d2__U205.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["const_term_U208.out","add_all__U211.in1"],
          ["self.out","add_all__U211.out"],
          ["mul_d0__U199.in0","coeff_U200.out"],
          ["mul_d1__U202.in0","coeff_U203.out"],
          ["mul_d2__U205.in0","coeff_U206.out"],
          ["self.d.0","mul_d0__U199.in1"],
          ["self.d.1","mul_d1__U202.in1"],
          ["self.d.2","mul_d2__U205.in1"]
        ]
      },
      "aff__U2012":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2021":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2027":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2029":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2030":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2031":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2032":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2033":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2014":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2017":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2020":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2023":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2026":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2016":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2022":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2025":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2014.in","_U2015.out"],
          ["coeff_U2017.in","_U2018.out"],
          ["coeff_U2020.in","_U2021.out"],
          ["coeff_U2023.in","_U2024.out"],
          ["coeff_U2026.in","_U2027.out"],
          ["mul_d0__U2013.out","add_all__U2029.in0"],
          ["mul_d1__U2016.out","add_all__U2029.in1"],
          ["add_all__U2030.in0","add_all__U2029.out"],
          ["mul_d2__U2019.out","add_all__U2030.in1"],
          ["add_all__U2031.in0","add_all__U2030.out"],
          ["mul_d3__U2022.out","add_all__U2031.in1"],
          ["add_all__U2032.in0","add_all__U2031.out"],
          ["mul_d4__U2025.out","add_all__U2032.in1"],
          ["add_all__U2033.in0","add_all__U2032.out"],
          ["const_term_U2028.out","add_all__U2033.in1"],
          ["self.out","add_all__U2033.out"],
          ["mul_d0__U2013.in0","coeff_U2014.out"],
          ["mul_d1__U2016.in0","coeff_U2017.out"],
          ["mul_d2__U2019.in0","coeff_U2020.out"],
          ["mul_d3__U2022.in0","coeff_U2023.out"],
          ["mul_d4__U2025.in0","coeff_U2026.out"],
          ["self.d.0","mul_d0__U2013.in1"],
          ["self.d.1","mul_d1__U2016.in1"],
          ["self.d.2","mul_d2__U2019.in1"],
          ["self.d.3","mul_d3__U2022.in1"],
          ["self.d.4","mul_d4__U2025.in1"]
        ]
      },
      "aff__U2036":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2039":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U2042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U2045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U2048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2038":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2041":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2044":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2047":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2050":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2040":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2043":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2038.in","_U2039.out"],
          ["coeff_U2041.in","_U2042.out"],
          ["coeff_U2044.in","_U2045.out"],
          ["coeff_U2047.in","_U2048.out"],
          ["coeff_U2050.in","_U2051.out"],
          ["mul_d0__U2037.out","add_all__U2053.in0"],
          ["mul_d1__U2040.out","add_all__U2053.in1"],
          ["add_all__U2054.in0","add_all__U2053.out"],
          ["mul_d2__U2043.out","add_all__U2054.in1"],
          ["add_all__U2055.in0","add_all__U2054.out"],
          ["mul_d3__U2046.out","add_all__U2055.in1"],
          ["add_all__U2056.in0","add_all__U2055.out"],
          ["mul_d4__U2049.out","add_all__U2056.in1"],
          ["add_all__U2057.in0","add_all__U2056.out"],
          ["const_term_U2052.out","add_all__U2057.in1"],
          ["self.out","add_all__U2057.out"],
          ["mul_d0__U2037.in0","coeff_U2038.out"],
          ["mul_d1__U2040.in0","coeff_U2041.out"],
          ["mul_d2__U2043.in0","coeff_U2044.out"],
          ["mul_d3__U2046.in0","coeff_U2047.out"],
          ["mul_d4__U2049.in0","coeff_U2050.out"],
          ["self.d.0","mul_d0__U2037.in1"],
          ["self.d.1","mul_d1__U2040.in1"],
          ["self.d.2","mul_d2__U2043.in1"],
          ["self.d.3","mul_d3__U2046.in1"],
          ["self.d.4","mul_d4__U2049.in1"]
        ]
      },
      "aff__U2073":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2085":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2075":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2078":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2081":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2084":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2087":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2086":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2075.in","_U2076.out"],
          ["coeff_U2078.in","_U2079.out"],
          ["coeff_U2081.in","_U2082.out"],
          ["coeff_U2084.in","_U2085.out"],
          ["coeff_U2087.in","_U2088.out"],
          ["mul_d0__U2074.out","add_all__U2090.in0"],
          ["mul_d1__U2077.out","add_all__U2090.in1"],
          ["add_all__U2091.in0","add_all__U2090.out"],
          ["mul_d2__U2080.out","add_all__U2091.in1"],
          ["add_all__U2092.in0","add_all__U2091.out"],
          ["mul_d3__U2083.out","add_all__U2092.in1"],
          ["add_all__U2093.in0","add_all__U2092.out"],
          ["mul_d4__U2086.out","add_all__U2093.in1"],
          ["add_all__U2094.in0","add_all__U2093.out"],
          ["const_term_U2089.out","add_all__U2094.in1"],
          ["self.out","add_all__U2094.out"],
          ["mul_d0__U2074.in0","coeff_U2075.out"],
          ["mul_d1__U2077.in0","coeff_U2078.out"],
          ["mul_d2__U2080.in0","coeff_U2081.out"],
          ["mul_d3__U2083.in0","coeff_U2084.out"],
          ["mul_d4__U2086.in0","coeff_U2087.out"],
          ["self.d.0","mul_d0__U2074.in1"],
          ["self.d.1","mul_d1__U2077.in1"],
          ["self.d.2","mul_d2__U2080.in1"],
          ["self.d.3","mul_d3__U2083.in1"],
          ["self.d.4","mul_d4__U2086.in1"]
        ]
      },
      "aff__U2097":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U2103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U2106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U2109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2099":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2098":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2099.in","_U2100.out"],
          ["coeff_U2102.in","_U2103.out"],
          ["coeff_U2105.in","_U2106.out"],
          ["coeff_U2108.in","_U2109.out"],
          ["coeff_U2111.in","_U2112.out"],
          ["mul_d0__U2098.out","add_all__U2114.in0"],
          ["mul_d1__U2101.out","add_all__U2114.in1"],
          ["add_all__U2115.in0","add_all__U2114.out"],
          ["mul_d2__U2104.out","add_all__U2115.in1"],
          ["add_all__U2116.in0","add_all__U2115.out"],
          ["mul_d3__U2107.out","add_all__U2116.in1"],
          ["add_all__U2117.in0","add_all__U2116.out"],
          ["mul_d4__U2110.out","add_all__U2117.in1"],
          ["add_all__U2118.in0","add_all__U2117.out"],
          ["const_term_U2113.out","add_all__U2118.in1"],
          ["self.out","add_all__U2118.out"],
          ["mul_d0__U2098.in0","coeff_U2099.out"],
          ["mul_d1__U2101.in0","coeff_U2102.out"],
          ["mul_d2__U2104.in0","coeff_U2105.out"],
          ["mul_d3__U2107.in0","coeff_U2108.out"],
          ["mul_d4__U2110.in0","coeff_U2111.out"],
          ["self.d.0","mul_d0__U2098.in1"],
          ["self.d.1","mul_d1__U2101.in1"],
          ["self.d.2","mul_d2__U2104.in1"],
          ["self.d.3","mul_d3__U2107.in1"],
          ["self.d.4","mul_d4__U2110.in1"]
        ]
      },
      "aff__U2134":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2136.in","_U2137.out"],
          ["coeff_U2139.in","_U2140.out"],
          ["coeff_U2142.in","_U2143.out"],
          ["coeff_U2145.in","_U2146.out"],
          ["coeff_U2148.in","_U2149.out"],
          ["mul_d0__U2135.out","add_all__U2151.in0"],
          ["mul_d1__U2138.out","add_all__U2151.in1"],
          ["add_all__U2152.in0","add_all__U2151.out"],
          ["mul_d2__U2141.out","add_all__U2152.in1"],
          ["add_all__U2153.in0","add_all__U2152.out"],
          ["mul_d3__U2144.out","add_all__U2153.in1"],
          ["add_all__U2154.in0","add_all__U2153.out"],
          ["mul_d4__U2147.out","add_all__U2154.in1"],
          ["add_all__U2155.in0","add_all__U2154.out"],
          ["const_term_U2150.out","add_all__U2155.in1"],
          ["self.out","add_all__U2155.out"],
          ["mul_d0__U2135.in0","coeff_U2136.out"],
          ["mul_d1__U2138.in0","coeff_U2139.out"],
          ["mul_d2__U2141.in0","coeff_U2142.out"],
          ["mul_d3__U2144.in0","coeff_U2145.out"],
          ["mul_d4__U2147.in0","coeff_U2148.out"],
          ["self.d.0","mul_d0__U2135.in1"],
          ["self.d.1","mul_d1__U2138.in1"],
          ["self.d.2","mul_d2__U2141.in1"],
          ["self.d.3","mul_d3__U2144.in1"],
          ["self.d.4","mul_d4__U2147.in1"]
        ]
      },
      "aff__U2158":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U2164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U2167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U2170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2160.in","_U2161.out"],
          ["coeff_U2163.in","_U2164.out"],
          ["coeff_U2166.in","_U2167.out"],
          ["coeff_U2169.in","_U2170.out"],
          ["coeff_U2172.in","_U2173.out"],
          ["mul_d0__U2159.out","add_all__U2175.in0"],
          ["mul_d1__U2162.out","add_all__U2175.in1"],
          ["add_all__U2176.in0","add_all__U2175.out"],
          ["mul_d2__U2165.out","add_all__U2176.in1"],
          ["add_all__U2177.in0","add_all__U2176.out"],
          ["mul_d3__U2168.out","add_all__U2177.in1"],
          ["add_all__U2178.in0","add_all__U2177.out"],
          ["mul_d4__U2171.out","add_all__U2178.in1"],
          ["add_all__U2179.in0","add_all__U2178.out"],
          ["const_term_U2174.out","add_all__U2179.in1"],
          ["self.out","add_all__U2179.out"],
          ["mul_d0__U2159.in0","coeff_U2160.out"],
          ["mul_d1__U2162.in0","coeff_U2163.out"],
          ["mul_d2__U2165.in0","coeff_U2166.out"],
          ["mul_d3__U2168.in0","coeff_U2169.out"],
          ["mul_d4__U2171.in0","coeff_U2172.out"],
          ["self.d.0","mul_d0__U2159.in1"],
          ["self.d.1","mul_d1__U2162.in1"],
          ["self.d.2","mul_d2__U2165.in1"],
          ["self.d.3","mul_d3__U2168.in1"],
          ["self.d.4","mul_d4__U2171.in1"]
        ]
      },
      "aff__U2195":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2197.in","_U2198.out"],
          ["coeff_U2200.in","_U2201.out"],
          ["coeff_U2203.in","_U2204.out"],
          ["coeff_U2206.in","_U2207.out"],
          ["coeff_U2209.in","_U2210.out"],
          ["mul_d0__U2196.out","add_all__U2212.in0"],
          ["mul_d1__U2199.out","add_all__U2212.in1"],
          ["add_all__U2213.in0","add_all__U2212.out"],
          ["mul_d2__U2202.out","add_all__U2213.in1"],
          ["add_all__U2214.in0","add_all__U2213.out"],
          ["mul_d3__U2205.out","add_all__U2214.in1"],
          ["add_all__U2215.in0","add_all__U2214.out"],
          ["mul_d4__U2208.out","add_all__U2215.in1"],
          ["add_all__U2216.in0","add_all__U2215.out"],
          ["const_term_U2211.out","add_all__U2216.in1"],
          ["self.out","add_all__U2216.out"],
          ["mul_d0__U2196.in0","coeff_U2197.out"],
          ["mul_d1__U2199.in0","coeff_U2200.out"],
          ["mul_d2__U2202.in0","coeff_U2203.out"],
          ["mul_d3__U2205.in0","coeff_U2206.out"],
          ["mul_d4__U2208.in0","coeff_U2209.out"],
          ["self.d.0","mul_d0__U2196.in1"],
          ["self.d.1","mul_d1__U2199.in1"],
          ["self.d.2","mul_d2__U2202.in1"],
          ["self.d.3","mul_d3__U2205.in1"],
          ["self.d.4","mul_d4__U2208.in1"]
        ]
      },
      "aff__U2219":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "_U2225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U2228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U2231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2221.in","_U2222.out"],
          ["coeff_U2224.in","_U2225.out"],
          ["coeff_U2227.in","_U2228.out"],
          ["coeff_U2230.in","_U2231.out"],
          ["coeff_U2233.in","_U2234.out"],
          ["mul_d0__U2220.out","add_all__U2236.in0"],
          ["mul_d1__U2223.out","add_all__U2236.in1"],
          ["add_all__U2237.in0","add_all__U2236.out"],
          ["mul_d2__U2226.out","add_all__U2237.in1"],
          ["add_all__U2238.in0","add_all__U2237.out"],
          ["mul_d3__U2229.out","add_all__U2238.in1"],
          ["add_all__U2239.in0","add_all__U2238.out"],
          ["mul_d4__U2232.out","add_all__U2239.in1"],
          ["add_all__U2240.in0","add_all__U2239.out"],
          ["const_term_U2235.out","add_all__U2240.in1"],
          ["self.out","add_all__U2240.out"],
          ["mul_d0__U2220.in0","coeff_U2221.out"],
          ["mul_d1__U2223.in0","coeff_U2224.out"],
          ["mul_d2__U2226.in0","coeff_U2227.out"],
          ["mul_d3__U2229.in0","coeff_U2230.out"],
          ["mul_d4__U2232.in0","coeff_U2233.out"],
          ["self.d.0","mul_d0__U2220.in1"],
          ["self.d.1","mul_d1__U2223.in1"],
          ["self.d.2","mul_d2__U2226.in1"],
          ["self.d.3","mul_d3__U2229.in1"],
          ["self.d.4","mul_d4__U2232.in1"]
        ]
      },
      "aff__U2256":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U2271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2267":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2258.in","_U2259.out"],
          ["coeff_U2261.in","_U2262.out"],
          ["coeff_U2264.in","_U2265.out"],
          ["coeff_U2267.in","_U2268.out"],
          ["coeff_U2270.in","_U2271.out"],
          ["mul_d0__U2257.out","add_all__U2273.in0"],
          ["mul_d1__U2260.out","add_all__U2273.in1"],
          ["add_all__U2274.in0","add_all__U2273.out"],
          ["mul_d2__U2263.out","add_all__U2274.in1"],
          ["add_all__U2275.in0","add_all__U2274.out"],
          ["mul_d3__U2266.out","add_all__U2275.in1"],
          ["add_all__U2276.in0","add_all__U2275.out"],
          ["mul_d4__U2269.out","add_all__U2276.in1"],
          ["add_all__U2277.in0","add_all__U2276.out"],
          ["const_term_U2272.out","add_all__U2277.in1"],
          ["self.out","add_all__U2277.out"],
          ["mul_d0__U2257.in0","coeff_U2258.out"],
          ["mul_d1__U2260.in0","coeff_U2261.out"],
          ["mul_d2__U2263.in0","coeff_U2264.out"],
          ["mul_d3__U2266.in0","coeff_U2267.out"],
          ["mul_d4__U2269.in0","coeff_U2270.out"],
          ["self.d.0","mul_d0__U2257.in1"],
          ["self.d.1","mul_d1__U2260.in1"],
          ["self.d.2","mul_d2__U2263.in1"],
          ["self.d.3","mul_d3__U2266.in1"],
          ["self.d.4","mul_d4__U2269.in1"]
        ]
      },
      "aff__U227":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U229.in","_U230.out"],
          ["coeff_U232.in","_U233.out"],
          ["coeff_U235.in","_U236.out"],
          ["mul_d0__U228.out","add_all__U238.in0"],
          ["mul_d1__U231.out","add_all__U238.in1"],
          ["add_all__U239.in0","add_all__U238.out"],
          ["mul_d2__U234.out","add_all__U239.in1"],
          ["add_all__U240.in0","add_all__U239.out"],
          ["const_term_U237.out","add_all__U240.in1"],
          ["self.out","add_all__U240.out"],
          ["mul_d0__U228.in0","coeff_U229.out"],
          ["mul_d1__U231.in0","coeff_U232.out"],
          ["mul_d2__U234.in0","coeff_U235.out"],
          ["self.d.0","mul_d0__U228.in1"],
          ["self.d.1","mul_d1__U231.in1"],
          ["self.d.2","mul_d2__U234.in1"]
        ]
      },
      "aff__U256":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U258.in","_U259.out"],
          ["coeff_U261.in","_U262.out"],
          ["coeff_U264.in","_U265.out"],
          ["mul_d0__U257.out","add_all__U267.in0"],
          ["mul_d1__U260.out","add_all__U267.in1"],
          ["add_all__U268.in0","add_all__U267.out"],
          ["mul_d2__U263.out","add_all__U268.in1"],
          ["add_all__U269.in0","add_all__U268.out"],
          ["const_term_U266.out","add_all__U269.in1"],
          ["self.out","add_all__U269.out"],
          ["mul_d0__U257.in0","coeff_U258.out"],
          ["mul_d1__U260.in0","coeff_U261.out"],
          ["mul_d2__U263.in0","coeff_U264.out"],
          ["self.d.0","mul_d0__U257.in1"],
          ["self.d.1","mul_d1__U260.in1"],
          ["self.d.2","mul_d2__U263.in1"]
        ]
      },
      "aff__U285":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U287.in","_U288.out"],
          ["coeff_U290.in","_U291.out"],
          ["coeff_U293.in","_U294.out"],
          ["mul_d0__U286.out","add_all__U296.in0"],
          ["mul_d1__U289.out","add_all__U296.in1"],
          ["add_all__U297.in0","add_all__U296.out"],
          ["mul_d2__U292.out","add_all__U297.in1"],
          ["add_all__U298.in0","add_all__U297.out"],
          ["const_term_U295.out","add_all__U298.in1"],
          ["self.out","add_all__U298.out"],
          ["mul_d0__U286.in0","coeff_U287.out"],
          ["mul_d1__U289.in0","coeff_U290.out"],
          ["mul_d2__U292.in0","coeff_U293.out"],
          ["self.d.0","mul_d0__U286.in1"],
          ["self.d.1","mul_d1__U289.in1"],
          ["self.d.2","mul_d2__U292.in1"]
        ]
      },
      "aff__U3071":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3089":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3073":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3076":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3079":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3082":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3085":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3072":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3073.in","_U3074.out"],
          ["coeff_U3076.in","_U3077.out"],
          ["coeff_U3079.in","_U3080.out"],
          ["coeff_U3082.in","_U3083.out"],
          ["coeff_U3085.in","_U3086.out"],
          ["mul_d0__U3072.out","add_all__U3088.in0"],
          ["mul_d1__U3075.out","add_all__U3088.in1"],
          ["add_all__U3089.in0","add_all__U3088.out"],
          ["mul_d2__U3078.out","add_all__U3089.in1"],
          ["add_all__U3090.in0","add_all__U3089.out"],
          ["mul_d3__U3081.out","add_all__U3090.in1"],
          ["add_all__U3091.in0","add_all__U3090.out"],
          ["mul_d4__U3084.out","add_all__U3091.in1"],
          ["add_all__U3092.in0","add_all__U3091.out"],
          ["const_term_U3087.out","add_all__U3092.in1"],
          ["self.out","add_all__U3092.out"],
          ["mul_d0__U3072.in0","coeff_U3073.out"],
          ["mul_d1__U3075.in0","coeff_U3076.out"],
          ["mul_d2__U3078.in0","coeff_U3079.out"],
          ["mul_d3__U3081.in0","coeff_U3082.out"],
          ["mul_d4__U3084.in0","coeff_U3085.out"],
          ["self.d.0","mul_d0__U3072.in1"],
          ["self.d.1","mul_d1__U3075.in1"],
          ["self.d.2","mul_d2__U3078.in1"],
          ["self.d.3","mul_d3__U3081.in1"],
          ["self.d.4","mul_d4__U3084.in1"]
        ]
      },
      "aff__U3094":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3096":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3099":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3095":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3098":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3096.in","_U3097.out"],
          ["coeff_U3099.in","_U3100.out"],
          ["coeff_U3102.in","_U3103.out"],
          ["coeff_U3105.in","_U3106.out"],
          ["coeff_U3108.in","_U3109.out"],
          ["mul_d0__U3095.out","add_all__U3111.in0"],
          ["mul_d1__U3098.out","add_all__U3111.in1"],
          ["add_all__U3112.in0","add_all__U3111.out"],
          ["mul_d2__U3101.out","add_all__U3112.in1"],
          ["add_all__U3113.in0","add_all__U3112.out"],
          ["mul_d3__U3104.out","add_all__U3113.in1"],
          ["add_all__U3114.in0","add_all__U3113.out"],
          ["mul_d4__U3107.out","add_all__U3114.in1"],
          ["add_all__U3115.in0","add_all__U3114.out"],
          ["const_term_U3110.out","add_all__U3115.in1"],
          ["self.out","add_all__U3115.out"],
          ["mul_d0__U3095.in0","coeff_U3096.out"],
          ["mul_d1__U3098.in0","coeff_U3099.out"],
          ["mul_d2__U3101.in0","coeff_U3102.out"],
          ["mul_d3__U3104.in0","coeff_U3105.out"],
          ["mul_d4__U3107.in0","coeff_U3108.out"],
          ["self.d.0","mul_d0__U3095.in1"],
          ["self.d.1","mul_d1__U3098.in1"],
          ["self.d.2","mul_d2__U3101.in1"],
          ["self.d.3","mul_d3__U3104.in1"],
          ["self.d.4","mul_d4__U3107.in1"]
        ]
      },
      "aff__U3117":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3119.in","_U3120.out"],
          ["coeff_U3122.in","_U3123.out"],
          ["coeff_U3125.in","_U3126.out"],
          ["coeff_U3128.in","_U3129.out"],
          ["coeff_U3131.in","_U3132.out"],
          ["mul_d0__U3118.out","add_all__U3134.in0"],
          ["mul_d1__U3121.out","add_all__U3134.in1"],
          ["add_all__U3135.in0","add_all__U3134.out"],
          ["mul_d2__U3124.out","add_all__U3135.in1"],
          ["add_all__U3136.in0","add_all__U3135.out"],
          ["mul_d3__U3127.out","add_all__U3136.in1"],
          ["add_all__U3137.in0","add_all__U3136.out"],
          ["mul_d4__U3130.out","add_all__U3137.in1"],
          ["add_all__U3138.in0","add_all__U3137.out"],
          ["const_term_U3133.out","add_all__U3138.in1"],
          ["self.out","add_all__U3138.out"],
          ["mul_d0__U3118.in0","coeff_U3119.out"],
          ["mul_d1__U3121.in0","coeff_U3122.out"],
          ["mul_d2__U3124.in0","coeff_U3125.out"],
          ["mul_d3__U3127.in0","coeff_U3128.out"],
          ["mul_d4__U3130.in0","coeff_U3131.out"],
          ["self.d.0","mul_d0__U3118.in1"],
          ["self.d.1","mul_d1__U3121.in1"],
          ["self.d.2","mul_d2__U3124.in1"],
          ["self.d.3","mul_d3__U3127.in1"],
          ["self.d.4","mul_d4__U3130.in1"]
        ]
      },
      "aff__U314":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U316.in","_U317.out"],
          ["coeff_U319.in","_U320.out"],
          ["coeff_U322.in","_U323.out"],
          ["mul_d0__U315.out","add_all__U325.in0"],
          ["mul_d1__U318.out","add_all__U325.in1"],
          ["add_all__U326.in0","add_all__U325.out"],
          ["mul_d2__U321.out","add_all__U326.in1"],
          ["add_all__U327.in0","add_all__U326.out"],
          ["const_term_U324.out","add_all__U327.in1"],
          ["self.out","add_all__U327.out"],
          ["mul_d0__U315.in0","coeff_U316.out"],
          ["mul_d1__U318.in0","coeff_U319.out"],
          ["mul_d2__U321.in0","coeff_U322.out"],
          ["self.d.0","mul_d0__U315.in1"],
          ["self.d.1","mul_d1__U318.in1"],
          ["self.d.2","mul_d2__U321.in1"]
        ]
      },
      "aff__U3140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3142.in","_U3143.out"],
          ["coeff_U3145.in","_U3146.out"],
          ["coeff_U3148.in","_U3149.out"],
          ["coeff_U3151.in","_U3152.out"],
          ["coeff_U3154.in","_U3155.out"],
          ["mul_d0__U3141.out","add_all__U3157.in0"],
          ["mul_d1__U3144.out","add_all__U3157.in1"],
          ["add_all__U3158.in0","add_all__U3157.out"],
          ["mul_d2__U3147.out","add_all__U3158.in1"],
          ["add_all__U3159.in0","add_all__U3158.out"],
          ["mul_d3__U3150.out","add_all__U3159.in1"],
          ["add_all__U3160.in0","add_all__U3159.out"],
          ["mul_d4__U3153.out","add_all__U3160.in1"],
          ["add_all__U3161.in0","add_all__U3160.out"],
          ["const_term_U3156.out","add_all__U3161.in1"],
          ["self.out","add_all__U3161.out"],
          ["mul_d0__U3141.in0","coeff_U3142.out"],
          ["mul_d1__U3144.in0","coeff_U3145.out"],
          ["mul_d2__U3147.in0","coeff_U3148.out"],
          ["mul_d3__U3150.in0","coeff_U3151.out"],
          ["mul_d4__U3153.in0","coeff_U3154.out"],
          ["self.d.0","mul_d0__U3141.in1"],
          ["self.d.1","mul_d1__U3144.in1"],
          ["self.d.2","mul_d2__U3147.in1"],
          ["self.d.3","mul_d3__U3150.in1"],
          ["self.d.4","mul_d4__U3153.in1"]
        ]
      },
      "aff__U3163":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3165.in","_U3166.out"],
          ["coeff_U3168.in","_U3169.out"],
          ["coeff_U3171.in","_U3172.out"],
          ["coeff_U3174.in","_U3175.out"],
          ["coeff_U3177.in","_U3178.out"],
          ["mul_d0__U3164.out","add_all__U3180.in0"],
          ["mul_d1__U3167.out","add_all__U3180.in1"],
          ["add_all__U3181.in0","add_all__U3180.out"],
          ["mul_d2__U3170.out","add_all__U3181.in1"],
          ["add_all__U3182.in0","add_all__U3181.out"],
          ["mul_d3__U3173.out","add_all__U3182.in1"],
          ["add_all__U3183.in0","add_all__U3182.out"],
          ["mul_d4__U3176.out","add_all__U3183.in1"],
          ["add_all__U3184.in0","add_all__U3183.out"],
          ["const_term_U3179.out","add_all__U3184.in1"],
          ["self.out","add_all__U3184.out"],
          ["mul_d0__U3164.in0","coeff_U3165.out"],
          ["mul_d1__U3167.in0","coeff_U3168.out"],
          ["mul_d2__U3170.in0","coeff_U3171.out"],
          ["mul_d3__U3173.in0","coeff_U3174.out"],
          ["mul_d4__U3176.in0","coeff_U3177.out"],
          ["self.d.0","mul_d0__U3164.in1"],
          ["self.d.1","mul_d1__U3167.in1"],
          ["self.d.2","mul_d2__U3170.in1"],
          ["self.d.3","mul_d3__U3173.in1"],
          ["self.d.4","mul_d4__U3176.in1"]
        ]
      },
      "aff__U3186":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3188.in","_U3189.out"],
          ["coeff_U3191.in","_U3192.out"],
          ["coeff_U3194.in","_U3195.out"],
          ["coeff_U3197.in","_U3198.out"],
          ["coeff_U3200.in","_U3201.out"],
          ["mul_d0__U3187.out","add_all__U3203.in0"],
          ["mul_d1__U3190.out","add_all__U3203.in1"],
          ["add_all__U3204.in0","add_all__U3203.out"],
          ["mul_d2__U3193.out","add_all__U3204.in1"],
          ["add_all__U3205.in0","add_all__U3204.out"],
          ["mul_d3__U3196.out","add_all__U3205.in1"],
          ["add_all__U3206.in0","add_all__U3205.out"],
          ["mul_d4__U3199.out","add_all__U3206.in1"],
          ["add_all__U3207.in0","add_all__U3206.out"],
          ["const_term_U3202.out","add_all__U3207.in1"],
          ["self.out","add_all__U3207.out"],
          ["mul_d0__U3187.in0","coeff_U3188.out"],
          ["mul_d1__U3190.in0","coeff_U3191.out"],
          ["mul_d2__U3193.in0","coeff_U3194.out"],
          ["mul_d3__U3196.in0","coeff_U3197.out"],
          ["mul_d4__U3199.in0","coeff_U3200.out"],
          ["self.d.0","mul_d0__U3187.in1"],
          ["self.d.1","mul_d1__U3190.in1"],
          ["self.d.2","mul_d2__U3193.in1"],
          ["self.d.3","mul_d3__U3196.in1"],
          ["self.d.4","mul_d4__U3199.in1"]
        ]
      },
      "aff__U3209":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3211.in","_U3212.out"],
          ["coeff_U3214.in","_U3215.out"],
          ["coeff_U3217.in","_U3218.out"],
          ["coeff_U3220.in","_U3221.out"],
          ["coeff_U3223.in","_U3224.out"],
          ["mul_d0__U3210.out","add_all__U3226.in0"],
          ["mul_d1__U3213.out","add_all__U3226.in1"],
          ["add_all__U3227.in0","add_all__U3226.out"],
          ["mul_d2__U3216.out","add_all__U3227.in1"],
          ["add_all__U3228.in0","add_all__U3227.out"],
          ["mul_d3__U3219.out","add_all__U3228.in1"],
          ["add_all__U3229.in0","add_all__U3228.out"],
          ["mul_d4__U3222.out","add_all__U3229.in1"],
          ["add_all__U3230.in0","add_all__U3229.out"],
          ["const_term_U3225.out","add_all__U3230.in1"],
          ["self.out","add_all__U3230.out"],
          ["mul_d0__U3210.in0","coeff_U3211.out"],
          ["mul_d1__U3213.in0","coeff_U3214.out"],
          ["mul_d2__U3216.in0","coeff_U3217.out"],
          ["mul_d3__U3219.in0","coeff_U3220.out"],
          ["mul_d4__U3222.in0","coeff_U3223.out"],
          ["self.d.0","mul_d0__U3210.in1"],
          ["self.d.1","mul_d1__U3213.in1"],
          ["self.d.2","mul_d2__U3216.in1"],
          ["self.d.3","mul_d3__U3219.in1"],
          ["self.d.4","mul_d4__U3222.in1"]
        ]
      },
      "aff__U3232":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U3249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3234.in","_U3235.out"],
          ["coeff_U3237.in","_U3238.out"],
          ["coeff_U3240.in","_U3241.out"],
          ["coeff_U3243.in","_U3244.out"],
          ["coeff_U3246.in","_U3247.out"],
          ["mul_d0__U3233.out","add_all__U3249.in0"],
          ["mul_d1__U3236.out","add_all__U3249.in1"],
          ["add_all__U3250.in0","add_all__U3249.out"],
          ["mul_d2__U3239.out","add_all__U3250.in1"],
          ["add_all__U3251.in0","add_all__U3250.out"],
          ["mul_d3__U3242.out","add_all__U3251.in1"],
          ["add_all__U3252.in0","add_all__U3251.out"],
          ["mul_d4__U3245.out","add_all__U3252.in1"],
          ["add_all__U3253.in0","add_all__U3252.out"],
          ["const_term_U3248.out","add_all__U3253.in1"],
          ["self.out","add_all__U3253.out"],
          ["mul_d0__U3233.in0","coeff_U3234.out"],
          ["mul_d1__U3236.in0","coeff_U3237.out"],
          ["mul_d2__U3239.in0","coeff_U3240.out"],
          ["mul_d3__U3242.in0","coeff_U3243.out"],
          ["mul_d4__U3245.in0","coeff_U3246.out"],
          ["self.d.0","mul_d0__U3233.in1"],
          ["self.d.1","mul_d1__U3236.in1"],
          ["self.d.2","mul_d2__U3239.in1"],
          ["self.d.3","mul_d3__U3242.in1"],
          ["self.d.4","mul_d4__U3245.in1"]
        ]
      },
      "aff__U343":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U345.in","_U346.out"],
          ["coeff_U348.in","_U349.out"],
          ["coeff_U351.in","_U352.out"],
          ["mul_d0__U344.out","add_all__U354.in0"],
          ["mul_d1__U347.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["mul_d2__U350.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["const_term_U353.out","add_all__U356.in1"],
          ["self.out","add_all__U356.out"],
          ["mul_d0__U344.in0","coeff_U345.out"],
          ["mul_d1__U347.in0","coeff_U348.out"],
          ["mul_d2__U350.in0","coeff_U351.out"],
          ["self.d.0","mul_d0__U344.in1"],
          ["self.d.1","mul_d1__U347.in1"],
          ["self.d.2","mul_d2__U350.in1"]
        ]
      },
      "aff__U372":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c0"]}
          },
          "_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U383":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U374.in","_U375.out"],
          ["coeff_U377.in","_U378.out"],
          ["coeff_U380.in","_U381.out"],
          ["coeff_U383.in","_U384.out"],
          ["coeff_U386.in","_U387.out"],
          ["mul_d0__U373.out","add_all__U389.in0"],
          ["mul_d1__U376.out","add_all__U389.in1"],
          ["add_all__U390.in0","add_all__U389.out"],
          ["mul_d2__U379.out","add_all__U390.in1"],
          ["add_all__U391.in0","add_all__U390.out"],
          ["mul_d3__U382.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["mul_d4__U385.out","add_all__U392.in1"],
          ["add_all__U393.in0","add_all__U392.out"],
          ["const_term_U388.out","add_all__U393.in1"],
          ["self.out","add_all__U393.out"],
          ["mul_d0__U373.in0","coeff_U374.out"],
          ["mul_d1__U376.in0","coeff_U377.out"],
          ["mul_d2__U379.in0","coeff_U380.out"],
          ["mul_d3__U382.in0","coeff_U383.out"],
          ["mul_d4__U385.in0","coeff_U386.out"],
          ["self.d.0","mul_d0__U373.in1"],
          ["self.d.1","mul_d1__U376.in1"],
          ["self.d.2","mul_d2__U379.in1"],
          ["self.d.3","mul_d3__U382.in1"],
          ["self.d.4","mul_d4__U385.in1"]
        ]
      },
      "aff__U3787":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "add_all__U3804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3789":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3792":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3795":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3798":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3801":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3789.in","_U3790.out"],
          ["coeff_U3792.in","_U3793.out"],
          ["coeff_U3795.in","_U3796.out"],
          ["coeff_U3798.in","_U3799.out"],
          ["coeff_U3801.in","_U3802.out"],
          ["mul_d0__U3788.out","add_all__U3804.in0"],
          ["mul_d1__U3791.out","add_all__U3804.in1"],
          ["add_all__U3805.in0","add_all__U3804.out"],
          ["mul_d2__U3794.out","add_all__U3805.in1"],
          ["add_all__U3806.in0","add_all__U3805.out"],
          ["mul_d3__U3797.out","add_all__U3806.in1"],
          ["add_all__U3807.in0","add_all__U3806.out"],
          ["mul_d4__U3800.out","add_all__U3807.in1"],
          ["add_all__U3808.in0","add_all__U3807.out"],
          ["const_term_U3803.out","add_all__U3808.in1"],
          ["self.out","add_all__U3808.out"],
          ["mul_d0__U3788.in0","coeff_U3789.out"],
          ["mul_d1__U3791.in0","coeff_U3792.out"],
          ["mul_d2__U3794.in0","coeff_U3795.out"],
          ["mul_d3__U3797.in0","coeff_U3798.out"],
          ["mul_d4__U3800.in0","coeff_U3801.out"],
          ["self.d.0","mul_d0__U3788.in1"],
          ["self.d.1","mul_d1__U3791.in1"],
          ["self.d.2","mul_d2__U3794.in1"],
          ["self.d.3","mul_d3__U3797.in1"],
          ["self.d.4","mul_d4__U3800.in1"]
        ]
      },
      "aff__U3810":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3831":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3812":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3815":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3818":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3821":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3824":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3812.in","_U3813.out"],
          ["coeff_U3815.in","_U3816.out"],
          ["coeff_U3818.in","_U3819.out"],
          ["coeff_U3821.in","_U3822.out"],
          ["coeff_U3824.in","_U3825.out"],
          ["mul_d0__U3811.out","add_all__U3827.in0"],
          ["mul_d1__U3814.out","add_all__U3827.in1"],
          ["add_all__U3828.in0","add_all__U3827.out"],
          ["mul_d2__U3817.out","add_all__U3828.in1"],
          ["add_all__U3829.in0","add_all__U3828.out"],
          ["mul_d3__U3820.out","add_all__U3829.in1"],
          ["add_all__U3830.in0","add_all__U3829.out"],
          ["mul_d4__U3823.out","add_all__U3830.in1"],
          ["add_all__U3831.in0","add_all__U3830.out"],
          ["const_term_U3826.out","add_all__U3831.in1"],
          ["self.out","add_all__U3831.out"],
          ["mul_d0__U3811.in0","coeff_U3812.out"],
          ["mul_d1__U3814.in0","coeff_U3815.out"],
          ["mul_d2__U3817.in0","coeff_U3818.out"],
          ["mul_d3__U3820.in0","coeff_U3821.out"],
          ["mul_d4__U3823.in0","coeff_U3824.out"],
          ["self.d.0","mul_d0__U3811.in1"],
          ["self.d.1","mul_d1__U3814.in1"],
          ["self.d.2","mul_d2__U3817.in1"],
          ["self.d.3","mul_d3__U3820.in1"],
          ["self.d.4","mul_d4__U3823.in1"]
        ]
      },
      "aff__U3833":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3835":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3838":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3841":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3844":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3847":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3835.in","_U3836.out"],
          ["coeff_U3838.in","_U3839.out"],
          ["coeff_U3841.in","_U3842.out"],
          ["coeff_U3844.in","_U3845.out"],
          ["coeff_U3847.in","_U3848.out"],
          ["mul_d0__U3834.out","add_all__U3850.in0"],
          ["mul_d1__U3837.out","add_all__U3850.in1"],
          ["add_all__U3851.in0","add_all__U3850.out"],
          ["mul_d2__U3840.out","add_all__U3851.in1"],
          ["add_all__U3852.in0","add_all__U3851.out"],
          ["mul_d3__U3843.out","add_all__U3852.in1"],
          ["add_all__U3853.in0","add_all__U3852.out"],
          ["mul_d4__U3846.out","add_all__U3853.in1"],
          ["add_all__U3854.in0","add_all__U3853.out"],
          ["const_term_U3849.out","add_all__U3854.in1"],
          ["self.out","add_all__U3854.out"],
          ["mul_d0__U3834.in0","coeff_U3835.out"],
          ["mul_d1__U3837.in0","coeff_U3838.out"],
          ["mul_d2__U3840.in0","coeff_U3841.out"],
          ["mul_d3__U3843.in0","coeff_U3844.out"],
          ["mul_d4__U3846.in0","coeff_U3847.out"],
          ["self.d.0","mul_d0__U3834.in1"],
          ["self.d.1","mul_d1__U3837.in1"],
          ["self.d.2","mul_d2__U3840.in1"],
          ["self.d.3","mul_d3__U3843.in1"],
          ["self.d.4","mul_d4__U3846.in1"]
        ]
      },
      "aff__U3856":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3858":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3861":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3864":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3867":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3870":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3858.in","_U3859.out"],
          ["coeff_U3861.in","_U3862.out"],
          ["coeff_U3864.in","_U3865.out"],
          ["coeff_U3867.in","_U3868.out"],
          ["coeff_U3870.in","_U3871.out"],
          ["mul_d0__U3857.out","add_all__U3873.in0"],
          ["mul_d1__U3860.out","add_all__U3873.in1"],
          ["add_all__U3874.in0","add_all__U3873.out"],
          ["mul_d2__U3863.out","add_all__U3874.in1"],
          ["add_all__U3875.in0","add_all__U3874.out"],
          ["mul_d3__U3866.out","add_all__U3875.in1"],
          ["add_all__U3876.in0","add_all__U3875.out"],
          ["mul_d4__U3869.out","add_all__U3876.in1"],
          ["add_all__U3877.in0","add_all__U3876.out"],
          ["const_term_U3872.out","add_all__U3877.in1"],
          ["self.out","add_all__U3877.out"],
          ["mul_d0__U3857.in0","coeff_U3858.out"],
          ["mul_d1__U3860.in0","coeff_U3861.out"],
          ["mul_d2__U3863.in0","coeff_U3864.out"],
          ["mul_d3__U3866.in0","coeff_U3867.out"],
          ["mul_d4__U3869.in0","coeff_U3870.out"],
          ["self.d.0","mul_d0__U3857.in1"],
          ["self.d.1","mul_d1__U3860.in1"],
          ["self.d.2","mul_d2__U3863.in1"],
          ["self.d.3","mul_d3__U3866.in1"],
          ["self.d.4","mul_d4__U3869.in1"]
        ]
      },
      "aff__U3879":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3881":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3884":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3887":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3890":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3893":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3895":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3881.in","_U3882.out"],
          ["coeff_U3884.in","_U3885.out"],
          ["coeff_U3887.in","_U3888.out"],
          ["coeff_U3890.in","_U3891.out"],
          ["coeff_U3893.in","_U3894.out"],
          ["mul_d0__U3880.out","add_all__U3896.in0"],
          ["mul_d1__U3883.out","add_all__U3896.in1"],
          ["add_all__U3897.in0","add_all__U3896.out"],
          ["mul_d2__U3886.out","add_all__U3897.in1"],
          ["add_all__U3898.in0","add_all__U3897.out"],
          ["mul_d3__U3889.out","add_all__U3898.in1"],
          ["add_all__U3899.in0","add_all__U3898.out"],
          ["mul_d4__U3892.out","add_all__U3899.in1"],
          ["add_all__U3900.in0","add_all__U3899.out"],
          ["const_term_U3895.out","add_all__U3900.in1"],
          ["self.out","add_all__U3900.out"],
          ["mul_d0__U3880.in0","coeff_U3881.out"],
          ["mul_d1__U3883.in0","coeff_U3884.out"],
          ["mul_d2__U3886.in0","coeff_U3887.out"],
          ["mul_d3__U3889.in0","coeff_U3890.out"],
          ["mul_d4__U3892.in0","coeff_U3893.out"],
          ["self.d.0","mul_d0__U3880.in1"],
          ["self.d.1","mul_d1__U3883.in1"],
          ["self.d.2","mul_d2__U3886.in1"],
          ["self.d.3","mul_d3__U3889.in1"],
          ["self.d.4","mul_d4__U3892.in1"]
        ]
      },
      "aff__U3902":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3911":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3919":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3920":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3904":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3907":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3910":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3913":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3904.in","_U3905.out"],
          ["coeff_U3907.in","_U3908.out"],
          ["coeff_U3910.in","_U3911.out"],
          ["coeff_U3913.in","_U3914.out"],
          ["coeff_U3916.in","_U3917.out"],
          ["mul_d0__U3903.out","add_all__U3919.in0"],
          ["mul_d1__U3906.out","add_all__U3919.in1"],
          ["add_all__U3920.in0","add_all__U3919.out"],
          ["mul_d2__U3909.out","add_all__U3920.in1"],
          ["add_all__U3921.in0","add_all__U3920.out"],
          ["mul_d3__U3912.out","add_all__U3921.in1"],
          ["add_all__U3922.in0","add_all__U3921.out"],
          ["mul_d4__U3915.out","add_all__U3922.in1"],
          ["add_all__U3923.in0","add_all__U3922.out"],
          ["const_term_U3918.out","add_all__U3923.in1"],
          ["self.out","add_all__U3923.out"],
          ["mul_d0__U3903.in0","coeff_U3904.out"],
          ["mul_d1__U3906.in0","coeff_U3907.out"],
          ["mul_d2__U3909.in0","coeff_U3910.out"],
          ["mul_d3__U3912.in0","coeff_U3913.out"],
          ["mul_d4__U3915.in0","coeff_U3916.out"],
          ["self.d.0","mul_d0__U3903.in1"],
          ["self.d.1","mul_d1__U3906.in1"],
          ["self.d.2","mul_d2__U3909.in1"],
          ["self.d.3","mul_d3__U3912.in1"],
          ["self.d.4","mul_d4__U3915.in1"]
        ]
      },
      "aff__U3925":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3944":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3927":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3930":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3933":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3936":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3939":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3941":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3927.in","_U3928.out"],
          ["coeff_U3930.in","_U3931.out"],
          ["coeff_U3933.in","_U3934.out"],
          ["coeff_U3936.in","_U3937.out"],
          ["coeff_U3939.in","_U3940.out"],
          ["mul_d0__U3926.out","add_all__U3942.in0"],
          ["mul_d1__U3929.out","add_all__U3942.in1"],
          ["add_all__U3943.in0","add_all__U3942.out"],
          ["mul_d2__U3932.out","add_all__U3943.in1"],
          ["add_all__U3944.in0","add_all__U3943.out"],
          ["mul_d3__U3935.out","add_all__U3944.in1"],
          ["add_all__U3945.in0","add_all__U3944.out"],
          ["mul_d4__U3938.out","add_all__U3945.in1"],
          ["add_all__U3946.in0","add_all__U3945.out"],
          ["const_term_U3941.out","add_all__U3946.in1"],
          ["self.out","add_all__U3946.out"],
          ["mul_d0__U3926.in0","coeff_U3927.out"],
          ["mul_d1__U3929.in0","coeff_U3930.out"],
          ["mul_d2__U3932.in0","coeff_U3933.out"],
          ["mul_d3__U3935.in0","coeff_U3936.out"],
          ["mul_d4__U3938.in0","coeff_U3939.out"],
          ["self.d.0","mul_d0__U3926.in1"],
          ["self.d.1","mul_d1__U3929.in1"],
          ["self.d.2","mul_d2__U3932.in1"],
          ["self.d.3","mul_d3__U3935.in1"],
          ["self.d.4","mul_d4__U3938.in1"]
        ]
      },
      "aff__U3948":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3951":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3950":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3953":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3956":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3959":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3962":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3950.in","_U3951.out"],
          ["coeff_U3953.in","_U3954.out"],
          ["coeff_U3956.in","_U3957.out"],
          ["coeff_U3959.in","_U3960.out"],
          ["coeff_U3962.in","_U3963.out"],
          ["mul_d0__U3949.out","add_all__U3965.in0"],
          ["mul_d1__U3952.out","add_all__U3965.in1"],
          ["add_all__U3966.in0","add_all__U3965.out"],
          ["mul_d2__U3955.out","add_all__U3966.in1"],
          ["add_all__U3967.in0","add_all__U3966.out"],
          ["mul_d3__U3958.out","add_all__U3967.in1"],
          ["add_all__U3968.in0","add_all__U3967.out"],
          ["mul_d4__U3961.out","add_all__U3968.in1"],
          ["add_all__U3969.in0","add_all__U3968.out"],
          ["const_term_U3964.out","add_all__U3969.in1"],
          ["self.out","add_all__U3969.out"],
          ["mul_d0__U3949.in0","coeff_U3950.out"],
          ["mul_d1__U3952.in0","coeff_U3953.out"],
          ["mul_d2__U3955.in0","coeff_U3956.out"],
          ["mul_d3__U3958.in0","coeff_U3959.out"],
          ["mul_d4__U3961.in0","coeff_U3962.out"],
          ["self.d.0","mul_d0__U3949.in1"],
          ["self.d.1","mul_d1__U3952.in1"],
          ["self.d.2","mul_d2__U3955.in1"],
          ["self.d.3","mul_d3__U3958.in1"],
          ["self.d.4","mul_d4__U3961.in1"]
        ]
      },
      "aff__U3971":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3977":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3980":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3983":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3973":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3976":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3979":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3982":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3985":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3987":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3984":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3973.in","_U3974.out"],
          ["coeff_U3976.in","_U3977.out"],
          ["coeff_U3979.in","_U3980.out"],
          ["coeff_U3982.in","_U3983.out"],
          ["coeff_U3985.in","_U3986.out"],
          ["mul_d0__U3972.out","add_all__U3988.in0"],
          ["mul_d1__U3975.out","add_all__U3988.in1"],
          ["add_all__U3989.in0","add_all__U3988.out"],
          ["mul_d2__U3978.out","add_all__U3989.in1"],
          ["add_all__U3990.in0","add_all__U3989.out"],
          ["mul_d3__U3981.out","add_all__U3990.in1"],
          ["add_all__U3991.in0","add_all__U3990.out"],
          ["mul_d4__U3984.out","add_all__U3991.in1"],
          ["add_all__U3992.in0","add_all__U3991.out"],
          ["const_term_U3987.out","add_all__U3992.in1"],
          ["self.out","add_all__U3992.out"],
          ["mul_d0__U3972.in0","coeff_U3973.out"],
          ["mul_d1__U3975.in0","coeff_U3976.out"],
          ["mul_d2__U3978.in0","coeff_U3979.out"],
          ["mul_d3__U3981.in0","coeff_U3982.out"],
          ["mul_d4__U3984.in0","coeff_U3985.out"],
          ["self.d.0","mul_d0__U3972.in1"],
          ["self.d.1","mul_d1__U3975.in1"],
          ["self.d.2","mul_d2__U3978.in1"],
          ["self.d.3","mul_d3__U3981.in1"],
          ["self.d.4","mul_d4__U3984.in1"]
        ]
      },
      "aff__U3994":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3996":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3999":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4002":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4005":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4008":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3996.in","_U3997.out"],
          ["coeff_U3999.in","_U4000.out"],
          ["coeff_U4002.in","_U4003.out"],
          ["coeff_U4005.in","_U4006.out"],
          ["coeff_U4008.in","_U4009.out"],
          ["mul_d0__U3995.out","add_all__U4011.in0"],
          ["mul_d1__U3998.out","add_all__U4011.in1"],
          ["add_all__U4012.in0","add_all__U4011.out"],
          ["mul_d2__U4001.out","add_all__U4012.in1"],
          ["add_all__U4013.in0","add_all__U4012.out"],
          ["mul_d3__U4004.out","add_all__U4013.in1"],
          ["add_all__U4014.in0","add_all__U4013.out"],
          ["mul_d4__U4007.out","add_all__U4014.in1"],
          ["add_all__U4015.in0","add_all__U4014.out"],
          ["const_term_U4010.out","add_all__U4015.in1"],
          ["self.out","add_all__U4015.out"],
          ["mul_d0__U3995.in0","coeff_U3996.out"],
          ["mul_d1__U3998.in0","coeff_U3999.out"],
          ["mul_d2__U4001.in0","coeff_U4002.out"],
          ["mul_d3__U4004.in0","coeff_U4005.out"],
          ["mul_d4__U4007.in0","coeff_U4008.out"],
          ["self.d.0","mul_d0__U3995.in1"],
          ["self.d.1","mul_d1__U3998.in1"],
          ["self.d.2","mul_d2__U4001.in1"],
          ["self.d.3","mul_d3__U4004.in1"],
          ["self.d.4","mul_d4__U4007.in1"]
        ]
      },
      "aff__U4017":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4020":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4019":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4022":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4025":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4028":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4031":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4018":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4024":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4019.in","_U4020.out"],
          ["coeff_U4022.in","_U4023.out"],
          ["coeff_U4025.in","_U4026.out"],
          ["coeff_U4028.in","_U4029.out"],
          ["coeff_U4031.in","_U4032.out"],
          ["mul_d0__U4018.out","add_all__U4034.in0"],
          ["mul_d1__U4021.out","add_all__U4034.in1"],
          ["add_all__U4035.in0","add_all__U4034.out"],
          ["mul_d2__U4024.out","add_all__U4035.in1"],
          ["add_all__U4036.in0","add_all__U4035.out"],
          ["mul_d3__U4027.out","add_all__U4036.in1"],
          ["add_all__U4037.in0","add_all__U4036.out"],
          ["mul_d4__U4030.out","add_all__U4037.in1"],
          ["add_all__U4038.in0","add_all__U4037.out"],
          ["const_term_U4033.out","add_all__U4038.in1"],
          ["self.out","add_all__U4038.out"],
          ["mul_d0__U4018.in0","coeff_U4019.out"],
          ["mul_d1__U4021.in0","coeff_U4022.out"],
          ["mul_d2__U4024.in0","coeff_U4025.out"],
          ["mul_d3__U4027.in0","coeff_U4028.out"],
          ["mul_d4__U4030.in0","coeff_U4031.out"],
          ["self.d.0","mul_d0__U4018.in1"],
          ["self.d.1","mul_d1__U4021.in1"],
          ["self.d.2","mul_d2__U4024.in1"],
          ["self.d.3","mul_d3__U4027.in1"],
          ["self.d.4","mul_d4__U4030.in1"]
        ]
      },
      "aff__U4040":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4055":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4042":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4045":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4048":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4051":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4054":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4056":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4042.in","_U4043.out"],
          ["coeff_U4045.in","_U4046.out"],
          ["coeff_U4048.in","_U4049.out"],
          ["coeff_U4051.in","_U4052.out"],
          ["coeff_U4054.in","_U4055.out"],
          ["mul_d0__U4041.out","add_all__U4057.in0"],
          ["mul_d1__U4044.out","add_all__U4057.in1"],
          ["add_all__U4058.in0","add_all__U4057.out"],
          ["mul_d2__U4047.out","add_all__U4058.in1"],
          ["add_all__U4059.in0","add_all__U4058.out"],
          ["mul_d3__U4050.out","add_all__U4059.in1"],
          ["add_all__U4060.in0","add_all__U4059.out"],
          ["mul_d4__U4053.out","add_all__U4060.in1"],
          ["add_all__U4061.in0","add_all__U4060.out"],
          ["const_term_U4056.out","add_all__U4061.in1"],
          ["self.out","add_all__U4061.out"],
          ["mul_d0__U4041.in0","coeff_U4042.out"],
          ["mul_d1__U4044.in0","coeff_U4045.out"],
          ["mul_d2__U4047.in0","coeff_U4048.out"],
          ["mul_d3__U4050.in0","coeff_U4051.out"],
          ["mul_d4__U4053.in0","coeff_U4054.out"],
          ["self.d.0","mul_d0__U4041.in1"],
          ["self.d.1","mul_d1__U4044.in1"],
          ["self.d.2","mul_d2__U4047.in1"],
          ["self.d.3","mul_d3__U4050.in1"],
          ["self.d.4","mul_d4__U4053.in1"]
        ]
      },
      "aff__U4063":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4084":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4065":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4068":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4071":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4074":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4077":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4070":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4065.in","_U4066.out"],
          ["coeff_U4068.in","_U4069.out"],
          ["coeff_U4071.in","_U4072.out"],
          ["coeff_U4074.in","_U4075.out"],
          ["coeff_U4077.in","_U4078.out"],
          ["mul_d0__U4064.out","add_all__U4080.in0"],
          ["mul_d1__U4067.out","add_all__U4080.in1"],
          ["add_all__U4081.in0","add_all__U4080.out"],
          ["mul_d2__U4070.out","add_all__U4081.in1"],
          ["add_all__U4082.in0","add_all__U4081.out"],
          ["mul_d3__U4073.out","add_all__U4082.in1"],
          ["add_all__U4083.in0","add_all__U4082.out"],
          ["mul_d4__U4076.out","add_all__U4083.in1"],
          ["add_all__U4084.in0","add_all__U4083.out"],
          ["const_term_U4079.out","add_all__U4084.in1"],
          ["self.out","add_all__U4084.out"],
          ["mul_d0__U4064.in0","coeff_U4065.out"],
          ["mul_d1__U4067.in0","coeff_U4068.out"],
          ["mul_d2__U4070.in0","coeff_U4071.out"],
          ["mul_d3__U4073.in0","coeff_U4074.out"],
          ["mul_d4__U4076.in0","coeff_U4077.out"],
          ["self.d.0","mul_d0__U4064.in1"],
          ["self.d.1","mul_d1__U4067.in1"],
          ["self.d.2","mul_d2__U4070.in1"],
          ["self.d.3","mul_d3__U4073.in1"],
          ["self.d.4","mul_d4__U4076.in1"]
        ]
      },
      "aff__U4086":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4095":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4088":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4091":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4094":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4097":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4096":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4099":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4088.in","_U4089.out"],
          ["coeff_U4091.in","_U4092.out"],
          ["coeff_U4094.in","_U4095.out"],
          ["coeff_U4097.in","_U4098.out"],
          ["coeff_U4100.in","_U4101.out"],
          ["mul_d0__U4087.out","add_all__U4103.in0"],
          ["mul_d1__U4090.out","add_all__U4103.in1"],
          ["add_all__U4104.in0","add_all__U4103.out"],
          ["mul_d2__U4093.out","add_all__U4104.in1"],
          ["add_all__U4105.in0","add_all__U4104.out"],
          ["mul_d3__U4096.out","add_all__U4105.in1"],
          ["add_all__U4106.in0","add_all__U4105.out"],
          ["mul_d4__U4099.out","add_all__U4106.in1"],
          ["add_all__U4107.in0","add_all__U4106.out"],
          ["const_term_U4102.out","add_all__U4107.in1"],
          ["self.out","add_all__U4107.out"],
          ["mul_d0__U4087.in0","coeff_U4088.out"],
          ["mul_d1__U4090.in0","coeff_U4091.out"],
          ["mul_d2__U4093.in0","coeff_U4094.out"],
          ["mul_d3__U4096.in0","coeff_U4097.out"],
          ["mul_d4__U4099.in0","coeff_U4100.out"],
          ["self.d.0","mul_d0__U4087.in1"],
          ["self.d.1","mul_d1__U4090.in1"],
          ["self.d.2","mul_d2__U4093.in1"],
          ["self.d.3","mul_d3__U4096.in1"],
          ["self.d.4","mul_d4__U4099.in1"]
        ]
      },
      "aff__U4109":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4111.in","_U4112.out"],
          ["coeff_U4114.in","_U4115.out"],
          ["coeff_U4117.in","_U4118.out"],
          ["coeff_U4120.in","_U4121.out"],
          ["coeff_U4123.in","_U4124.out"],
          ["mul_d0__U4110.out","add_all__U4126.in0"],
          ["mul_d1__U4113.out","add_all__U4126.in1"],
          ["add_all__U4127.in0","add_all__U4126.out"],
          ["mul_d2__U4116.out","add_all__U4127.in1"],
          ["add_all__U4128.in0","add_all__U4127.out"],
          ["mul_d3__U4119.out","add_all__U4128.in1"],
          ["add_all__U4129.in0","add_all__U4128.out"],
          ["mul_d4__U4122.out","add_all__U4129.in1"],
          ["add_all__U4130.in0","add_all__U4129.out"],
          ["const_term_U4125.out","add_all__U4130.in1"],
          ["self.out","add_all__U4130.out"],
          ["mul_d0__U4110.in0","coeff_U4111.out"],
          ["mul_d1__U4113.in0","coeff_U4114.out"],
          ["mul_d2__U4116.in0","coeff_U4117.out"],
          ["mul_d3__U4119.in0","coeff_U4120.out"],
          ["mul_d4__U4122.in0","coeff_U4123.out"],
          ["self.d.0","mul_d0__U4110.in1"],
          ["self.d.1","mul_d1__U4113.in1"],
          ["self.d.2","mul_d2__U4116.in1"],
          ["self.d.3","mul_d3__U4119.in1"],
          ["self.d.4","mul_d4__U4122.in1"]
        ]
      },
      "aff__U4132":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4134.in","_U4135.out"],
          ["coeff_U4137.in","_U4138.out"],
          ["coeff_U4140.in","_U4141.out"],
          ["coeff_U4143.in","_U4144.out"],
          ["coeff_U4146.in","_U4147.out"],
          ["mul_d0__U4133.out","add_all__U4149.in0"],
          ["mul_d1__U4136.out","add_all__U4149.in1"],
          ["add_all__U4150.in0","add_all__U4149.out"],
          ["mul_d2__U4139.out","add_all__U4150.in1"],
          ["add_all__U4151.in0","add_all__U4150.out"],
          ["mul_d3__U4142.out","add_all__U4151.in1"],
          ["add_all__U4152.in0","add_all__U4151.out"],
          ["mul_d4__U4145.out","add_all__U4152.in1"],
          ["add_all__U4153.in0","add_all__U4152.out"],
          ["const_term_U4148.out","add_all__U4153.in1"],
          ["self.out","add_all__U4153.out"],
          ["mul_d0__U4133.in0","coeff_U4134.out"],
          ["mul_d1__U4136.in0","coeff_U4137.out"],
          ["mul_d2__U4139.in0","coeff_U4140.out"],
          ["mul_d3__U4142.in0","coeff_U4143.out"],
          ["mul_d4__U4145.in0","coeff_U4146.out"],
          ["self.d.0","mul_d0__U4133.in1"],
          ["self.d.1","mul_d1__U4136.in1"],
          ["self.d.2","mul_d2__U4139.in1"],
          ["self.d.3","mul_d3__U4142.in1"],
          ["self.d.4","mul_d4__U4145.in1"]
        ]
      },
      "aff__U4155":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4157.in","_U4158.out"],
          ["coeff_U4160.in","_U4161.out"],
          ["coeff_U4163.in","_U4164.out"],
          ["coeff_U4166.in","_U4167.out"],
          ["coeff_U4169.in","_U4170.out"],
          ["mul_d0__U4156.out","add_all__U4172.in0"],
          ["mul_d1__U4159.out","add_all__U4172.in1"],
          ["add_all__U4173.in0","add_all__U4172.out"],
          ["mul_d2__U4162.out","add_all__U4173.in1"],
          ["add_all__U4174.in0","add_all__U4173.out"],
          ["mul_d3__U4165.out","add_all__U4174.in1"],
          ["add_all__U4175.in0","add_all__U4174.out"],
          ["mul_d4__U4168.out","add_all__U4175.in1"],
          ["add_all__U4176.in0","add_all__U4175.out"],
          ["const_term_U4171.out","add_all__U4176.in1"],
          ["self.out","add_all__U4176.out"],
          ["mul_d0__U4156.in0","coeff_U4157.out"],
          ["mul_d1__U4159.in0","coeff_U4160.out"],
          ["mul_d2__U4162.in0","coeff_U4163.out"],
          ["mul_d3__U4165.in0","coeff_U4166.out"],
          ["mul_d4__U4168.in0","coeff_U4169.out"],
          ["self.d.0","mul_d0__U4156.in1"],
          ["self.d.1","mul_d1__U4159.in1"],
          ["self.d.2","mul_d2__U4162.in1"],
          ["self.d.3","mul_d3__U4165.in1"],
          ["self.d.4","mul_d4__U4168.in1"]
        ]
      },
      "aff__U416":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U418":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U421":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U424":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U418.in","_U419.out"],
          ["coeff_U421.in","_U422.out"],
          ["coeff_U424.in","_U425.out"],
          ["mul_d0__U417.out","add_all__U427.in0"],
          ["mul_d1__U420.out","add_all__U427.in1"],
          ["add_all__U428.in0","add_all__U427.out"],
          ["mul_d2__U423.out","add_all__U428.in1"],
          ["add_all__U429.in0","add_all__U428.out"],
          ["const_term_U426.out","add_all__U429.in1"],
          ["self.out","add_all__U429.out"],
          ["mul_d0__U417.in0","coeff_U418.out"],
          ["mul_d1__U420.in0","coeff_U421.out"],
          ["mul_d2__U423.in0","coeff_U424.out"],
          ["self.d.0","mul_d0__U417.in1"],
          ["self.d.1","mul_d1__U420.in1"],
          ["self.d.2","mul_d2__U423.in1"]
        ]
      },
      "aff__U4178":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4180.in","_U4181.out"],
          ["coeff_U4183.in","_U4184.out"],
          ["coeff_U4186.in","_U4187.out"],
          ["coeff_U4189.in","_U4190.out"],
          ["coeff_U4192.in","_U4193.out"],
          ["mul_d0__U4179.out","add_all__U4195.in0"],
          ["mul_d1__U4182.out","add_all__U4195.in1"],
          ["add_all__U4196.in0","add_all__U4195.out"],
          ["mul_d2__U4185.out","add_all__U4196.in1"],
          ["add_all__U4197.in0","add_all__U4196.out"],
          ["mul_d3__U4188.out","add_all__U4197.in1"],
          ["add_all__U4198.in0","add_all__U4197.out"],
          ["mul_d4__U4191.out","add_all__U4198.in1"],
          ["add_all__U4199.in0","add_all__U4198.out"],
          ["const_term_U4194.out","add_all__U4199.in1"],
          ["self.out","add_all__U4199.out"],
          ["mul_d0__U4179.in0","coeff_U4180.out"],
          ["mul_d1__U4182.in0","coeff_U4183.out"],
          ["mul_d2__U4185.in0","coeff_U4186.out"],
          ["mul_d3__U4188.in0","coeff_U4189.out"],
          ["mul_d4__U4191.in0","coeff_U4192.out"],
          ["self.d.0","mul_d0__U4179.in1"],
          ["self.d.1","mul_d1__U4182.in1"],
          ["self.d.2","mul_d2__U4185.in1"],
          ["self.d.3","mul_d3__U4188.in1"],
          ["self.d.4","mul_d4__U4191.in1"]
        ]
      },
      "aff__U4201":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4203.in","_U4204.out"],
          ["coeff_U4206.in","_U4207.out"],
          ["coeff_U4209.in","_U4210.out"],
          ["coeff_U4212.in","_U4213.out"],
          ["coeff_U4215.in","_U4216.out"],
          ["mul_d0__U4202.out","add_all__U4218.in0"],
          ["mul_d1__U4205.out","add_all__U4218.in1"],
          ["add_all__U4219.in0","add_all__U4218.out"],
          ["mul_d2__U4208.out","add_all__U4219.in1"],
          ["add_all__U4220.in0","add_all__U4219.out"],
          ["mul_d3__U4211.out","add_all__U4220.in1"],
          ["add_all__U4221.in0","add_all__U4220.out"],
          ["mul_d4__U4214.out","add_all__U4221.in1"],
          ["add_all__U4222.in0","add_all__U4221.out"],
          ["const_term_U4217.out","add_all__U4222.in1"],
          ["self.out","add_all__U4222.out"],
          ["mul_d0__U4202.in0","coeff_U4203.out"],
          ["mul_d1__U4205.in0","coeff_U4206.out"],
          ["mul_d2__U4208.in0","coeff_U4209.out"],
          ["mul_d3__U4211.in0","coeff_U4212.out"],
          ["mul_d4__U4214.in0","coeff_U4215.out"],
          ["self.d.0","mul_d0__U4202.in1"],
          ["self.d.1","mul_d1__U4205.in1"],
          ["self.d.2","mul_d2__U4208.in1"],
          ["self.d.3","mul_d3__U4211.in1"],
          ["self.d.4","mul_d4__U4214.in1"]
        ]
      },
      "aff__U4224":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4226.in","_U4227.out"],
          ["coeff_U4229.in","_U4230.out"],
          ["coeff_U4232.in","_U4233.out"],
          ["coeff_U4235.in","_U4236.out"],
          ["coeff_U4238.in","_U4239.out"],
          ["mul_d0__U4225.out","add_all__U4241.in0"],
          ["mul_d1__U4228.out","add_all__U4241.in1"],
          ["add_all__U4242.in0","add_all__U4241.out"],
          ["mul_d2__U4231.out","add_all__U4242.in1"],
          ["add_all__U4243.in0","add_all__U4242.out"],
          ["mul_d3__U4234.out","add_all__U4243.in1"],
          ["add_all__U4244.in0","add_all__U4243.out"],
          ["mul_d4__U4237.out","add_all__U4244.in1"],
          ["add_all__U4245.in0","add_all__U4244.out"],
          ["const_term_U4240.out","add_all__U4245.in1"],
          ["self.out","add_all__U4245.out"],
          ["mul_d0__U4225.in0","coeff_U4226.out"],
          ["mul_d1__U4228.in0","coeff_U4229.out"],
          ["mul_d2__U4231.in0","coeff_U4232.out"],
          ["mul_d3__U4234.in0","coeff_U4235.out"],
          ["mul_d4__U4237.in0","coeff_U4238.out"],
          ["self.d.0","mul_d0__U4225.in1"],
          ["self.d.1","mul_d1__U4228.in1"],
          ["self.d.2","mul_d2__U4231.in1"],
          ["self.d.3","mul_d3__U4234.in1"],
          ["self.d.4","mul_d4__U4237.in1"]
        ]
      },
      "aff__U4247":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4249.in","_U4250.out"],
          ["coeff_U4252.in","_U4253.out"],
          ["coeff_U4255.in","_U4256.out"],
          ["coeff_U4258.in","_U4259.out"],
          ["coeff_U4261.in","_U4262.out"],
          ["mul_d0__U4248.out","add_all__U4264.in0"],
          ["mul_d1__U4251.out","add_all__U4264.in1"],
          ["add_all__U4265.in0","add_all__U4264.out"],
          ["mul_d2__U4254.out","add_all__U4265.in1"],
          ["add_all__U4266.in0","add_all__U4265.out"],
          ["mul_d3__U4257.out","add_all__U4266.in1"],
          ["add_all__U4267.in0","add_all__U4266.out"],
          ["mul_d4__U4260.out","add_all__U4267.in1"],
          ["add_all__U4268.in0","add_all__U4267.out"],
          ["const_term_U4263.out","add_all__U4268.in1"],
          ["self.out","add_all__U4268.out"],
          ["mul_d0__U4248.in0","coeff_U4249.out"],
          ["mul_d1__U4251.in0","coeff_U4252.out"],
          ["mul_d2__U4254.in0","coeff_U4255.out"],
          ["mul_d3__U4257.in0","coeff_U4258.out"],
          ["mul_d4__U4260.in0","coeff_U4261.out"],
          ["self.d.0","mul_d0__U4248.in1"],
          ["self.d.1","mul_d1__U4251.in1"],
          ["self.d.2","mul_d2__U4254.in1"],
          ["self.d.3","mul_d3__U4257.in1"],
          ["self.d.4","mul_d4__U4260.in1"]
        ]
      },
      "aff__U4270":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4272.in","_U4273.out"],
          ["coeff_U4275.in","_U4276.out"],
          ["coeff_U4278.in","_U4279.out"],
          ["coeff_U4281.in","_U4282.out"],
          ["coeff_U4284.in","_U4285.out"],
          ["mul_d0__U4271.out","add_all__U4287.in0"],
          ["mul_d1__U4274.out","add_all__U4287.in1"],
          ["add_all__U4288.in0","add_all__U4287.out"],
          ["mul_d2__U4277.out","add_all__U4288.in1"],
          ["add_all__U4289.in0","add_all__U4288.out"],
          ["mul_d3__U4280.out","add_all__U4289.in1"],
          ["add_all__U4290.in0","add_all__U4289.out"],
          ["mul_d4__U4283.out","add_all__U4290.in1"],
          ["add_all__U4291.in0","add_all__U4290.out"],
          ["const_term_U4286.out","add_all__U4291.in1"],
          ["self.out","add_all__U4291.out"],
          ["mul_d0__U4271.in0","coeff_U4272.out"],
          ["mul_d1__U4274.in0","coeff_U4275.out"],
          ["mul_d2__U4277.in0","coeff_U4278.out"],
          ["mul_d3__U4280.in0","coeff_U4281.out"],
          ["mul_d4__U4283.in0","coeff_U4284.out"],
          ["self.d.0","mul_d0__U4271.in1"],
          ["self.d.1","mul_d1__U4274.in1"],
          ["self.d.2","mul_d2__U4277.in1"],
          ["self.d.3","mul_d3__U4280.in1"],
          ["self.d.4","mul_d4__U4283.in1"]
        ]
      },
      "aff__U4293":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4295.in","_U4296.out"],
          ["coeff_U4298.in","_U4299.out"],
          ["coeff_U4301.in","_U4302.out"],
          ["coeff_U4304.in","_U4305.out"],
          ["coeff_U4307.in","_U4308.out"],
          ["mul_d0__U4294.out","add_all__U4310.in0"],
          ["mul_d1__U4297.out","add_all__U4310.in1"],
          ["add_all__U4311.in0","add_all__U4310.out"],
          ["mul_d2__U4300.out","add_all__U4311.in1"],
          ["add_all__U4312.in0","add_all__U4311.out"],
          ["mul_d3__U4303.out","add_all__U4312.in1"],
          ["add_all__U4313.in0","add_all__U4312.out"],
          ["mul_d4__U4306.out","add_all__U4313.in1"],
          ["add_all__U4314.in0","add_all__U4313.out"],
          ["const_term_U4309.out","add_all__U4314.in1"],
          ["self.out","add_all__U4314.out"],
          ["mul_d0__U4294.in0","coeff_U4295.out"],
          ["mul_d1__U4297.in0","coeff_U4298.out"],
          ["mul_d2__U4300.in0","coeff_U4301.out"],
          ["mul_d3__U4303.in0","coeff_U4304.out"],
          ["mul_d4__U4306.in0","coeff_U4307.out"],
          ["self.d.0","mul_d0__U4294.in1"],
          ["self.d.1","mul_d1__U4297.in1"],
          ["self.d.2","mul_d2__U4300.in1"],
          ["self.d.3","mul_d3__U4303.in1"],
          ["self.d.4","mul_d4__U4306.in1"]
        ]
      },
      "aff__U4316":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4318.in","_U4319.out"],
          ["coeff_U4321.in","_U4322.out"],
          ["coeff_U4324.in","_U4325.out"],
          ["coeff_U4327.in","_U4328.out"],
          ["coeff_U4330.in","_U4331.out"],
          ["mul_d0__U4317.out","add_all__U4333.in0"],
          ["mul_d1__U4320.out","add_all__U4333.in1"],
          ["add_all__U4334.in0","add_all__U4333.out"],
          ["mul_d2__U4323.out","add_all__U4334.in1"],
          ["add_all__U4335.in0","add_all__U4334.out"],
          ["mul_d3__U4326.out","add_all__U4335.in1"],
          ["add_all__U4336.in0","add_all__U4335.out"],
          ["mul_d4__U4329.out","add_all__U4336.in1"],
          ["add_all__U4337.in0","add_all__U4336.out"],
          ["const_term_U4332.out","add_all__U4337.in1"],
          ["self.out","add_all__U4337.out"],
          ["mul_d0__U4317.in0","coeff_U4318.out"],
          ["mul_d1__U4320.in0","coeff_U4321.out"],
          ["mul_d2__U4323.in0","coeff_U4324.out"],
          ["mul_d3__U4326.in0","coeff_U4327.out"],
          ["mul_d4__U4329.in0","coeff_U4330.out"],
          ["self.d.0","mul_d0__U4317.in1"],
          ["self.d.1","mul_d1__U4320.in1"],
          ["self.d.2","mul_d2__U4323.in1"],
          ["self.d.3","mul_d3__U4326.in1"],
          ["self.d.4","mul_d4__U4329.in1"]
        ]
      },
      "aff__U4339":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4341":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4341.in","_U4342.out"],
          ["coeff_U4344.in","_U4345.out"],
          ["coeff_U4347.in","_U4348.out"],
          ["coeff_U4350.in","_U4351.out"],
          ["coeff_U4353.in","_U4354.out"],
          ["mul_d0__U4340.out","add_all__U4356.in0"],
          ["mul_d1__U4343.out","add_all__U4356.in1"],
          ["add_all__U4357.in0","add_all__U4356.out"],
          ["mul_d2__U4346.out","add_all__U4357.in1"],
          ["add_all__U4358.in0","add_all__U4357.out"],
          ["mul_d3__U4349.out","add_all__U4358.in1"],
          ["add_all__U4359.in0","add_all__U4358.out"],
          ["mul_d4__U4352.out","add_all__U4359.in1"],
          ["add_all__U4360.in0","add_all__U4359.out"],
          ["const_term_U4355.out","add_all__U4360.in1"],
          ["self.out","add_all__U4360.out"],
          ["mul_d0__U4340.in0","coeff_U4341.out"],
          ["mul_d1__U4343.in0","coeff_U4344.out"],
          ["mul_d2__U4346.in0","coeff_U4347.out"],
          ["mul_d3__U4349.in0","coeff_U4350.out"],
          ["mul_d4__U4352.in0","coeff_U4353.out"],
          ["self.d.0","mul_d0__U4340.in1"],
          ["self.d.1","mul_d1__U4343.in1"],
          ["self.d.2","mul_d2__U4346.in1"],
          ["self.d.3","mul_d3__U4349.in1"],
          ["self.d.4","mul_d4__U4352.in1"]
        ]
      },
      "aff__U4362":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4364":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4364.in","_U4365.out"],
          ["coeff_U4367.in","_U4368.out"],
          ["coeff_U4370.in","_U4371.out"],
          ["coeff_U4373.in","_U4374.out"],
          ["coeff_U4376.in","_U4377.out"],
          ["mul_d0__U4363.out","add_all__U4379.in0"],
          ["mul_d1__U4366.out","add_all__U4379.in1"],
          ["add_all__U4380.in0","add_all__U4379.out"],
          ["mul_d2__U4369.out","add_all__U4380.in1"],
          ["add_all__U4381.in0","add_all__U4380.out"],
          ["mul_d3__U4372.out","add_all__U4381.in1"],
          ["add_all__U4382.in0","add_all__U4381.out"],
          ["mul_d4__U4375.out","add_all__U4382.in1"],
          ["add_all__U4383.in0","add_all__U4382.out"],
          ["const_term_U4378.out","add_all__U4383.in1"],
          ["self.out","add_all__U4383.out"],
          ["mul_d0__U4363.in0","coeff_U4364.out"],
          ["mul_d1__U4366.in0","coeff_U4367.out"],
          ["mul_d2__U4369.in0","coeff_U4370.out"],
          ["mul_d3__U4372.in0","coeff_U4373.out"],
          ["mul_d4__U4375.in0","coeff_U4376.out"],
          ["self.d.0","mul_d0__U4363.in1"],
          ["self.d.1","mul_d1__U4366.in1"],
          ["self.d.2","mul_d2__U4369.in1"],
          ["self.d.3","mul_d3__U4372.in1"],
          ["self.d.4","mul_d4__U4375.in1"]
        ]
      },
      "aff__U4385":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4393":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4387.in","_U4388.out"],
          ["coeff_U4390.in","_U4391.out"],
          ["coeff_U4393.in","_U4394.out"],
          ["coeff_U4396.in","_U4397.out"],
          ["coeff_U4399.in","_U4400.out"],
          ["mul_d0__U4386.out","add_all__U4402.in0"],
          ["mul_d1__U4389.out","add_all__U4402.in1"],
          ["add_all__U4403.in0","add_all__U4402.out"],
          ["mul_d2__U4392.out","add_all__U4403.in1"],
          ["add_all__U4404.in0","add_all__U4403.out"],
          ["mul_d3__U4395.out","add_all__U4404.in1"],
          ["add_all__U4405.in0","add_all__U4404.out"],
          ["mul_d4__U4398.out","add_all__U4405.in1"],
          ["add_all__U4406.in0","add_all__U4405.out"],
          ["const_term_U4401.out","add_all__U4406.in1"],
          ["self.out","add_all__U4406.out"],
          ["mul_d0__U4386.in0","coeff_U4387.out"],
          ["mul_d1__U4389.in0","coeff_U4390.out"],
          ["mul_d2__U4392.in0","coeff_U4393.out"],
          ["mul_d3__U4395.in0","coeff_U4396.out"],
          ["mul_d4__U4398.in0","coeff_U4399.out"],
          ["self.d.0","mul_d0__U4386.in1"],
          ["self.d.1","mul_d1__U4389.in1"],
          ["self.d.2","mul_d2__U4392.in1"],
          ["self.d.3","mul_d3__U4395.in1"],
          ["self.d.4","mul_d4__U4398.in1"]
        ]
      },
      "aff__U4408":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4410.in","_U4411.out"],
          ["coeff_U4413.in","_U4414.out"],
          ["coeff_U4416.in","_U4417.out"],
          ["coeff_U4419.in","_U4420.out"],
          ["coeff_U4422.in","_U4423.out"],
          ["mul_d0__U4409.out","add_all__U4425.in0"],
          ["mul_d1__U4412.out","add_all__U4425.in1"],
          ["add_all__U4426.in0","add_all__U4425.out"],
          ["mul_d2__U4415.out","add_all__U4426.in1"],
          ["add_all__U4427.in0","add_all__U4426.out"],
          ["mul_d3__U4418.out","add_all__U4427.in1"],
          ["add_all__U4428.in0","add_all__U4427.out"],
          ["mul_d4__U4421.out","add_all__U4428.in1"],
          ["add_all__U4429.in0","add_all__U4428.out"],
          ["const_term_U4424.out","add_all__U4429.in1"],
          ["self.out","add_all__U4429.out"],
          ["mul_d0__U4409.in0","coeff_U4410.out"],
          ["mul_d1__U4412.in0","coeff_U4413.out"],
          ["mul_d2__U4415.in0","coeff_U4416.out"],
          ["mul_d3__U4418.in0","coeff_U4419.out"],
          ["mul_d4__U4421.in0","coeff_U4422.out"],
          ["self.d.0","mul_d0__U4409.in1"],
          ["self.d.1","mul_d1__U4412.in1"],
          ["self.d.2","mul_d2__U4415.in1"],
          ["self.d.3","mul_d3__U4418.in1"],
          ["self.d.4","mul_d4__U4421.in1"]
        ]
      },
      "aff__U4431":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4439":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4433.in","_U4434.out"],
          ["coeff_U4436.in","_U4437.out"],
          ["coeff_U4439.in","_U4440.out"],
          ["coeff_U4442.in","_U4443.out"],
          ["coeff_U4445.in","_U4446.out"],
          ["mul_d0__U4432.out","add_all__U4448.in0"],
          ["mul_d1__U4435.out","add_all__U4448.in1"],
          ["add_all__U4449.in0","add_all__U4448.out"],
          ["mul_d2__U4438.out","add_all__U4449.in1"],
          ["add_all__U4450.in0","add_all__U4449.out"],
          ["mul_d3__U4441.out","add_all__U4450.in1"],
          ["add_all__U4451.in0","add_all__U4450.out"],
          ["mul_d4__U4444.out","add_all__U4451.in1"],
          ["add_all__U4452.in0","add_all__U4451.out"],
          ["const_term_U4447.out","add_all__U4452.in1"],
          ["self.out","add_all__U4452.out"],
          ["mul_d0__U4432.in0","coeff_U4433.out"],
          ["mul_d1__U4435.in0","coeff_U4436.out"],
          ["mul_d2__U4438.in0","coeff_U4439.out"],
          ["mul_d3__U4441.in0","coeff_U4442.out"],
          ["mul_d4__U4444.in0","coeff_U4445.out"],
          ["self.d.0","mul_d0__U4432.in1"],
          ["self.d.1","mul_d1__U4435.in1"],
          ["self.d.2","mul_d2__U4438.in1"],
          ["self.d.3","mul_d3__U4441.in1"],
          ["self.d.4","mul_d4__U4444.in1"]
        ]
      },
      "aff__U445":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U450":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U447.in","_U448.out"],
          ["coeff_U450.in","_U451.out"],
          ["coeff_U453.in","_U454.out"],
          ["mul_d0__U446.out","add_all__U456.in0"],
          ["mul_d1__U449.out","add_all__U456.in1"],
          ["add_all__U457.in0","add_all__U456.out"],
          ["mul_d2__U452.out","add_all__U457.in1"],
          ["add_all__U458.in0","add_all__U457.out"],
          ["const_term_U455.out","add_all__U458.in1"],
          ["self.out","add_all__U458.out"],
          ["mul_d0__U446.in0","coeff_U447.out"],
          ["mul_d1__U449.in0","coeff_U450.out"],
          ["mul_d2__U452.in0","coeff_U453.out"],
          ["self.d.0","mul_d0__U446.in1"],
          ["self.d.1","mul_d1__U449.in1"],
          ["self.d.2","mul_d2__U452.in1"]
        ]
      },
      "aff__U4454":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4459":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4465":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4456.in","_U4457.out"],
          ["coeff_U4459.in","_U4460.out"],
          ["coeff_U4462.in","_U4463.out"],
          ["coeff_U4465.in","_U4466.out"],
          ["coeff_U4468.in","_U4469.out"],
          ["mul_d0__U4455.out","add_all__U4471.in0"],
          ["mul_d1__U4458.out","add_all__U4471.in1"],
          ["add_all__U4472.in0","add_all__U4471.out"],
          ["mul_d2__U4461.out","add_all__U4472.in1"],
          ["add_all__U4473.in0","add_all__U4472.out"],
          ["mul_d3__U4464.out","add_all__U4473.in1"],
          ["add_all__U4474.in0","add_all__U4473.out"],
          ["mul_d4__U4467.out","add_all__U4474.in1"],
          ["add_all__U4475.in0","add_all__U4474.out"],
          ["const_term_U4470.out","add_all__U4475.in1"],
          ["self.out","add_all__U4475.out"],
          ["mul_d0__U4455.in0","coeff_U4456.out"],
          ["mul_d1__U4458.in0","coeff_U4459.out"],
          ["mul_d2__U4461.in0","coeff_U4462.out"],
          ["mul_d3__U4464.in0","coeff_U4465.out"],
          ["mul_d4__U4467.in0","coeff_U4468.out"],
          ["self.d.0","mul_d0__U4455.in1"],
          ["self.d.1","mul_d1__U4458.in1"],
          ["self.d.2","mul_d2__U4461.in1"],
          ["self.d.3","mul_d3__U4464.in1"],
          ["self.d.4","mul_d4__U4467.in1"]
        ]
      },
      "aff__U4477":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4479.in","_U4480.out"],
          ["coeff_U4482.in","_U4483.out"],
          ["coeff_U4485.in","_U4486.out"],
          ["coeff_U4488.in","_U4489.out"],
          ["coeff_U4491.in","_U4492.out"],
          ["mul_d0__U4478.out","add_all__U4494.in0"],
          ["mul_d1__U4481.out","add_all__U4494.in1"],
          ["add_all__U4495.in0","add_all__U4494.out"],
          ["mul_d2__U4484.out","add_all__U4495.in1"],
          ["add_all__U4496.in0","add_all__U4495.out"],
          ["mul_d3__U4487.out","add_all__U4496.in1"],
          ["add_all__U4497.in0","add_all__U4496.out"],
          ["mul_d4__U4490.out","add_all__U4497.in1"],
          ["add_all__U4498.in0","add_all__U4497.out"],
          ["const_term_U4493.out","add_all__U4498.in1"],
          ["self.out","add_all__U4498.out"],
          ["mul_d0__U4478.in0","coeff_U4479.out"],
          ["mul_d1__U4481.in0","coeff_U4482.out"],
          ["mul_d2__U4484.in0","coeff_U4485.out"],
          ["mul_d3__U4487.in0","coeff_U4488.out"],
          ["mul_d4__U4490.in0","coeff_U4491.out"],
          ["self.d.0","mul_d0__U4478.in1"],
          ["self.d.1","mul_d1__U4481.in1"],
          ["self.d.2","mul_d2__U4484.in1"],
          ["self.d.3","mul_d3__U4487.in1"],
          ["self.d.4","mul_d4__U4490.in1"]
        ]
      },
      "aff__U4500":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4502.in","_U4503.out"],
          ["coeff_U4505.in","_U4506.out"],
          ["coeff_U4508.in","_U4509.out"],
          ["coeff_U4511.in","_U4512.out"],
          ["coeff_U4514.in","_U4515.out"],
          ["mul_d0__U4501.out","add_all__U4517.in0"],
          ["mul_d1__U4504.out","add_all__U4517.in1"],
          ["add_all__U4518.in0","add_all__U4517.out"],
          ["mul_d2__U4507.out","add_all__U4518.in1"],
          ["add_all__U4519.in0","add_all__U4518.out"],
          ["mul_d3__U4510.out","add_all__U4519.in1"],
          ["add_all__U4520.in0","add_all__U4519.out"],
          ["mul_d4__U4513.out","add_all__U4520.in1"],
          ["add_all__U4521.in0","add_all__U4520.out"],
          ["const_term_U4516.out","add_all__U4521.in1"],
          ["self.out","add_all__U4521.out"],
          ["mul_d0__U4501.in0","coeff_U4502.out"],
          ["mul_d1__U4504.in0","coeff_U4505.out"],
          ["mul_d2__U4507.in0","coeff_U4508.out"],
          ["mul_d3__U4510.in0","coeff_U4511.out"],
          ["mul_d4__U4513.in0","coeff_U4514.out"],
          ["self.d.0","mul_d0__U4501.in1"],
          ["self.d.1","mul_d1__U4504.in1"],
          ["self.d.2","mul_d2__U4507.in1"],
          ["self.d.3","mul_d3__U4510.in1"],
          ["self.d.4","mul_d4__U4513.in1"]
        ]
      },
      "aff__U4523":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4528":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4525.in","_U4526.out"],
          ["coeff_U4528.in","_U4529.out"],
          ["coeff_U4531.in","_U4532.out"],
          ["coeff_U4534.in","_U4535.out"],
          ["coeff_U4537.in","_U4538.out"],
          ["mul_d0__U4524.out","add_all__U4540.in0"],
          ["mul_d1__U4527.out","add_all__U4540.in1"],
          ["add_all__U4541.in0","add_all__U4540.out"],
          ["mul_d2__U4530.out","add_all__U4541.in1"],
          ["add_all__U4542.in0","add_all__U4541.out"],
          ["mul_d3__U4533.out","add_all__U4542.in1"],
          ["add_all__U4543.in0","add_all__U4542.out"],
          ["mul_d4__U4536.out","add_all__U4543.in1"],
          ["add_all__U4544.in0","add_all__U4543.out"],
          ["const_term_U4539.out","add_all__U4544.in1"],
          ["self.out","add_all__U4544.out"],
          ["mul_d0__U4524.in0","coeff_U4525.out"],
          ["mul_d1__U4527.in0","coeff_U4528.out"],
          ["mul_d2__U4530.in0","coeff_U4531.out"],
          ["mul_d3__U4533.in0","coeff_U4534.out"],
          ["mul_d4__U4536.in0","coeff_U4537.out"],
          ["self.d.0","mul_d0__U4524.in1"],
          ["self.d.1","mul_d1__U4527.in1"],
          ["self.d.2","mul_d2__U4530.in1"],
          ["self.d.3","mul_d3__U4533.in1"],
          ["self.d.4","mul_d4__U4536.in1"]
        ]
      },
      "aff__U4546":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4567":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4551":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4548.in","_U4549.out"],
          ["coeff_U4551.in","_U4552.out"],
          ["coeff_U4554.in","_U4555.out"],
          ["coeff_U4557.in","_U4558.out"],
          ["coeff_U4560.in","_U4561.out"],
          ["mul_d0__U4547.out","add_all__U4563.in0"],
          ["mul_d1__U4550.out","add_all__U4563.in1"],
          ["add_all__U4564.in0","add_all__U4563.out"],
          ["mul_d2__U4553.out","add_all__U4564.in1"],
          ["add_all__U4565.in0","add_all__U4564.out"],
          ["mul_d3__U4556.out","add_all__U4565.in1"],
          ["add_all__U4566.in0","add_all__U4565.out"],
          ["mul_d4__U4559.out","add_all__U4566.in1"],
          ["add_all__U4567.in0","add_all__U4566.out"],
          ["const_term_U4562.out","add_all__U4567.in1"],
          ["self.out","add_all__U4567.out"],
          ["mul_d0__U4547.in0","coeff_U4548.out"],
          ["mul_d1__U4550.in0","coeff_U4551.out"],
          ["mul_d2__U4553.in0","coeff_U4554.out"],
          ["mul_d3__U4556.in0","coeff_U4557.out"],
          ["mul_d4__U4559.in0","coeff_U4560.out"],
          ["self.d.0","mul_d0__U4547.in1"],
          ["self.d.1","mul_d1__U4550.in1"],
          ["self.d.2","mul_d2__U4553.in1"],
          ["self.d.3","mul_d3__U4556.in1"],
          ["self.d.4","mul_d4__U4559.in1"]
        ]
      },
      "aff__U4569":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4571":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4577":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4571.in","_U4572.out"],
          ["coeff_U4574.in","_U4575.out"],
          ["coeff_U4577.in","_U4578.out"],
          ["coeff_U4580.in","_U4581.out"],
          ["coeff_U4583.in","_U4584.out"],
          ["mul_d0__U4570.out","add_all__U4586.in0"],
          ["mul_d1__U4573.out","add_all__U4586.in1"],
          ["add_all__U4587.in0","add_all__U4586.out"],
          ["mul_d2__U4576.out","add_all__U4587.in1"],
          ["add_all__U4588.in0","add_all__U4587.out"],
          ["mul_d3__U4579.out","add_all__U4588.in1"],
          ["add_all__U4589.in0","add_all__U4588.out"],
          ["mul_d4__U4582.out","add_all__U4589.in1"],
          ["add_all__U4590.in0","add_all__U4589.out"],
          ["const_term_U4585.out","add_all__U4590.in1"],
          ["self.out","add_all__U4590.out"],
          ["mul_d0__U4570.in0","coeff_U4571.out"],
          ["mul_d1__U4573.in0","coeff_U4574.out"],
          ["mul_d2__U4576.in0","coeff_U4577.out"],
          ["mul_d3__U4579.in0","coeff_U4580.out"],
          ["mul_d4__U4582.in0","coeff_U4583.out"],
          ["self.d.0","mul_d0__U4570.in1"],
          ["self.d.1","mul_d1__U4573.in1"],
          ["self.d.2","mul_d2__U4576.in1"],
          ["self.d.3","mul_d3__U4579.in1"],
          ["self.d.4","mul_d4__U4582.in1"]
        ]
      },
      "aff__U4592":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4612":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4594":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4596":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4594.in","_U4595.out"],
          ["coeff_U4597.in","_U4598.out"],
          ["coeff_U4600.in","_U4601.out"],
          ["coeff_U4603.in","_U4604.out"],
          ["coeff_U4606.in","_U4607.out"],
          ["mul_d0__U4593.out","add_all__U4609.in0"],
          ["mul_d1__U4596.out","add_all__U4609.in1"],
          ["add_all__U4610.in0","add_all__U4609.out"],
          ["mul_d2__U4599.out","add_all__U4610.in1"],
          ["add_all__U4611.in0","add_all__U4610.out"],
          ["mul_d3__U4602.out","add_all__U4611.in1"],
          ["add_all__U4612.in0","add_all__U4611.out"],
          ["mul_d4__U4605.out","add_all__U4612.in1"],
          ["add_all__U4613.in0","add_all__U4612.out"],
          ["const_term_U4608.out","add_all__U4613.in1"],
          ["self.out","add_all__U4613.out"],
          ["mul_d0__U4593.in0","coeff_U4594.out"],
          ["mul_d1__U4596.in0","coeff_U4597.out"],
          ["mul_d2__U4599.in0","coeff_U4600.out"],
          ["mul_d3__U4602.in0","coeff_U4603.out"],
          ["mul_d4__U4605.in0","coeff_U4606.out"],
          ["self.d.0","mul_d0__U4593.in1"],
          ["self.d.1","mul_d1__U4596.in1"],
          ["self.d.2","mul_d2__U4599.in1"],
          ["self.d.3","mul_d3__U4602.in1"],
          ["self.d.4","mul_d4__U4605.in1"]
        ]
      },
      "aff__U4615":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4617":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4620":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4623":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4617.in","_U4618.out"],
          ["coeff_U4620.in","_U4621.out"],
          ["coeff_U4623.in","_U4624.out"],
          ["coeff_U4626.in","_U4627.out"],
          ["coeff_U4629.in","_U4630.out"],
          ["mul_d0__U4616.out","add_all__U4632.in0"],
          ["mul_d1__U4619.out","add_all__U4632.in1"],
          ["add_all__U4633.in0","add_all__U4632.out"],
          ["mul_d2__U4622.out","add_all__U4633.in1"],
          ["add_all__U4634.in0","add_all__U4633.out"],
          ["mul_d3__U4625.out","add_all__U4634.in1"],
          ["add_all__U4635.in0","add_all__U4634.out"],
          ["mul_d4__U4628.out","add_all__U4635.in1"],
          ["add_all__U4636.in0","add_all__U4635.out"],
          ["const_term_U4631.out","add_all__U4636.in1"],
          ["self.out","add_all__U4636.out"],
          ["mul_d0__U4616.in0","coeff_U4617.out"],
          ["mul_d1__U4619.in0","coeff_U4620.out"],
          ["mul_d2__U4622.in0","coeff_U4623.out"],
          ["mul_d3__U4625.in0","coeff_U4626.out"],
          ["mul_d4__U4628.in0","coeff_U4629.out"],
          ["self.d.0","mul_d0__U4616.in1"],
          ["self.d.1","mul_d1__U4619.in1"],
          ["self.d.2","mul_d2__U4622.in1"],
          ["self.d.3","mul_d3__U4625.in1"],
          ["self.d.4","mul_d4__U4628.in1"]
        ]
      },
      "aff__U4638":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4647":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4655":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4656":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4640":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4643":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4646":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4640.in","_U4641.out"],
          ["coeff_U4643.in","_U4644.out"],
          ["coeff_U4646.in","_U4647.out"],
          ["coeff_U4649.in","_U4650.out"],
          ["coeff_U4652.in","_U4653.out"],
          ["mul_d0__U4639.out","add_all__U4655.in0"],
          ["mul_d1__U4642.out","add_all__U4655.in1"],
          ["add_all__U4656.in0","add_all__U4655.out"],
          ["mul_d2__U4645.out","add_all__U4656.in1"],
          ["add_all__U4657.in0","add_all__U4656.out"],
          ["mul_d3__U4648.out","add_all__U4657.in1"],
          ["add_all__U4658.in0","add_all__U4657.out"],
          ["mul_d4__U4651.out","add_all__U4658.in1"],
          ["add_all__U4659.in0","add_all__U4658.out"],
          ["const_term_U4654.out","add_all__U4659.in1"],
          ["self.out","add_all__U4659.out"],
          ["mul_d0__U4639.in0","coeff_U4640.out"],
          ["mul_d1__U4642.in0","coeff_U4643.out"],
          ["mul_d2__U4645.in0","coeff_U4646.out"],
          ["mul_d3__U4648.in0","coeff_U4649.out"],
          ["mul_d4__U4651.in0","coeff_U4652.out"],
          ["self.d.0","mul_d0__U4639.in1"],
          ["self.d.1","mul_d1__U4642.in1"],
          ["self.d.2","mul_d2__U4645.in1"],
          ["self.d.3","mul_d3__U4648.in1"],
          ["self.d.4","mul_d4__U4651.in1"]
        ]
      },
      "aff__U4661":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4679":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4682":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4663":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4666":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4669":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4672":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4675":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4662":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4665":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4674":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4663.in","_U4664.out"],
          ["coeff_U4666.in","_U4667.out"],
          ["coeff_U4669.in","_U4670.out"],
          ["coeff_U4672.in","_U4673.out"],
          ["coeff_U4675.in","_U4676.out"],
          ["mul_d0__U4662.out","add_all__U4678.in0"],
          ["mul_d1__U4665.out","add_all__U4678.in1"],
          ["add_all__U4679.in0","add_all__U4678.out"],
          ["mul_d2__U4668.out","add_all__U4679.in1"],
          ["add_all__U4680.in0","add_all__U4679.out"],
          ["mul_d3__U4671.out","add_all__U4680.in1"],
          ["add_all__U4681.in0","add_all__U4680.out"],
          ["mul_d4__U4674.out","add_all__U4681.in1"],
          ["add_all__U4682.in0","add_all__U4681.out"],
          ["const_term_U4677.out","add_all__U4682.in1"],
          ["self.out","add_all__U4682.out"],
          ["mul_d0__U4662.in0","coeff_U4663.out"],
          ["mul_d1__U4665.in0","coeff_U4666.out"],
          ["mul_d2__U4668.in0","coeff_U4669.out"],
          ["mul_d3__U4671.in0","coeff_U4672.out"],
          ["mul_d4__U4674.in0","coeff_U4675.out"],
          ["self.d.0","mul_d0__U4662.in1"],
          ["self.d.1","mul_d1__U4665.in1"],
          ["self.d.2","mul_d2__U4668.in1"],
          ["self.d.3","mul_d3__U4671.in1"],
          ["self.d.4","mul_d4__U4674.in1"]
        ]
      },
      "aff__U4684":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4686":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4689":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4692":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4695":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4698":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4685":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4688":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4686.in","_U4687.out"],
          ["coeff_U4689.in","_U4690.out"],
          ["coeff_U4692.in","_U4693.out"],
          ["coeff_U4695.in","_U4696.out"],
          ["coeff_U4698.in","_U4699.out"],
          ["mul_d0__U4685.out","add_all__U4701.in0"],
          ["mul_d1__U4688.out","add_all__U4701.in1"],
          ["add_all__U4702.in0","add_all__U4701.out"],
          ["mul_d2__U4691.out","add_all__U4702.in1"],
          ["add_all__U4703.in0","add_all__U4702.out"],
          ["mul_d3__U4694.out","add_all__U4703.in1"],
          ["add_all__U4704.in0","add_all__U4703.out"],
          ["mul_d4__U4697.out","add_all__U4704.in1"],
          ["add_all__U4705.in0","add_all__U4704.out"],
          ["const_term_U4700.out","add_all__U4705.in1"],
          ["self.out","add_all__U4705.out"],
          ["mul_d0__U4685.in0","coeff_U4686.out"],
          ["mul_d1__U4688.in0","coeff_U4689.out"],
          ["mul_d2__U4691.in0","coeff_U4692.out"],
          ["mul_d3__U4694.in0","coeff_U4695.out"],
          ["mul_d4__U4697.in0","coeff_U4698.out"],
          ["self.d.0","mul_d0__U4685.in1"],
          ["self.d.1","mul_d1__U4688.in1"],
          ["self.d.2","mul_d2__U4691.in1"],
          ["self.d.3","mul_d3__U4694.in1"],
          ["self.d.4","mul_d4__U4697.in1"]
        ]
      },
      "aff__U4707":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4709":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4718":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4721":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4709.in","_U4710.out"],
          ["coeff_U4712.in","_U4713.out"],
          ["coeff_U4715.in","_U4716.out"],
          ["coeff_U4718.in","_U4719.out"],
          ["coeff_U4721.in","_U4722.out"],
          ["mul_d0__U4708.out","add_all__U4724.in0"],
          ["mul_d1__U4711.out","add_all__U4724.in1"],
          ["add_all__U4725.in0","add_all__U4724.out"],
          ["mul_d2__U4714.out","add_all__U4725.in1"],
          ["add_all__U4726.in0","add_all__U4725.out"],
          ["mul_d3__U4717.out","add_all__U4726.in1"],
          ["add_all__U4727.in0","add_all__U4726.out"],
          ["mul_d4__U4720.out","add_all__U4727.in1"],
          ["add_all__U4728.in0","add_all__U4727.out"],
          ["const_term_U4723.out","add_all__U4728.in1"],
          ["self.out","add_all__U4728.out"],
          ["mul_d0__U4708.in0","coeff_U4709.out"],
          ["mul_d1__U4711.in0","coeff_U4712.out"],
          ["mul_d2__U4714.in0","coeff_U4715.out"],
          ["mul_d3__U4717.in0","coeff_U4718.out"],
          ["mul_d4__U4720.in0","coeff_U4721.out"],
          ["self.d.0","mul_d0__U4708.in1"],
          ["self.d.1","mul_d1__U4711.in1"],
          ["self.d.2","mul_d2__U4714.in1"],
          ["self.d.3","mul_d3__U4717.in1"],
          ["self.d.4","mul_d4__U4720.in1"]
        ]
      },
      "aff__U4730":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4733":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4732":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4735":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4738":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4741":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4744":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4732.in","_U4733.out"],
          ["coeff_U4735.in","_U4736.out"],
          ["coeff_U4738.in","_U4739.out"],
          ["coeff_U4741.in","_U4742.out"],
          ["coeff_U4744.in","_U4745.out"],
          ["mul_d0__U4731.out","add_all__U4747.in0"],
          ["mul_d1__U4734.out","add_all__U4747.in1"],
          ["add_all__U4748.in0","add_all__U4747.out"],
          ["mul_d2__U4737.out","add_all__U4748.in1"],
          ["add_all__U4749.in0","add_all__U4748.out"],
          ["mul_d3__U4740.out","add_all__U4749.in1"],
          ["add_all__U4750.in0","add_all__U4749.out"],
          ["mul_d4__U4743.out","add_all__U4750.in1"],
          ["add_all__U4751.in0","add_all__U4750.out"],
          ["const_term_U4746.out","add_all__U4751.in1"],
          ["self.out","add_all__U4751.out"],
          ["mul_d0__U4731.in0","coeff_U4732.out"],
          ["mul_d1__U4734.in0","coeff_U4735.out"],
          ["mul_d2__U4737.in0","coeff_U4738.out"],
          ["mul_d3__U4740.in0","coeff_U4741.out"],
          ["mul_d4__U4743.in0","coeff_U4744.out"],
          ["self.d.0","mul_d0__U4731.in1"],
          ["self.d.1","mul_d1__U4734.in1"],
          ["self.d.2","mul_d2__U4737.in1"],
          ["self.d.3","mul_d3__U4740.in1"],
          ["self.d.4","mul_d4__U4743.in1"]
        ]
      },
      "aff__U474":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U476.in","_U477.out"],
          ["coeff_U479.in","_U480.out"],
          ["coeff_U482.in","_U483.out"],
          ["mul_d0__U475.out","add_all__U485.in0"],
          ["mul_d1__U478.out","add_all__U485.in1"],
          ["add_all__U486.in0","add_all__U485.out"],
          ["mul_d2__U481.out","add_all__U486.in1"],
          ["add_all__U487.in0","add_all__U486.out"],
          ["const_term_U484.out","add_all__U487.in1"],
          ["self.out","add_all__U487.out"],
          ["mul_d0__U475.in0","coeff_U476.out"],
          ["mul_d1__U478.in0","coeff_U479.out"],
          ["mul_d2__U481.in0","coeff_U482.out"],
          ["self.d.0","mul_d0__U475.in1"],
          ["self.d.1","mul_d1__U478.in1"],
          ["self.d.2","mul_d2__U481.in1"]
        ]
      },
      "aff__U4753":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4774":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4755":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4758":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4761":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4764":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4767":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4754":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4755.in","_U4756.out"],
          ["coeff_U4758.in","_U4759.out"],
          ["coeff_U4761.in","_U4762.out"],
          ["coeff_U4764.in","_U4765.out"],
          ["coeff_U4767.in","_U4768.out"],
          ["mul_d0__U4754.out","add_all__U4770.in0"],
          ["mul_d1__U4757.out","add_all__U4770.in1"],
          ["add_all__U4771.in0","add_all__U4770.out"],
          ["mul_d2__U4760.out","add_all__U4771.in1"],
          ["add_all__U4772.in0","add_all__U4771.out"],
          ["mul_d3__U4763.out","add_all__U4772.in1"],
          ["add_all__U4773.in0","add_all__U4772.out"],
          ["mul_d4__U4766.out","add_all__U4773.in1"],
          ["add_all__U4774.in0","add_all__U4773.out"],
          ["const_term_U4769.out","add_all__U4774.in1"],
          ["self.out","add_all__U4774.out"],
          ["mul_d0__U4754.in0","coeff_U4755.out"],
          ["mul_d1__U4757.in0","coeff_U4758.out"],
          ["mul_d2__U4760.in0","coeff_U4761.out"],
          ["mul_d3__U4763.in0","coeff_U4764.out"],
          ["mul_d4__U4766.in0","coeff_U4767.out"],
          ["self.d.0","mul_d0__U4754.in1"],
          ["self.d.1","mul_d1__U4757.in1"],
          ["self.d.2","mul_d2__U4760.in1"],
          ["self.d.3","mul_d3__U4763.in1"],
          ["self.d.4","mul_d4__U4766.in1"]
        ]
      },
      "aff__U4776":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4785":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4778":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4781":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4784":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4787":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4790":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4778.in","_U4779.out"],
          ["coeff_U4781.in","_U4782.out"],
          ["coeff_U4784.in","_U4785.out"],
          ["coeff_U4787.in","_U4788.out"],
          ["coeff_U4790.in","_U4791.out"],
          ["mul_d0__U4777.out","add_all__U4793.in0"],
          ["mul_d1__U4780.out","add_all__U4793.in1"],
          ["add_all__U4794.in0","add_all__U4793.out"],
          ["mul_d2__U4783.out","add_all__U4794.in1"],
          ["add_all__U4795.in0","add_all__U4794.out"],
          ["mul_d3__U4786.out","add_all__U4795.in1"],
          ["add_all__U4796.in0","add_all__U4795.out"],
          ["mul_d4__U4789.out","add_all__U4796.in1"],
          ["add_all__U4797.in0","add_all__U4796.out"],
          ["const_term_U4792.out","add_all__U4797.in1"],
          ["self.out","add_all__U4797.out"],
          ["mul_d0__U4777.in0","coeff_U4778.out"],
          ["mul_d1__U4780.in0","coeff_U4781.out"],
          ["mul_d2__U4783.in0","coeff_U4784.out"],
          ["mul_d3__U4786.in0","coeff_U4787.out"],
          ["mul_d4__U4789.in0","coeff_U4790.out"],
          ["self.d.0","mul_d0__U4777.in1"],
          ["self.d.1","mul_d1__U4780.in1"],
          ["self.d.2","mul_d2__U4783.in1"],
          ["self.d.3","mul_d3__U4786.in1"],
          ["self.d.4","mul_d4__U4789.in1"]
        ]
      },
      "aff__U4799":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4801":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4804":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4807":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4810":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4813":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4806":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4801.in","_U4802.out"],
          ["coeff_U4804.in","_U4805.out"],
          ["coeff_U4807.in","_U4808.out"],
          ["coeff_U4810.in","_U4811.out"],
          ["coeff_U4813.in","_U4814.out"],
          ["mul_d0__U4800.out","add_all__U4816.in0"],
          ["mul_d1__U4803.out","add_all__U4816.in1"],
          ["add_all__U4817.in0","add_all__U4816.out"],
          ["mul_d2__U4806.out","add_all__U4817.in1"],
          ["add_all__U4818.in0","add_all__U4817.out"],
          ["mul_d3__U4809.out","add_all__U4818.in1"],
          ["add_all__U4819.in0","add_all__U4818.out"],
          ["mul_d4__U4812.out","add_all__U4819.in1"],
          ["add_all__U4820.in0","add_all__U4819.out"],
          ["const_term_U4815.out","add_all__U4820.in1"],
          ["self.out","add_all__U4820.out"],
          ["mul_d0__U4800.in0","coeff_U4801.out"],
          ["mul_d1__U4803.in0","coeff_U4804.out"],
          ["mul_d2__U4806.in0","coeff_U4807.out"],
          ["mul_d3__U4809.in0","coeff_U4810.out"],
          ["mul_d4__U4812.in0","coeff_U4813.out"],
          ["self.d.0","mul_d0__U4800.in1"],
          ["self.d.1","mul_d1__U4803.in1"],
          ["self.d.2","mul_d2__U4806.in1"],
          ["self.d.3","mul_d3__U4809.in1"],
          ["self.d.4","mul_d4__U4812.in1"]
        ]
      },
      "aff__U4822":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4824":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4827":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4830":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4833":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4836":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4824.in","_U4825.out"],
          ["coeff_U4827.in","_U4828.out"],
          ["coeff_U4830.in","_U4831.out"],
          ["coeff_U4833.in","_U4834.out"],
          ["coeff_U4836.in","_U4837.out"],
          ["mul_d0__U4823.out","add_all__U4839.in0"],
          ["mul_d1__U4826.out","add_all__U4839.in1"],
          ["add_all__U4840.in0","add_all__U4839.out"],
          ["mul_d2__U4829.out","add_all__U4840.in1"],
          ["add_all__U4841.in0","add_all__U4840.out"],
          ["mul_d3__U4832.out","add_all__U4841.in1"],
          ["add_all__U4842.in0","add_all__U4841.out"],
          ["mul_d4__U4835.out","add_all__U4842.in1"],
          ["add_all__U4843.in0","add_all__U4842.out"],
          ["const_term_U4838.out","add_all__U4843.in1"],
          ["self.out","add_all__U4843.out"],
          ["mul_d0__U4823.in0","coeff_U4824.out"],
          ["mul_d1__U4826.in0","coeff_U4827.out"],
          ["mul_d2__U4829.in0","coeff_U4830.out"],
          ["mul_d3__U4832.in0","coeff_U4833.out"],
          ["mul_d4__U4835.in0","coeff_U4836.out"],
          ["self.d.0","mul_d0__U4823.in1"],
          ["self.d.1","mul_d1__U4826.in1"],
          ["self.d.2","mul_d2__U4829.in1"],
          ["self.d.3","mul_d3__U4832.in1"],
          ["self.d.4","mul_d4__U4835.in1"]
        ]
      },
      "aff__U4845":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4857":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4847":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4850":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4853":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4856":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4859":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4847.in","_U4848.out"],
          ["coeff_U4850.in","_U4851.out"],
          ["coeff_U4853.in","_U4854.out"],
          ["coeff_U4856.in","_U4857.out"],
          ["coeff_U4859.in","_U4860.out"],
          ["mul_d0__U4846.out","add_all__U4862.in0"],
          ["mul_d1__U4849.out","add_all__U4862.in1"],
          ["add_all__U4863.in0","add_all__U4862.out"],
          ["mul_d2__U4852.out","add_all__U4863.in1"],
          ["add_all__U4864.in0","add_all__U4863.out"],
          ["mul_d3__U4855.out","add_all__U4864.in1"],
          ["add_all__U4865.in0","add_all__U4864.out"],
          ["mul_d4__U4858.out","add_all__U4865.in1"],
          ["add_all__U4866.in0","add_all__U4865.out"],
          ["const_term_U4861.out","add_all__U4866.in1"],
          ["self.out","add_all__U4866.out"],
          ["mul_d0__U4846.in0","coeff_U4847.out"],
          ["mul_d1__U4849.in0","coeff_U4850.out"],
          ["mul_d2__U4852.in0","coeff_U4853.out"],
          ["mul_d3__U4855.in0","coeff_U4856.out"],
          ["mul_d4__U4858.in0","coeff_U4859.out"],
          ["self.d.0","mul_d0__U4846.in1"],
          ["self.d.1","mul_d1__U4849.in1"],
          ["self.d.2","mul_d2__U4852.in1"],
          ["self.d.3","mul_d3__U4855.in1"],
          ["self.d.4","mul_d4__U4858.in1"]
        ]
      },
      "aff__U4868":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4877":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4870":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4873":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4876":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4879":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4882":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4870.in","_U4871.out"],
          ["coeff_U4873.in","_U4874.out"],
          ["coeff_U4876.in","_U4877.out"],
          ["coeff_U4879.in","_U4880.out"],
          ["coeff_U4882.in","_U4883.out"],
          ["mul_d0__U4869.out","add_all__U4885.in0"],
          ["mul_d1__U4872.out","add_all__U4885.in1"],
          ["add_all__U4886.in0","add_all__U4885.out"],
          ["mul_d2__U4875.out","add_all__U4886.in1"],
          ["add_all__U4887.in0","add_all__U4886.out"],
          ["mul_d3__U4878.out","add_all__U4887.in1"],
          ["add_all__U4888.in0","add_all__U4887.out"],
          ["mul_d4__U4881.out","add_all__U4888.in1"],
          ["add_all__U4889.in0","add_all__U4888.out"],
          ["const_term_U4884.out","add_all__U4889.in1"],
          ["self.out","add_all__U4889.out"],
          ["mul_d0__U4869.in0","coeff_U4870.out"],
          ["mul_d1__U4872.in0","coeff_U4873.out"],
          ["mul_d2__U4875.in0","coeff_U4876.out"],
          ["mul_d3__U4878.in0","coeff_U4879.out"],
          ["mul_d4__U4881.in0","coeff_U4882.out"],
          ["self.d.0","mul_d0__U4869.in1"],
          ["self.d.1","mul_d1__U4872.in1"],
          ["self.d.2","mul_d2__U4875.in1"],
          ["self.d.3","mul_d3__U4878.in1"],
          ["self.d.4","mul_d4__U4881.in1"]
        ]
      },
      "aff__U4891":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4908":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4893":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4896":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4899":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4902":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4905":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4898":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4901":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4904":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4893.in","_U4894.out"],
          ["coeff_U4896.in","_U4897.out"],
          ["coeff_U4899.in","_U4900.out"],
          ["coeff_U4902.in","_U4903.out"],
          ["coeff_U4905.in","_U4906.out"],
          ["mul_d0__U4892.out","add_all__U4908.in0"],
          ["mul_d1__U4895.out","add_all__U4908.in1"],
          ["add_all__U4909.in0","add_all__U4908.out"],
          ["mul_d2__U4898.out","add_all__U4909.in1"],
          ["add_all__U4910.in0","add_all__U4909.out"],
          ["mul_d3__U4901.out","add_all__U4910.in1"],
          ["add_all__U4911.in0","add_all__U4910.out"],
          ["mul_d4__U4904.out","add_all__U4911.in1"],
          ["add_all__U4912.in0","add_all__U4911.out"],
          ["const_term_U4907.out","add_all__U4912.in1"],
          ["self.out","add_all__U4912.out"],
          ["mul_d0__U4892.in0","coeff_U4893.out"],
          ["mul_d1__U4895.in0","coeff_U4896.out"],
          ["mul_d2__U4898.in0","coeff_U4899.out"],
          ["mul_d3__U4901.in0","coeff_U4902.out"],
          ["mul_d4__U4904.in0","coeff_U4905.out"],
          ["self.d.0","mul_d0__U4892.in1"],
          ["self.d.1","mul_d1__U4895.in1"],
          ["self.d.2","mul_d2__U4898.in1"],
          ["self.d.3","mul_d3__U4901.in1"],
          ["self.d.4","mul_d4__U4904.in1"]
        ]
      },
      "aff__U4914":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4919":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4922":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4925":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4928":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4916.in","_U4917.out"],
          ["coeff_U4919.in","_U4920.out"],
          ["coeff_U4922.in","_U4923.out"],
          ["coeff_U4925.in","_U4926.out"],
          ["coeff_U4928.in","_U4929.out"],
          ["mul_d0__U4915.out","add_all__U4931.in0"],
          ["mul_d1__U4918.out","add_all__U4931.in1"],
          ["add_all__U4932.in0","add_all__U4931.out"],
          ["mul_d2__U4921.out","add_all__U4932.in1"],
          ["add_all__U4933.in0","add_all__U4932.out"],
          ["mul_d3__U4924.out","add_all__U4933.in1"],
          ["add_all__U4934.in0","add_all__U4933.out"],
          ["mul_d4__U4927.out","add_all__U4934.in1"],
          ["add_all__U4935.in0","add_all__U4934.out"],
          ["const_term_U4930.out","add_all__U4935.in1"],
          ["self.out","add_all__U4935.out"],
          ["mul_d0__U4915.in0","coeff_U4916.out"],
          ["mul_d1__U4918.in0","coeff_U4919.out"],
          ["mul_d2__U4921.in0","coeff_U4922.out"],
          ["mul_d3__U4924.in0","coeff_U4925.out"],
          ["mul_d4__U4927.in0","coeff_U4928.out"],
          ["self.d.0","mul_d0__U4915.in1"],
          ["self.d.1","mul_d1__U4918.in1"],
          ["self.d.2","mul_d2__U4921.in1"],
          ["self.d.3","mul_d3__U4924.in1"],
          ["self.d.4","mul_d4__U4927.in1"]
        ]
      },
      "aff__U4937":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4943":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4949":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4955":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4956":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4939":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4942":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4945":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4948":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4951":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4953":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4950":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4939.in","_U4940.out"],
          ["coeff_U4942.in","_U4943.out"],
          ["coeff_U4945.in","_U4946.out"],
          ["coeff_U4948.in","_U4949.out"],
          ["coeff_U4951.in","_U4952.out"],
          ["mul_d0__U4938.out","add_all__U4954.in0"],
          ["mul_d1__U4941.out","add_all__U4954.in1"],
          ["add_all__U4955.in0","add_all__U4954.out"],
          ["mul_d2__U4944.out","add_all__U4955.in1"],
          ["add_all__U4956.in0","add_all__U4955.out"],
          ["mul_d3__U4947.out","add_all__U4956.in1"],
          ["add_all__U4957.in0","add_all__U4956.out"],
          ["mul_d4__U4950.out","add_all__U4957.in1"],
          ["add_all__U4958.in0","add_all__U4957.out"],
          ["const_term_U4953.out","add_all__U4958.in1"],
          ["self.out","add_all__U4958.out"],
          ["mul_d0__U4938.in0","coeff_U4939.out"],
          ["mul_d1__U4941.in0","coeff_U4942.out"],
          ["mul_d2__U4944.in0","coeff_U4945.out"],
          ["mul_d3__U4947.in0","coeff_U4948.out"],
          ["mul_d4__U4950.in0","coeff_U4951.out"],
          ["self.d.0","mul_d0__U4938.in1"],
          ["self.d.1","mul_d1__U4941.in1"],
          ["self.d.2","mul_d2__U4944.in1"],
          ["self.d.3","mul_d3__U4947.in1"],
          ["self.d.4","mul_d4__U4950.in1"]
        ]
      },
      "aff__U4960":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4969":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U4977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4978":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4962":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4965":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4968":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4971":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4974":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4962.in","_U4963.out"],
          ["coeff_U4965.in","_U4966.out"],
          ["coeff_U4968.in","_U4969.out"],
          ["coeff_U4971.in","_U4972.out"],
          ["coeff_U4974.in","_U4975.out"],
          ["mul_d0__U4961.out","add_all__U4977.in0"],
          ["mul_d1__U4964.out","add_all__U4977.in1"],
          ["add_all__U4978.in0","add_all__U4977.out"],
          ["mul_d2__U4967.out","add_all__U4978.in1"],
          ["add_all__U4979.in0","add_all__U4978.out"],
          ["mul_d3__U4970.out","add_all__U4979.in1"],
          ["add_all__U4980.in0","add_all__U4979.out"],
          ["mul_d4__U4973.out","add_all__U4980.in1"],
          ["add_all__U4981.in0","add_all__U4980.out"],
          ["const_term_U4976.out","add_all__U4981.in1"],
          ["self.out","add_all__U4981.out"],
          ["mul_d0__U4961.in0","coeff_U4962.out"],
          ["mul_d1__U4964.in0","coeff_U4965.out"],
          ["mul_d2__U4967.in0","coeff_U4968.out"],
          ["mul_d3__U4970.in0","coeff_U4971.out"],
          ["mul_d4__U4973.in0","coeff_U4974.out"],
          ["self.d.0","mul_d0__U4961.in1"],
          ["self.d.1","mul_d1__U4964.in1"],
          ["self.d.2","mul_d2__U4967.in1"],
          ["self.d.3","mul_d3__U4970.in1"],
          ["self.d.4","mul_d4__U4973.in1"]
        ]
      },
      "aff__U4983":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U4986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4989":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4995":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U4985":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4988":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4991":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4994":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U4997":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4999":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4984":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4996":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U4985.in","_U4986.out"],
          ["coeff_U4988.in","_U4989.out"],
          ["coeff_U4991.in","_U4992.out"],
          ["coeff_U4994.in","_U4995.out"],
          ["coeff_U4997.in","_U4998.out"],
          ["mul_d0__U4984.out","add_all__U5000.in0"],
          ["mul_d1__U4987.out","add_all__U5000.in1"],
          ["add_all__U5001.in0","add_all__U5000.out"],
          ["mul_d2__U4990.out","add_all__U5001.in1"],
          ["add_all__U5002.in0","add_all__U5001.out"],
          ["mul_d3__U4993.out","add_all__U5002.in1"],
          ["add_all__U5003.in0","add_all__U5002.out"],
          ["mul_d4__U4996.out","add_all__U5003.in1"],
          ["add_all__U5004.in0","add_all__U5003.out"],
          ["const_term_U4999.out","add_all__U5004.in1"],
          ["self.out","add_all__U5004.out"],
          ["mul_d0__U4984.in0","coeff_U4985.out"],
          ["mul_d1__U4987.in0","coeff_U4988.out"],
          ["mul_d2__U4990.in0","coeff_U4991.out"],
          ["mul_d3__U4993.in0","coeff_U4994.out"],
          ["mul_d4__U4996.in0","coeff_U4997.out"],
          ["self.d.0","mul_d0__U4984.in1"],
          ["self.d.1","mul_d1__U4987.in1"],
          ["self.d.2","mul_d2__U4990.in1"],
          ["self.d.3","mul_d3__U4993.in1"],
          ["self.d.4","mul_d4__U4996.in1"]
        ]
      },
      "aff__U5006":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5021":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5008":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5011":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5014":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5017":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5020":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5016":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5008.in","_U5009.out"],
          ["coeff_U5011.in","_U5012.out"],
          ["coeff_U5014.in","_U5015.out"],
          ["coeff_U5017.in","_U5018.out"],
          ["coeff_U5020.in","_U5021.out"],
          ["mul_d0__U5007.out","add_all__U5023.in0"],
          ["mul_d1__U5010.out","add_all__U5023.in1"],
          ["add_all__U5024.in0","add_all__U5023.out"],
          ["mul_d2__U5013.out","add_all__U5024.in1"],
          ["add_all__U5025.in0","add_all__U5024.out"],
          ["mul_d3__U5016.out","add_all__U5025.in1"],
          ["add_all__U5026.in0","add_all__U5025.out"],
          ["mul_d4__U5019.out","add_all__U5026.in1"],
          ["add_all__U5027.in0","add_all__U5026.out"],
          ["const_term_U5022.out","add_all__U5027.in1"],
          ["self.out","add_all__U5027.out"],
          ["mul_d0__U5007.in0","coeff_U5008.out"],
          ["mul_d1__U5010.in0","coeff_U5011.out"],
          ["mul_d2__U5013.in0","coeff_U5014.out"],
          ["mul_d3__U5016.in0","coeff_U5017.out"],
          ["mul_d4__U5019.in0","coeff_U5020.out"],
          ["self.d.0","mul_d0__U5007.in1"],
          ["self.d.1","mul_d1__U5010.in1"],
          ["self.d.2","mul_d2__U5013.in1"],
          ["self.d.3","mul_d3__U5016.in1"],
          ["self.d.4","mul_d4__U5019.in1"]
        ]
      },
      "aff__U5029":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5041":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5048":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5049":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5050":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5031":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5034":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5037":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5040":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5043":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5042":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5031.in","_U5032.out"],
          ["coeff_U5034.in","_U5035.out"],
          ["coeff_U5037.in","_U5038.out"],
          ["coeff_U5040.in","_U5041.out"],
          ["coeff_U5043.in","_U5044.out"],
          ["mul_d0__U5030.out","add_all__U5046.in0"],
          ["mul_d1__U5033.out","add_all__U5046.in1"],
          ["add_all__U5047.in0","add_all__U5046.out"],
          ["mul_d2__U5036.out","add_all__U5047.in1"],
          ["add_all__U5048.in0","add_all__U5047.out"],
          ["mul_d3__U5039.out","add_all__U5048.in1"],
          ["add_all__U5049.in0","add_all__U5048.out"],
          ["mul_d4__U5042.out","add_all__U5049.in1"],
          ["add_all__U5050.in0","add_all__U5049.out"],
          ["const_term_U5045.out","add_all__U5050.in1"],
          ["self.out","add_all__U5050.out"],
          ["mul_d0__U5030.in0","coeff_U5031.out"],
          ["mul_d1__U5033.in0","coeff_U5034.out"],
          ["mul_d2__U5036.in0","coeff_U5037.out"],
          ["mul_d3__U5039.in0","coeff_U5040.out"],
          ["mul_d4__U5042.in0","coeff_U5043.out"],
          ["self.d.0","mul_d0__U5030.in1"],
          ["self.d.1","mul_d1__U5033.in1"],
          ["self.d.2","mul_d2__U5036.in1"],
          ["self.d.3","mul_d3__U5039.in1"],
          ["self.d.4","mul_d4__U5042.in1"]
        ]
      },
      "aff__U503":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U505.in","_U506.out"],
          ["coeff_U508.in","_U509.out"],
          ["coeff_U511.in","_U512.out"],
          ["mul_d0__U504.out","add_all__U514.in0"],
          ["mul_d1__U507.out","add_all__U514.in1"],
          ["add_all__U515.in0","add_all__U514.out"],
          ["mul_d2__U510.out","add_all__U515.in1"],
          ["add_all__U516.in0","add_all__U515.out"],
          ["const_term_U513.out","add_all__U516.in1"],
          ["self.out","add_all__U516.out"],
          ["mul_d0__U504.in0","coeff_U505.out"],
          ["mul_d1__U507.in0","coeff_U508.out"],
          ["mul_d2__U510.in0","coeff_U511.out"],
          ["self.d.0","mul_d0__U504.in1"],
          ["self.d.1","mul_d1__U507.in1"],
          ["self.d.2","mul_d2__U510.in1"]
        ]
      },
      "aff__U5052":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5055":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5054":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5057":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5060":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5066":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5054.in","_U5055.out"],
          ["coeff_U5057.in","_U5058.out"],
          ["coeff_U5060.in","_U5061.out"],
          ["coeff_U5063.in","_U5064.out"],
          ["coeff_U5066.in","_U5067.out"],
          ["mul_d0__U5053.out","add_all__U5069.in0"],
          ["mul_d1__U5056.out","add_all__U5069.in1"],
          ["add_all__U5070.in0","add_all__U5069.out"],
          ["mul_d2__U5059.out","add_all__U5070.in1"],
          ["add_all__U5071.in0","add_all__U5070.out"],
          ["mul_d3__U5062.out","add_all__U5071.in1"],
          ["add_all__U5072.in0","add_all__U5071.out"],
          ["mul_d4__U5065.out","add_all__U5072.in1"],
          ["add_all__U5073.in0","add_all__U5072.out"],
          ["const_term_U5068.out","add_all__U5073.in1"],
          ["self.out","add_all__U5073.out"],
          ["mul_d0__U5053.in0","coeff_U5054.out"],
          ["mul_d1__U5056.in0","coeff_U5057.out"],
          ["mul_d2__U5059.in0","coeff_U5060.out"],
          ["mul_d3__U5062.in0","coeff_U5063.out"],
          ["mul_d4__U5065.in0","coeff_U5066.out"],
          ["self.d.0","mul_d0__U5053.in1"],
          ["self.d.1","mul_d1__U5056.in1"],
          ["self.d.2","mul_d2__U5059.in1"],
          ["self.d.3","mul_d3__U5062.in1"],
          ["self.d.4","mul_d4__U5065.in1"]
        ]
      },
      "aff__U5075":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5077":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5080":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5083":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5086":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5089":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5091":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5082":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5077.in","_U5078.out"],
          ["coeff_U5080.in","_U5081.out"],
          ["coeff_U5083.in","_U5084.out"],
          ["coeff_U5086.in","_U5087.out"],
          ["coeff_U5089.in","_U5090.out"],
          ["mul_d0__U5076.out","add_all__U5092.in0"],
          ["mul_d1__U5079.out","add_all__U5092.in1"],
          ["add_all__U5093.in0","add_all__U5092.out"],
          ["mul_d2__U5082.out","add_all__U5093.in1"],
          ["add_all__U5094.in0","add_all__U5093.out"],
          ["mul_d3__U5085.out","add_all__U5094.in1"],
          ["add_all__U5095.in0","add_all__U5094.out"],
          ["mul_d4__U5088.out","add_all__U5095.in1"],
          ["add_all__U5096.in0","add_all__U5095.out"],
          ["const_term_U5091.out","add_all__U5096.in1"],
          ["self.out","add_all__U5096.out"],
          ["mul_d0__U5076.in0","coeff_U5077.out"],
          ["mul_d1__U5079.in0","coeff_U5080.out"],
          ["mul_d2__U5082.in0","coeff_U5083.out"],
          ["mul_d3__U5085.in0","coeff_U5086.out"],
          ["mul_d4__U5088.in0","coeff_U5089.out"],
          ["self.d.0","mul_d0__U5076.in1"],
          ["self.d.1","mul_d1__U5079.in1"],
          ["self.d.2","mul_d2__U5082.in1"],
          ["self.d.3","mul_d3__U5085.in1"],
          ["self.d.4","mul_d4__U5088.in1"]
        ]
      },
      "aff__U5098":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5099":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5100.in","_U5101.out"],
          ["coeff_U5103.in","_U5104.out"],
          ["coeff_U5106.in","_U5107.out"],
          ["coeff_U5109.in","_U5110.out"],
          ["coeff_U5112.in","_U5113.out"],
          ["mul_d0__U5099.out","add_all__U5115.in0"],
          ["mul_d1__U5102.out","add_all__U5115.in1"],
          ["add_all__U5116.in0","add_all__U5115.out"],
          ["mul_d2__U5105.out","add_all__U5116.in1"],
          ["add_all__U5117.in0","add_all__U5116.out"],
          ["mul_d3__U5108.out","add_all__U5117.in1"],
          ["add_all__U5118.in0","add_all__U5117.out"],
          ["mul_d4__U5111.out","add_all__U5118.in1"],
          ["add_all__U5119.in0","add_all__U5118.out"],
          ["const_term_U5114.out","add_all__U5119.in1"],
          ["self.out","add_all__U5119.out"],
          ["mul_d0__U5099.in0","coeff_U5100.out"],
          ["mul_d1__U5102.in0","coeff_U5103.out"],
          ["mul_d2__U5105.in0","coeff_U5106.out"],
          ["mul_d3__U5108.in0","coeff_U5109.out"],
          ["mul_d4__U5111.in0","coeff_U5112.out"],
          ["self.d.0","mul_d0__U5099.in1"],
          ["self.d.1","mul_d1__U5102.in1"],
          ["self.d.2","mul_d2__U5105.in1"],
          ["self.d.3","mul_d3__U5108.in1"],
          ["self.d.4","mul_d4__U5111.in1"]
        ]
      },
      "aff__U5121":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5123.in","_U5124.out"],
          ["coeff_U5126.in","_U5127.out"],
          ["coeff_U5129.in","_U5130.out"],
          ["coeff_U5132.in","_U5133.out"],
          ["coeff_U5135.in","_U5136.out"],
          ["mul_d0__U5122.out","add_all__U5138.in0"],
          ["mul_d1__U5125.out","add_all__U5138.in1"],
          ["add_all__U5139.in0","add_all__U5138.out"],
          ["mul_d2__U5128.out","add_all__U5139.in1"],
          ["add_all__U5140.in0","add_all__U5139.out"],
          ["mul_d3__U5131.out","add_all__U5140.in1"],
          ["add_all__U5141.in0","add_all__U5140.out"],
          ["mul_d4__U5134.out","add_all__U5141.in1"],
          ["add_all__U5142.in0","add_all__U5141.out"],
          ["const_term_U5137.out","add_all__U5142.in1"],
          ["self.out","add_all__U5142.out"],
          ["mul_d0__U5122.in0","coeff_U5123.out"],
          ["mul_d1__U5125.in0","coeff_U5126.out"],
          ["mul_d2__U5128.in0","coeff_U5129.out"],
          ["mul_d3__U5131.in0","coeff_U5132.out"],
          ["mul_d4__U5134.in0","coeff_U5135.out"],
          ["self.d.0","mul_d0__U5122.in1"],
          ["self.d.1","mul_d1__U5125.in1"],
          ["self.d.2","mul_d2__U5128.in1"],
          ["self.d.3","mul_d3__U5131.in1"],
          ["self.d.4","mul_d4__U5134.in1"]
        ]
      },
      "aff__U5144":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5155":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5146.in","_U5147.out"],
          ["coeff_U5149.in","_U5150.out"],
          ["coeff_U5152.in","_U5153.out"],
          ["coeff_U5155.in","_U5156.out"],
          ["coeff_U5158.in","_U5159.out"],
          ["mul_d0__U5145.out","add_all__U5161.in0"],
          ["mul_d1__U5148.out","add_all__U5161.in1"],
          ["add_all__U5162.in0","add_all__U5161.out"],
          ["mul_d2__U5151.out","add_all__U5162.in1"],
          ["add_all__U5163.in0","add_all__U5162.out"],
          ["mul_d3__U5154.out","add_all__U5163.in1"],
          ["add_all__U5164.in0","add_all__U5163.out"],
          ["mul_d4__U5157.out","add_all__U5164.in1"],
          ["add_all__U5165.in0","add_all__U5164.out"],
          ["const_term_U5160.out","add_all__U5165.in1"],
          ["self.out","add_all__U5165.out"],
          ["mul_d0__U5145.in0","coeff_U5146.out"],
          ["mul_d1__U5148.in0","coeff_U5149.out"],
          ["mul_d2__U5151.in0","coeff_U5152.out"],
          ["mul_d3__U5154.in0","coeff_U5155.out"],
          ["mul_d4__U5157.in0","coeff_U5158.out"],
          ["self.d.0","mul_d0__U5145.in1"],
          ["self.d.1","mul_d1__U5148.in1"],
          ["self.d.2","mul_d2__U5151.in1"],
          ["self.d.3","mul_d3__U5154.in1"],
          ["self.d.4","mul_d4__U5157.in1"]
        ]
      },
      "aff__U5167":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5169.in","_U5170.out"],
          ["coeff_U5172.in","_U5173.out"],
          ["coeff_U5175.in","_U5176.out"],
          ["coeff_U5178.in","_U5179.out"],
          ["coeff_U5181.in","_U5182.out"],
          ["mul_d0__U5168.out","add_all__U5184.in0"],
          ["mul_d1__U5171.out","add_all__U5184.in1"],
          ["add_all__U5185.in0","add_all__U5184.out"],
          ["mul_d2__U5174.out","add_all__U5185.in1"],
          ["add_all__U5186.in0","add_all__U5185.out"],
          ["mul_d3__U5177.out","add_all__U5186.in1"],
          ["add_all__U5187.in0","add_all__U5186.out"],
          ["mul_d4__U5180.out","add_all__U5187.in1"],
          ["add_all__U5188.in0","add_all__U5187.out"],
          ["const_term_U5183.out","add_all__U5188.in1"],
          ["self.out","add_all__U5188.out"],
          ["mul_d0__U5168.in0","coeff_U5169.out"],
          ["mul_d1__U5171.in0","coeff_U5172.out"],
          ["mul_d2__U5174.in0","coeff_U5175.out"],
          ["mul_d3__U5177.in0","coeff_U5178.out"],
          ["mul_d4__U5180.in0","coeff_U5181.out"],
          ["self.d.0","mul_d0__U5168.in1"],
          ["self.d.1","mul_d1__U5171.in1"],
          ["self.d.2","mul_d2__U5174.in1"],
          ["self.d.3","mul_d3__U5177.in1"],
          ["self.d.4","mul_d4__U5180.in1"]
        ]
      },
      "aff__U5190":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5192.in","_U5193.out"],
          ["coeff_U5195.in","_U5196.out"],
          ["coeff_U5198.in","_U5199.out"],
          ["coeff_U5201.in","_U5202.out"],
          ["coeff_U5204.in","_U5205.out"],
          ["mul_d0__U5191.out","add_all__U5207.in0"],
          ["mul_d1__U5194.out","add_all__U5207.in1"],
          ["add_all__U5208.in0","add_all__U5207.out"],
          ["mul_d2__U5197.out","add_all__U5208.in1"],
          ["add_all__U5209.in0","add_all__U5208.out"],
          ["mul_d3__U5200.out","add_all__U5209.in1"],
          ["add_all__U5210.in0","add_all__U5209.out"],
          ["mul_d4__U5203.out","add_all__U5210.in1"],
          ["add_all__U5211.in0","add_all__U5210.out"],
          ["const_term_U5206.out","add_all__U5211.in1"],
          ["self.out","add_all__U5211.out"],
          ["mul_d0__U5191.in0","coeff_U5192.out"],
          ["mul_d1__U5194.in0","coeff_U5195.out"],
          ["mul_d2__U5197.in0","coeff_U5198.out"],
          ["mul_d3__U5200.in0","coeff_U5201.out"],
          ["mul_d4__U5203.in0","coeff_U5204.out"],
          ["self.d.0","mul_d0__U5191.in1"],
          ["self.d.1","mul_d1__U5194.in1"],
          ["self.d.2","mul_d2__U5197.in1"],
          ["self.d.3","mul_d3__U5200.in1"],
          ["self.d.4","mul_d4__U5203.in1"]
        ]
      },
      "aff__U5213":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5215.in","_U5216.out"],
          ["coeff_U5218.in","_U5219.out"],
          ["coeff_U5221.in","_U5222.out"],
          ["coeff_U5224.in","_U5225.out"],
          ["coeff_U5227.in","_U5228.out"],
          ["mul_d0__U5214.out","add_all__U5230.in0"],
          ["mul_d1__U5217.out","add_all__U5230.in1"],
          ["add_all__U5231.in0","add_all__U5230.out"],
          ["mul_d2__U5220.out","add_all__U5231.in1"],
          ["add_all__U5232.in0","add_all__U5231.out"],
          ["mul_d3__U5223.out","add_all__U5232.in1"],
          ["add_all__U5233.in0","add_all__U5232.out"],
          ["mul_d4__U5226.out","add_all__U5233.in1"],
          ["add_all__U5234.in0","add_all__U5233.out"],
          ["const_term_U5229.out","add_all__U5234.in1"],
          ["self.out","add_all__U5234.out"],
          ["mul_d0__U5214.in0","coeff_U5215.out"],
          ["mul_d1__U5217.in0","coeff_U5218.out"],
          ["mul_d2__U5220.in0","coeff_U5221.out"],
          ["mul_d3__U5223.in0","coeff_U5224.out"],
          ["mul_d4__U5226.in0","coeff_U5227.out"],
          ["self.d.0","mul_d0__U5214.in1"],
          ["self.d.1","mul_d1__U5217.in1"],
          ["self.d.2","mul_d2__U5220.in1"],
          ["self.d.3","mul_d3__U5223.in1"],
          ["self.d.4","mul_d4__U5226.in1"]
        ]
      },
      "aff__U5236":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5238.in","_U5239.out"],
          ["coeff_U5241.in","_U5242.out"],
          ["coeff_U5244.in","_U5245.out"],
          ["coeff_U5247.in","_U5248.out"],
          ["coeff_U5250.in","_U5251.out"],
          ["mul_d0__U5237.out","add_all__U5253.in0"],
          ["mul_d1__U5240.out","add_all__U5253.in1"],
          ["add_all__U5254.in0","add_all__U5253.out"],
          ["mul_d2__U5243.out","add_all__U5254.in1"],
          ["add_all__U5255.in0","add_all__U5254.out"],
          ["mul_d3__U5246.out","add_all__U5255.in1"],
          ["add_all__U5256.in0","add_all__U5255.out"],
          ["mul_d4__U5249.out","add_all__U5256.in1"],
          ["add_all__U5257.in0","add_all__U5256.out"],
          ["const_term_U5252.out","add_all__U5257.in1"],
          ["self.out","add_all__U5257.out"],
          ["mul_d0__U5237.in0","coeff_U5238.out"],
          ["mul_d1__U5240.in0","coeff_U5241.out"],
          ["mul_d2__U5243.in0","coeff_U5244.out"],
          ["mul_d3__U5246.in0","coeff_U5247.out"],
          ["mul_d4__U5249.in0","coeff_U5250.out"],
          ["self.d.0","mul_d0__U5237.in1"],
          ["self.d.1","mul_d1__U5240.in1"],
          ["self.d.2","mul_d2__U5243.in1"],
          ["self.d.3","mul_d3__U5246.in1"],
          ["self.d.4","mul_d4__U5249.in1"]
        ]
      },
      "aff__U5259":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U5276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U5261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5267":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U5273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U5275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U5260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U5266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U5272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U5261.in","_U5262.out"],
          ["coeff_U5264.in","_U5265.out"],
          ["coeff_U5267.in","_U5268.out"],
          ["coeff_U5270.in","_U5271.out"],
          ["coeff_U5273.in","_U5274.out"],
          ["mul_d0__U5260.out","add_all__U5276.in0"],
          ["mul_d1__U5263.out","add_all__U5276.in1"],
          ["add_all__U5277.in0","add_all__U5276.out"],
          ["mul_d2__U5266.out","add_all__U5277.in1"],
          ["add_all__U5278.in0","add_all__U5277.out"],
          ["mul_d3__U5269.out","add_all__U5278.in1"],
          ["add_all__U5279.in0","add_all__U5278.out"],
          ["mul_d4__U5272.out","add_all__U5279.in1"],
          ["add_all__U5280.in0","add_all__U5279.out"],
          ["const_term_U5275.out","add_all__U5280.in1"],
          ["self.out","add_all__U5280.out"],
          ["mul_d0__U5260.in0","coeff_U5261.out"],
          ["mul_d1__U5263.in0","coeff_U5264.out"],
          ["mul_d2__U5266.in0","coeff_U5267.out"],
          ["mul_d3__U5269.in0","coeff_U5270.out"],
          ["mul_d4__U5272.in0","coeff_U5273.out"],
          ["self.d.0","mul_d0__U5260.in1"],
          ["self.d.1","mul_d1__U5263.in1"],
          ["self.d.2","mul_d2__U5266.in1"],
          ["self.d.3","mul_d3__U5269.in1"],
          ["self.d.4","mul_d4__U5272.in1"]
        ]
      },
      "aff__U532":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U534.in","_U535.out"],
          ["coeff_U537.in","_U538.out"],
          ["coeff_U540.in","_U541.out"],
          ["mul_d0__U533.out","add_all__U543.in0"],
          ["mul_d1__U536.out","add_all__U543.in1"],
          ["add_all__U544.in0","add_all__U543.out"],
          ["mul_d2__U539.out","add_all__U544.in1"],
          ["add_all__U545.in0","add_all__U544.out"],
          ["const_term_U542.out","add_all__U545.in1"],
          ["self.out","add_all__U545.out"],
          ["mul_d0__U533.in0","coeff_U534.out"],
          ["mul_d1__U536.in0","coeff_U537.out"],
          ["mul_d2__U539.in0","coeff_U540.out"],
          ["self.d.0","mul_d0__U533.in1"],
          ["self.d.1","mul_d1__U536.in1"],
          ["self.d.2","mul_d2__U539.in1"]
        ]
      },
      "aff__U561":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U563.in","_U564.out"],
          ["coeff_U566.in","_U567.out"],
          ["coeff_U569.in","_U570.out"],
          ["mul_d0__U562.out","add_all__U572.in0"],
          ["mul_d1__U565.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d2__U568.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["const_term_U571.out","add_all__U574.in1"],
          ["self.out","add_all__U574.out"],
          ["mul_d0__U562.in0","coeff_U563.out"],
          ["mul_d1__U565.in0","coeff_U566.out"],
          ["mul_d2__U568.in0","coeff_U569.out"],
          ["self.d.0","mul_d0__U562.in1"],
          ["self.d.1","mul_d1__U565.in1"],
          ["self.d.2","mul_d2__U568.in1"]
        ]
      },
      "aff__U590":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U592.in","_U593.out"],
          ["coeff_U595.in","_U596.out"],
          ["coeff_U598.in","_U599.out"],
          ["mul_d0__U591.out","add_all__U601.in0"],
          ["mul_d1__U594.out","add_all__U601.in1"],
          ["add_all__U602.in0","add_all__U601.out"],
          ["mul_d2__U597.out","add_all__U602.in1"],
          ["add_all__U603.in0","add_all__U602.out"],
          ["const_term_U600.out","add_all__U603.in1"],
          ["self.out","add_all__U603.out"],
          ["mul_d0__U591.in0","coeff_U592.out"],
          ["mul_d1__U594.in0","coeff_U595.out"],
          ["mul_d2__U597.in0","coeff_U598.out"],
          ["self.d.0","mul_d0__U591.in1"],
          ["self.d.1","mul_d1__U594.in1"],
          ["self.d.2","mul_d2__U597.in1"]
        ]
      },
      "aff__U619":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U625":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U630":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U621":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U624":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c6"]}
          },
          "mul_d0__U620":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U621.in","_U622.out"],
          ["coeff_U624.in","_U625.out"],
          ["coeff_U627.in","_U628.out"],
          ["mul_d0__U620.out","add_all__U630.in0"],
          ["mul_d1__U623.out","add_all__U630.in1"],
          ["add_all__U631.in0","add_all__U630.out"],
          ["mul_d2__U626.out","add_all__U631.in1"],
          ["add_all__U632.in0","add_all__U631.out"],
          ["const_term_U629.out","add_all__U632.in1"],
          ["self.out","add_all__U632.out"],
          ["mul_d0__U620.in0","coeff_U621.out"],
          ["mul_d1__U623.in0","coeff_U624.out"],
          ["mul_d2__U626.in0","coeff_U627.out"],
          ["self.d.0","mul_d0__U620.in1"],
          ["self.d.1","mul_d1__U623.in1"],
          ["self.d.2","mul_d2__U626.in1"]
        ]
      },
      "aff__U648":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U668":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U669":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U650":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U653":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U656":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U659":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U662":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U658":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U661":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U650.in","_U651.out"],
          ["coeff_U653.in","_U654.out"],
          ["coeff_U656.in","_U657.out"],
          ["coeff_U659.in","_U660.out"],
          ["coeff_U662.in","_U663.out"],
          ["mul_d0__U649.out","add_all__U665.in0"],
          ["mul_d1__U652.out","add_all__U665.in1"],
          ["add_all__U666.in0","add_all__U665.out"],
          ["mul_d2__U655.out","add_all__U666.in1"],
          ["add_all__U667.in0","add_all__U666.out"],
          ["mul_d3__U658.out","add_all__U667.in1"],
          ["add_all__U668.in0","add_all__U667.out"],
          ["mul_d4__U661.out","add_all__U668.in1"],
          ["add_all__U669.in0","add_all__U668.out"],
          ["const_term_U664.out","add_all__U669.in1"],
          ["self.out","add_all__U669.out"],
          ["mul_d0__U649.in0","coeff_U650.out"],
          ["mul_d1__U652.in0","coeff_U653.out"],
          ["mul_d2__U655.in0","coeff_U656.out"],
          ["mul_d3__U658.in0","coeff_U659.out"],
          ["mul_d4__U661.in0","coeff_U662.out"],
          ["self.d.0","mul_d0__U649.in1"],
          ["self.d.1","mul_d1__U652.in1"],
          ["self.d.2","mul_d2__U655.in1"],
          ["self.d.3","mul_d3__U658.in1"],
          ["self.d.4","mul_d4__U661.in1"]
        ]
      },
      "aff__U692":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U695":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U694":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U697":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U706":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U694.in","_U695.out"],
          ["coeff_U697.in","_U698.out"],
          ["coeff_U700.in","_U701.out"],
          ["coeff_U703.in","_U704.out"],
          ["coeff_U706.in","_U707.out"],
          ["mul_d0__U693.out","add_all__U709.in0"],
          ["mul_d1__U696.out","add_all__U709.in1"],
          ["add_all__U710.in0","add_all__U709.out"],
          ["mul_d2__U699.out","add_all__U710.in1"],
          ["add_all__U711.in0","add_all__U710.out"],
          ["mul_d3__U702.out","add_all__U711.in1"],
          ["add_all__U712.in0","add_all__U711.out"],
          ["mul_d4__U705.out","add_all__U712.in1"],
          ["add_all__U713.in0","add_all__U712.out"],
          ["const_term_U708.out","add_all__U713.in1"],
          ["self.out","add_all__U713.out"],
          ["mul_d0__U693.in0","coeff_U694.out"],
          ["mul_d1__U696.in0","coeff_U697.out"],
          ["mul_d2__U699.in0","coeff_U700.out"],
          ["mul_d3__U702.in0","coeff_U703.out"],
          ["mul_d4__U705.in0","coeff_U706.out"],
          ["self.d.0","mul_d0__U693.in1"],
          ["self.d.1","mul_d1__U696.in1"],
          ["self.d.2","mul_d2__U699.in1"],
          ["self.d.3","mul_d3__U702.in1"],
          ["self.d.4","mul_d4__U705.in1"]
        ]
      },
      "aff__U736":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U757":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U738":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U741":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U744":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U747":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U750":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U738.in","_U739.out"],
          ["coeff_U741.in","_U742.out"],
          ["coeff_U744.in","_U745.out"],
          ["coeff_U747.in","_U748.out"],
          ["coeff_U750.in","_U751.out"],
          ["mul_d0__U737.out","add_all__U753.in0"],
          ["mul_d1__U740.out","add_all__U753.in1"],
          ["add_all__U754.in0","add_all__U753.out"],
          ["mul_d2__U743.out","add_all__U754.in1"],
          ["add_all__U755.in0","add_all__U754.out"],
          ["mul_d3__U746.out","add_all__U755.in1"],
          ["add_all__U756.in0","add_all__U755.out"],
          ["mul_d4__U749.out","add_all__U756.in1"],
          ["add_all__U757.in0","add_all__U756.out"],
          ["const_term_U752.out","add_all__U757.in1"],
          ["self.out","add_all__U757.out"],
          ["mul_d0__U737.in0","coeff_U738.out"],
          ["mul_d1__U740.in0","coeff_U741.out"],
          ["mul_d2__U743.in0","coeff_U744.out"],
          ["mul_d3__U746.in0","coeff_U747.out"],
          ["mul_d4__U749.in0","coeff_U750.out"],
          ["self.d.0","mul_d0__U737.in1"],
          ["self.d.1","mul_d1__U740.in1"],
          ["self.d.2","mul_d2__U743.in1"],
          ["self.d.3","mul_d3__U746.in1"],
          ["self.d.4","mul_d4__U749.in1"]
        ]
      },
      "aff__U780":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U782":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U785":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U788":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U791":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U794":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U782.in","_U783.out"],
          ["coeff_U785.in","_U786.out"],
          ["coeff_U788.in","_U789.out"],
          ["coeff_U791.in","_U792.out"],
          ["coeff_U794.in","_U795.out"],
          ["mul_d0__U781.out","add_all__U797.in0"],
          ["mul_d1__U784.out","add_all__U797.in1"],
          ["add_all__U798.in0","add_all__U797.out"],
          ["mul_d2__U787.out","add_all__U798.in1"],
          ["add_all__U799.in0","add_all__U798.out"],
          ["mul_d3__U790.out","add_all__U799.in1"],
          ["add_all__U800.in0","add_all__U799.out"],
          ["mul_d4__U793.out","add_all__U800.in1"],
          ["add_all__U801.in0","add_all__U800.out"],
          ["const_term_U796.out","add_all__U801.in1"],
          ["self.out","add_all__U801.out"],
          ["mul_d0__U781.in0","coeff_U782.out"],
          ["mul_d1__U784.in0","coeff_U785.out"],
          ["mul_d2__U787.in0","coeff_U788.out"],
          ["mul_d3__U790.in0","coeff_U791.out"],
          ["mul_d4__U793.in0","coeff_U794.out"],
          ["self.d.0","mul_d0__U781.in1"],
          ["self.d.1","mul_d1__U784.in1"],
          ["self.d.2","mul_d2__U787.in1"],
          ["self.d.3","mul_d3__U790.in1"],
          ["self.d.4","mul_d4__U793.in1"]
        ]
      },
      "aff__U824":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U826":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U829":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U832":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U835":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U838":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U826.in","_U827.out"],
          ["coeff_U829.in","_U830.out"],
          ["coeff_U832.in","_U833.out"],
          ["coeff_U835.in","_U836.out"],
          ["coeff_U838.in","_U839.out"],
          ["mul_d0__U825.out","add_all__U841.in0"],
          ["mul_d1__U828.out","add_all__U841.in1"],
          ["add_all__U842.in0","add_all__U841.out"],
          ["mul_d2__U831.out","add_all__U842.in1"],
          ["add_all__U843.in0","add_all__U842.out"],
          ["mul_d3__U834.out","add_all__U843.in1"],
          ["add_all__U844.in0","add_all__U843.out"],
          ["mul_d4__U837.out","add_all__U844.in1"],
          ["add_all__U845.in0","add_all__U844.out"],
          ["const_term_U840.out","add_all__U845.in1"],
          ["self.out","add_all__U845.out"],
          ["mul_d0__U825.in0","coeff_U826.out"],
          ["mul_d1__U828.in0","coeff_U829.out"],
          ["mul_d2__U831.in0","coeff_U832.out"],
          ["mul_d3__U834.in0","coeff_U835.out"],
          ["mul_d4__U837.in0","coeff_U838.out"],
          ["self.d.0","mul_d0__U825.in1"],
          ["self.d.1","mul_d1__U828.in1"],
          ["self.d.2","mul_d2__U831.in1"],
          ["self.d.3","mul_d3__U834.in1"],
          ["self.d.4","mul_d4__U837.in1"]
        ]
      },
      "aff__U868":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U877":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U870":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U873":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U876":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U879":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U882":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U870.in","_U871.out"],
          ["coeff_U873.in","_U874.out"],
          ["coeff_U876.in","_U877.out"],
          ["coeff_U879.in","_U880.out"],
          ["coeff_U882.in","_U883.out"],
          ["mul_d0__U869.out","add_all__U885.in0"],
          ["mul_d1__U872.out","add_all__U885.in1"],
          ["add_all__U886.in0","add_all__U885.out"],
          ["mul_d2__U875.out","add_all__U886.in1"],
          ["add_all__U887.in0","add_all__U886.out"],
          ["mul_d3__U878.out","add_all__U887.in1"],
          ["add_all__U888.in0","add_all__U887.out"],
          ["mul_d4__U881.out","add_all__U888.in1"],
          ["add_all__U889.in0","add_all__U888.out"],
          ["const_term_U884.out","add_all__U889.in1"],
          ["self.out","add_all__U889.out"],
          ["mul_d0__U869.in0","coeff_U870.out"],
          ["mul_d1__U872.in0","coeff_U873.out"],
          ["mul_d2__U875.in0","coeff_U876.out"],
          ["mul_d3__U878.in0","coeff_U879.out"],
          ["mul_d4__U881.in0","coeff_U882.out"],
          ["self.d.0","mul_d0__U869.in1"],
          ["self.d.1","mul_d1__U872.in1"],
          ["self.d.2","mul_d2__U875.in1"],
          ["self.d.3","mul_d3__U878.in1"],
          ["self.d.4","mul_d4__U881.in1"]
        ]
      },
      "aff__U912":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U914":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U917":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U920":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U923":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U926":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U914.in","_U915.out"],
          ["coeff_U917.in","_U918.out"],
          ["coeff_U920.in","_U921.out"],
          ["coeff_U923.in","_U924.out"],
          ["coeff_U926.in","_U927.out"],
          ["mul_d0__U913.out","add_all__U929.in0"],
          ["mul_d1__U916.out","add_all__U929.in1"],
          ["add_all__U930.in0","add_all__U929.out"],
          ["mul_d2__U919.out","add_all__U930.in1"],
          ["add_all__U931.in0","add_all__U930.out"],
          ["mul_d3__U922.out","add_all__U931.in1"],
          ["add_all__U932.in0","add_all__U931.out"],
          ["mul_d4__U925.out","add_all__U932.in1"],
          ["add_all__U933.in0","add_all__U932.out"],
          ["const_term_U928.out","add_all__U933.in1"],
          ["self.out","add_all__U933.out"],
          ["mul_d0__U913.in0","coeff_U914.out"],
          ["mul_d1__U916.in0","coeff_U917.out"],
          ["mul_d2__U919.in0","coeff_U920.out"],
          ["mul_d3__U922.in0","coeff_U923.out"],
          ["mul_d4__U925.in0","coeff_U926.out"],
          ["self.d.0","mul_d0__U913.in1"],
          ["self.d.1","mul_d1__U916.in1"],
          ["self.d.2","mul_d2__U919.in1"],
          ["self.d.3","mul_d3__U922.in1"],
          ["self.d.4","mul_d4__U925.in1"]
        ]
      },
      "aff__U956":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U959":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U973":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U975":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U976":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U958":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U961":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U964":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U967":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U970":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d6"]}
          },
          "mul_d0__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U958.in","_U959.out"],
          ["coeff_U961.in","_U962.out"],
          ["coeff_U964.in","_U965.out"],
          ["coeff_U967.in","_U968.out"],
          ["coeff_U970.in","_U971.out"],
          ["mul_d0__U957.out","add_all__U973.in0"],
          ["mul_d1__U960.out","add_all__U973.in1"],
          ["add_all__U974.in0","add_all__U973.out"],
          ["mul_d2__U963.out","add_all__U974.in1"],
          ["add_all__U975.in0","add_all__U974.out"],
          ["mul_d3__U966.out","add_all__U975.in1"],
          ["add_all__U976.in0","add_all__U975.out"],
          ["mul_d4__U969.out","add_all__U976.in1"],
          ["add_all__U977.in0","add_all__U976.out"],
          ["const_term_U972.out","add_all__U977.in1"],
          ["self.out","add_all__U977.out"],
          ["mul_d0__U957.in0","coeff_U958.out"],
          ["mul_d1__U960.in0","coeff_U961.out"],
          ["mul_d2__U963.in0","coeff_U964.out"],
          ["mul_d3__U966.in0","coeff_U967.out"],
          ["mul_d4__U969.in0","coeff_U970.out"],
          ["self.d.0","mul_d0__U957.in1"],
          ["self.d.1","mul_d1__U960.in1"],
          ["self.d.2","mul_d2__U963.in1"],
          ["self.d.3","mul_d3__U966.in1"],
          ["self.d.4","mul_d4__U969.in1"]
        ]
      },
      "affine_controller__U1028":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1029"
          },
          "and_all__U1045":{
            "modref":"corebit.and"
          },
          "and_all__U1046":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1047":{
            "modref":"corebit.and"
          },
          "d_0_am__U1048":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1049":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1043.out"],
          ["d_1_inc.in1","_U1043.out"],
          ["d_2_inc.in1","_U1043.out"],
          ["inc_time_value.in0","_U1043.out"],
          ["cmp_time.in1","_U1044.out"],
          ["inc_time_value.in1","_U1044.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1045.in0"],
          ["readyInvert.out","and_all__U1045.in1"],
          ["inc_time_value.sel","and_all__U1045.out"],
          ["cmp_time.out","and_all__U1046.in0"],
          ["self.ready","and_all__U1046.in1"],
          ["d_0_reg.en","and_all__U1046.out"],
          ["d_1_reg.en","and_all__U1046.out"],
          ["d_2_reg.en","and_all__U1046.out"],
          ["self.valid","and_all__U1046.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1047.in0"],
          ["d_1_at_max.out","d_0_am__U1047.in1"],
          ["d_0_am__U1048.in0","d_0_am__U1047.out"],
          ["d_2_at_max.out","d_0_am__U1048.in1"],
          ["d_0_next_value.sel","d_0_am__U1048.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1049.in0"],
          ["d_2_at_max.out","d_1_am__U1049.in1"],
          ["d_1_next_value.sel","d_1_am__U1049.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1057":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1073":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1058"
          },
          "and_all__U1074":{
            "modref":"corebit.and"
          },
          "and_all__U1075":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1076":{
            "modref":"corebit.and"
          },
          "d_0_am__U1077":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1078":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1072.out"],
          ["d_1_inc.in1","_U1072.out"],
          ["d_2_inc.in1","_U1072.out"],
          ["inc_time_value.in0","_U1072.out"],
          ["cmp_time.in1","_U1073.out"],
          ["inc_time_value.in1","_U1073.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1074.in0"],
          ["readyInvert.out","and_all__U1074.in1"],
          ["inc_time_value.sel","and_all__U1074.out"],
          ["cmp_time.out","and_all__U1075.in0"],
          ["self.ready","and_all__U1075.in1"],
          ["d_0_reg.en","and_all__U1075.out"],
          ["d_1_reg.en","and_all__U1075.out"],
          ["d_2_reg.en","and_all__U1075.out"],
          ["self.valid","and_all__U1075.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1076.in0"],
          ["d_1_at_max.out","d_0_am__U1076.in1"],
          ["d_0_am__U1077.in0","d_0_am__U1076.out"],
          ["d_2_at_max.out","d_0_am__U1077.in1"],
          ["d_0_next_value.sel","d_0_am__U1077.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1078.in0"],
          ["d_2_at_max.out","d_1_am__U1078.in1"],
          ["d_1_next_value.sel","d_1_am__U1078.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1086":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1087"
          },
          "and_all__U1103":{
            "modref":"corebit.and"
          },
          "and_all__U1104":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1105":{
            "modref":"corebit.and"
          },
          "d_0_am__U1106":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1107":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1101.out"],
          ["d_1_inc.in1","_U1101.out"],
          ["d_2_inc.in1","_U1101.out"],
          ["inc_time_value.in0","_U1101.out"],
          ["cmp_time.in1","_U1102.out"],
          ["inc_time_value.in1","_U1102.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1103.in0"],
          ["readyInvert.out","and_all__U1103.in1"],
          ["inc_time_value.sel","and_all__U1103.out"],
          ["cmp_time.out","and_all__U1104.in0"],
          ["self.ready","and_all__U1104.in1"],
          ["d_0_reg.en","and_all__U1104.out"],
          ["d_1_reg.en","and_all__U1104.out"],
          ["d_2_reg.en","and_all__U1104.out"],
          ["self.valid","and_all__U1104.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1105.in0"],
          ["d_1_at_max.out","d_0_am__U1105.in1"],
          ["d_0_am__U1106.in0","d_0_am__U1105.out"],
          ["d_2_at_max.out","d_0_am__U1106.in1"],
          ["d_0_next_value.sel","d_0_am__U1106.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1107.in0"],
          ["d_2_at_max.out","d_1_am__U1107.in1"],
          ["d_1_next_value.sel","d_1_am__U1107.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1115":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1116"
          },
          "and_all__U1132":{
            "modref":"corebit.and"
          },
          "and_all__U1133":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1134":{
            "modref":"corebit.and"
          },
          "d_0_am__U1135":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1136":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1130.out"],
          ["d_1_inc.in1","_U1130.out"],
          ["d_2_inc.in1","_U1130.out"],
          ["inc_time_value.in0","_U1130.out"],
          ["cmp_time.in1","_U1131.out"],
          ["inc_time_value.in1","_U1131.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1132.in0"],
          ["readyInvert.out","and_all__U1132.in1"],
          ["inc_time_value.sel","and_all__U1132.out"],
          ["cmp_time.out","and_all__U1133.in0"],
          ["self.ready","and_all__U1133.in1"],
          ["d_0_reg.en","and_all__U1133.out"],
          ["d_1_reg.en","and_all__U1133.out"],
          ["d_2_reg.en","and_all__U1133.out"],
          ["self.valid","and_all__U1133.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1134.in0"],
          ["d_1_at_max.out","d_0_am__U1134.in1"],
          ["d_0_am__U1135.in0","d_0_am__U1134.out"],
          ["d_2_at_max.out","d_0_am__U1135.in1"],
          ["d_0_next_value.sel","d_0_am__U1135.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1136.in0"],
          ["d_2_at_max.out","d_1_am__U1136.in1"],
          ["d_1_next_value.sel","d_1_am__U1136.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1144":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1145"
          },
          "and_all__U1161":{
            "modref":"corebit.and"
          },
          "and_all__U1162":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1163":{
            "modref":"corebit.and"
          },
          "d_0_am__U1164":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1165":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1159.out"],
          ["d_1_inc.in1","_U1159.out"],
          ["d_2_inc.in1","_U1159.out"],
          ["inc_time_value.in0","_U1159.out"],
          ["cmp_time.in1","_U1160.out"],
          ["inc_time_value.in1","_U1160.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1161.in0"],
          ["readyInvert.out","and_all__U1161.in1"],
          ["inc_time_value.sel","and_all__U1161.out"],
          ["cmp_time.out","and_all__U1162.in0"],
          ["self.ready","and_all__U1162.in1"],
          ["d_0_reg.en","and_all__U1162.out"],
          ["d_1_reg.en","and_all__U1162.out"],
          ["d_2_reg.en","and_all__U1162.out"],
          ["self.valid","and_all__U1162.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1163.in0"],
          ["d_1_at_max.out","d_0_am__U1163.in1"],
          ["d_0_am__U1164.in0","d_0_am__U1163.out"],
          ["d_2_at_max.out","d_0_am__U1164.in1"],
          ["d_0_next_value.sel","d_0_am__U1164.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1165.in0"],
          ["d_2_at_max.out","d_1_am__U1165.in1"],
          ["d_1_next_value.sel","d_1_am__U1165.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1173":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1174"
          },
          "and_all__U1190":{
            "modref":"corebit.and"
          },
          "and_all__U1191":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1192":{
            "modref":"corebit.and"
          },
          "d_0_am__U1193":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1194":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1188.out"],
          ["d_1_inc.in1","_U1188.out"],
          ["d_2_inc.in1","_U1188.out"],
          ["inc_time_value.in0","_U1188.out"],
          ["cmp_time.in1","_U1189.out"],
          ["inc_time_value.in1","_U1189.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1190.in0"],
          ["readyInvert.out","and_all__U1190.in1"],
          ["inc_time_value.sel","and_all__U1190.out"],
          ["cmp_time.out","and_all__U1191.in0"],
          ["self.ready","and_all__U1191.in1"],
          ["d_0_reg.en","and_all__U1191.out"],
          ["d_1_reg.en","and_all__U1191.out"],
          ["d_2_reg.en","and_all__U1191.out"],
          ["self.valid","and_all__U1191.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1192.in0"],
          ["d_1_at_max.out","d_0_am__U1192.in1"],
          ["d_0_am__U1193.in0","d_0_am__U1192.out"],
          ["d_2_at_max.out","d_0_am__U1193.in1"],
          ["d_0_next_value.sel","d_0_am__U1193.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1194.in0"],
          ["d_2_at_max.out","d_1_am__U1194.in1"],
          ["d_1_next_value.sel","d_1_am__U1194.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1202":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1203"
          },
          "and_all__U1219":{
            "modref":"corebit.and"
          },
          "and_all__U1220":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1221":{
            "modref":"corebit.and"
          },
          "d_0_am__U1222":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1223":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1217.out"],
          ["d_1_inc.in1","_U1217.out"],
          ["d_2_inc.in1","_U1217.out"],
          ["inc_time_value.in0","_U1217.out"],
          ["cmp_time.in1","_U1218.out"],
          ["inc_time_value.in1","_U1218.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1219.in0"],
          ["readyInvert.out","and_all__U1219.in1"],
          ["inc_time_value.sel","and_all__U1219.out"],
          ["cmp_time.out","and_all__U1220.in0"],
          ["self.ready","and_all__U1220.in1"],
          ["d_0_reg.en","and_all__U1220.out"],
          ["d_1_reg.en","and_all__U1220.out"],
          ["d_2_reg.en","and_all__U1220.out"],
          ["self.valid","and_all__U1220.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1221.in0"],
          ["d_1_at_max.out","d_0_am__U1221.in1"],
          ["d_0_am__U1222.in0","d_0_am__U1221.out"],
          ["d_2_at_max.out","d_0_am__U1222.in1"],
          ["d_0_next_value.sel","d_0_am__U1222.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1223.in0"],
          ["d_2_at_max.out","d_1_am__U1223.in1"],
          ["d_1_next_value.sel","d_1_am__U1223.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U139":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U140"
          },
          "and_all__U156":{
            "modref":"corebit.and"
          },
          "and_all__U157":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U158":{
            "modref":"corebit.and"
          },
          "d_0_am__U159":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U160":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U154.out"],
          ["d_1_inc.in1","_U154.out"],
          ["d_2_inc.in1","_U154.out"],
          ["inc_time_value.in0","_U154.out"],
          ["cmp_time.in1","_U155.out"],
          ["inc_time_value.in1","_U155.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U156.in0"],
          ["readyInvert.out","and_all__U156.in1"],
          ["inc_time_value.sel","and_all__U156.out"],
          ["cmp_time.out","and_all__U157.in0"],
          ["self.ready","and_all__U157.in1"],
          ["d_0_reg.en","and_all__U157.out"],
          ["d_1_reg.en","and_all__U157.out"],
          ["d_2_reg.en","and_all__U157.out"],
          ["self.valid","and_all__U157.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U158.in0"],
          ["d_1_at_max.out","d_0_am__U158.in1"],
          ["d_0_am__U159.in0","d_0_am__U158.out"],
          ["d_2_at_max.out","d_0_am__U159.in1"],
          ["d_0_next_value.sel","d_0_am__U159.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U160.in0"],
          ["d_2_at_max.out","d_1_am__U160.in1"],
          ["d_1_next_value.sel","d_1_am__U160.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U168":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U169"
          },
          "and_all__U185":{
            "modref":"corebit.and"
          },
          "and_all__U186":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U187":{
            "modref":"corebit.and"
          },
          "d_0_am__U188":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U189":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U183.out"],
          ["d_1_inc.in1","_U183.out"],
          ["d_2_inc.in1","_U183.out"],
          ["inc_time_value.in0","_U183.out"],
          ["cmp_time.in1","_U184.out"],
          ["inc_time_value.in1","_U184.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U185.in0"],
          ["readyInvert.out","and_all__U185.in1"],
          ["inc_time_value.sel","and_all__U185.out"],
          ["cmp_time.out","and_all__U186.in0"],
          ["self.ready","and_all__U186.in1"],
          ["d_0_reg.en","and_all__U186.out"],
          ["d_1_reg.en","and_all__U186.out"],
          ["d_2_reg.en","and_all__U186.out"],
          ["self.valid","and_all__U186.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U187.in0"],
          ["d_1_at_max.out","d_0_am__U187.in1"],
          ["d_0_am__U188.in0","d_0_am__U187.out"],
          ["d_2_at_max.out","d_0_am__U188.in1"],
          ["d_0_next_value.sel","d_0_am__U188.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U189.in0"],
          ["d_2_at_max.out","d_1_am__U189.in1"],
          ["d_1_next_value.sel","d_1_am__U189.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1791":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1792"
          },
          "and_all__U1816":{
            "modref":"corebit.and"
          },
          "and_all__U1817":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1818":{
            "modref":"corebit.and"
          },
          "d_0_am__U1819":{
            "modref":"corebit.and"
          },
          "d_0_am__U1820":{
            "modref":"corebit.and"
          },
          "d_0_am__U1821":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1822":{
            "modref":"corebit.and"
          },
          "d_1_am__U1823":{
            "modref":"corebit.and"
          },
          "d_1_am__U1824":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1825":{
            "modref":"corebit.and"
          },
          "d_2_am__U1826":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1827":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1814.out"],
          ["d_1_inc.in1","_U1814.out"],
          ["d_2_inc.in1","_U1814.out"],
          ["d_3_inc.in1","_U1814.out"],
          ["d_4_inc.in1","_U1814.out"],
          ["inc_time_value.in0","_U1814.out"],
          ["cmp_time.in1","_U1815.out"],
          ["inc_time_value.in1","_U1815.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1816.in0"],
          ["readyInvert.out","and_all__U1816.in1"],
          ["inc_time_value.sel","and_all__U1816.out"],
          ["cmp_time.out","and_all__U1817.in0"],
          ["self.ready","and_all__U1817.in1"],
          ["d_0_reg.en","and_all__U1817.out"],
          ["d_1_reg.en","and_all__U1817.out"],
          ["d_2_reg.en","and_all__U1817.out"],
          ["d_3_reg.en","and_all__U1817.out"],
          ["d_4_reg.en","and_all__U1817.out"],
          ["self.valid","and_all__U1817.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1818.in0"],
          ["d_1_at_max.out","d_0_am__U1818.in1"],
          ["d_0_am__U1819.in0","d_0_am__U1818.out"],
          ["d_2_at_max.out","d_0_am__U1819.in1"],
          ["d_0_am__U1820.in0","d_0_am__U1819.out"],
          ["d_3_at_max.out","d_0_am__U1820.in1"],
          ["d_0_am__U1821.in0","d_0_am__U1820.out"],
          ["d_4_at_max.out","d_0_am__U1821.in1"],
          ["d_0_next_value.sel","d_0_am__U1821.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1822.in0"],
          ["d_2_at_max.out","d_1_am__U1822.in1"],
          ["d_1_am__U1823.in0","d_1_am__U1822.out"],
          ["d_3_at_max.out","d_1_am__U1823.in1"],
          ["d_1_am__U1824.in0","d_1_am__U1823.out"],
          ["d_4_at_max.out","d_1_am__U1824.in1"],
          ["d_1_next_value.sel","d_1_am__U1824.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1825.in0"],
          ["d_3_at_max.out","d_2_am__U1825.in1"],
          ["d_2_am__U1826.in0","d_2_am__U1825.out"],
          ["d_4_at_max.out","d_2_am__U1826.in1"],
          ["d_2_next_value.sel","d_2_am__U1826.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1827.in0"],
          ["d_4_at_max.out","d_3_am__U1827.in1"],
          ["d_3_next_value.sel","d_3_am__U1827.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1852":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1875":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1853"
          },
          "and_all__U1877":{
            "modref":"corebit.and"
          },
          "and_all__U1878":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1879":{
            "modref":"corebit.and"
          },
          "d_0_am__U1880":{
            "modref":"corebit.and"
          },
          "d_0_am__U1881":{
            "modref":"corebit.and"
          },
          "d_0_am__U1882":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1883":{
            "modref":"corebit.and"
          },
          "d_1_am__U1884":{
            "modref":"corebit.and"
          },
          "d_1_am__U1885":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1886":{
            "modref":"corebit.and"
          },
          "d_2_am__U1887":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1888":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1875.out"],
          ["d_1_inc.in1","_U1875.out"],
          ["d_2_inc.in1","_U1875.out"],
          ["d_3_inc.in1","_U1875.out"],
          ["d_4_inc.in1","_U1875.out"],
          ["inc_time_value.in0","_U1875.out"],
          ["cmp_time.in1","_U1876.out"],
          ["inc_time_value.in1","_U1876.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1877.in0"],
          ["readyInvert.out","and_all__U1877.in1"],
          ["inc_time_value.sel","and_all__U1877.out"],
          ["cmp_time.out","and_all__U1878.in0"],
          ["self.ready","and_all__U1878.in1"],
          ["d_0_reg.en","and_all__U1878.out"],
          ["d_1_reg.en","and_all__U1878.out"],
          ["d_2_reg.en","and_all__U1878.out"],
          ["d_3_reg.en","and_all__U1878.out"],
          ["d_4_reg.en","and_all__U1878.out"],
          ["self.valid","and_all__U1878.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1879.in0"],
          ["d_1_at_max.out","d_0_am__U1879.in1"],
          ["d_0_am__U1880.in0","d_0_am__U1879.out"],
          ["d_2_at_max.out","d_0_am__U1880.in1"],
          ["d_0_am__U1881.in0","d_0_am__U1880.out"],
          ["d_3_at_max.out","d_0_am__U1881.in1"],
          ["d_0_am__U1882.in0","d_0_am__U1881.out"],
          ["d_4_at_max.out","d_0_am__U1882.in1"],
          ["d_0_next_value.sel","d_0_am__U1882.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1883.in0"],
          ["d_2_at_max.out","d_1_am__U1883.in1"],
          ["d_1_am__U1884.in0","d_1_am__U1883.out"],
          ["d_3_at_max.out","d_1_am__U1884.in1"],
          ["d_1_am__U1885.in0","d_1_am__U1884.out"],
          ["d_4_at_max.out","d_1_am__U1885.in1"],
          ["d_1_next_value.sel","d_1_am__U1885.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1886.in0"],
          ["d_3_at_max.out","d_2_am__U1886.in1"],
          ["d_2_am__U1887.in0","d_2_am__U1886.out"],
          ["d_4_at_max.out","d_2_am__U1887.in1"],
          ["d_2_next_value.sel","d_2_am__U1887.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1888.in0"],
          ["d_4_at_max.out","d_3_am__U1888.in1"],
          ["d_3_next_value.sel","d_3_am__U1888.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1913":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1914"
          },
          "and_all__U1938":{
            "modref":"corebit.and"
          },
          "and_all__U1939":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1940":{
            "modref":"corebit.and"
          },
          "d_0_am__U1941":{
            "modref":"corebit.and"
          },
          "d_0_am__U1942":{
            "modref":"corebit.and"
          },
          "d_0_am__U1943":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1944":{
            "modref":"corebit.and"
          },
          "d_1_am__U1945":{
            "modref":"corebit.and"
          },
          "d_1_am__U1946":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1947":{
            "modref":"corebit.and"
          },
          "d_2_am__U1948":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1949":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1936.out"],
          ["d_1_inc.in1","_U1936.out"],
          ["d_2_inc.in1","_U1936.out"],
          ["d_3_inc.in1","_U1936.out"],
          ["d_4_inc.in1","_U1936.out"],
          ["inc_time_value.in0","_U1936.out"],
          ["cmp_time.in1","_U1937.out"],
          ["inc_time_value.in1","_U1937.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1938.in0"],
          ["readyInvert.out","and_all__U1938.in1"],
          ["inc_time_value.sel","and_all__U1938.out"],
          ["cmp_time.out","and_all__U1939.in0"],
          ["self.ready","and_all__U1939.in1"],
          ["d_0_reg.en","and_all__U1939.out"],
          ["d_1_reg.en","and_all__U1939.out"],
          ["d_2_reg.en","and_all__U1939.out"],
          ["d_3_reg.en","and_all__U1939.out"],
          ["d_4_reg.en","and_all__U1939.out"],
          ["self.valid","and_all__U1939.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1940.in0"],
          ["d_1_at_max.out","d_0_am__U1940.in1"],
          ["d_0_am__U1941.in0","d_0_am__U1940.out"],
          ["d_2_at_max.out","d_0_am__U1941.in1"],
          ["d_0_am__U1942.in0","d_0_am__U1941.out"],
          ["d_3_at_max.out","d_0_am__U1942.in1"],
          ["d_0_am__U1943.in0","d_0_am__U1942.out"],
          ["d_4_at_max.out","d_0_am__U1943.in1"],
          ["d_0_next_value.sel","d_0_am__U1943.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1944.in0"],
          ["d_2_at_max.out","d_1_am__U1944.in1"],
          ["d_1_am__U1945.in0","d_1_am__U1944.out"],
          ["d_3_at_max.out","d_1_am__U1945.in1"],
          ["d_1_am__U1946.in0","d_1_am__U1945.out"],
          ["d_4_at_max.out","d_1_am__U1946.in1"],
          ["d_1_next_value.sel","d_1_am__U1946.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1947.in0"],
          ["d_3_at_max.out","d_2_am__U1947.in1"],
          ["d_2_am__U1948.in0","d_2_am__U1947.out"],
          ["d_4_at_max.out","d_2_am__U1948.in1"],
          ["d_2_next_value.sel","d_2_am__U1948.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1949.in0"],
          ["d_4_at_max.out","d_3_am__U1949.in1"],
          ["d_3_next_value.sel","d_3_am__U1949.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U197":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U198"
          },
          "and_all__U214":{
            "modref":"corebit.and"
          },
          "and_all__U215":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U216":{
            "modref":"corebit.and"
          },
          "d_0_am__U217":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U218":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U212.out"],
          ["d_1_inc.in1","_U212.out"],
          ["d_2_inc.in1","_U212.out"],
          ["inc_time_value.in0","_U212.out"],
          ["cmp_time.in1","_U213.out"],
          ["inc_time_value.in1","_U213.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U214.in0"],
          ["readyInvert.out","and_all__U214.in1"],
          ["inc_time_value.sel","and_all__U214.out"],
          ["cmp_time.out","and_all__U215.in0"],
          ["self.ready","and_all__U215.in1"],
          ["d_0_reg.en","and_all__U215.out"],
          ["d_1_reg.en","and_all__U215.out"],
          ["d_2_reg.en","and_all__U215.out"],
          ["self.valid","and_all__U215.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U216.in0"],
          ["d_1_at_max.out","d_0_am__U216.in1"],
          ["d_0_am__U217.in0","d_0_am__U216.out"],
          ["d_2_at_max.out","d_0_am__U217.in1"],
          ["d_0_next_value.sel","d_0_am__U217.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U218.in0"],
          ["d_2_at_max.out","d_1_am__U218.in1"],
          ["d_1_next_value.sel","d_1_am__U218.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1974":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1975"
          },
          "and_all__U1999":{
            "modref":"corebit.and"
          },
          "and_all__U2000":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U2001":{
            "modref":"corebit.and"
          },
          "d_0_am__U2002":{
            "modref":"corebit.and"
          },
          "d_0_am__U2003":{
            "modref":"corebit.and"
          },
          "d_0_am__U2004":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U2005":{
            "modref":"corebit.and"
          },
          "d_1_am__U2006":{
            "modref":"corebit.and"
          },
          "d_1_am__U2007":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U2008":{
            "modref":"corebit.and"
          },
          "d_2_am__U2009":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U2010":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1997.out"],
          ["d_1_inc.in1","_U1997.out"],
          ["d_2_inc.in1","_U1997.out"],
          ["d_3_inc.in1","_U1997.out"],
          ["d_4_inc.in1","_U1997.out"],
          ["inc_time_value.in0","_U1997.out"],
          ["cmp_time.in1","_U1998.out"],
          ["inc_time_value.in1","_U1998.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1999.in0"],
          ["readyInvert.out","and_all__U1999.in1"],
          ["inc_time_value.sel","and_all__U1999.out"],
          ["cmp_time.out","and_all__U2000.in0"],
          ["self.ready","and_all__U2000.in1"],
          ["d_0_reg.en","and_all__U2000.out"],
          ["d_1_reg.en","and_all__U2000.out"],
          ["d_2_reg.en","and_all__U2000.out"],
          ["d_3_reg.en","and_all__U2000.out"],
          ["d_4_reg.en","and_all__U2000.out"],
          ["self.valid","and_all__U2000.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U2001.in0"],
          ["d_1_at_max.out","d_0_am__U2001.in1"],
          ["d_0_am__U2002.in0","d_0_am__U2001.out"],
          ["d_2_at_max.out","d_0_am__U2002.in1"],
          ["d_0_am__U2003.in0","d_0_am__U2002.out"],
          ["d_3_at_max.out","d_0_am__U2003.in1"],
          ["d_0_am__U2004.in0","d_0_am__U2003.out"],
          ["d_4_at_max.out","d_0_am__U2004.in1"],
          ["d_0_next_value.sel","d_0_am__U2004.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2005.in0"],
          ["d_2_at_max.out","d_1_am__U2005.in1"],
          ["d_1_am__U2006.in0","d_1_am__U2005.out"],
          ["d_3_at_max.out","d_1_am__U2006.in1"],
          ["d_1_am__U2007.in0","d_1_am__U2006.out"],
          ["d_4_at_max.out","d_1_am__U2007.in1"],
          ["d_1_next_value.sel","d_1_am__U2007.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2008.in0"],
          ["d_3_at_max.out","d_2_am__U2008.in1"],
          ["d_2_am__U2009.in0","d_2_am__U2008.out"],
          ["d_4_at_max.out","d_2_am__U2009.in1"],
          ["d_2_next_value.sel","d_2_am__U2009.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2010.in0"],
          ["d_4_at_max.out","d_3_am__U2010.in1"],
          ["d_3_next_value.sel","d_3_am__U2010.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U2035":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U2058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2059":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2036"
          },
          "and_all__U2060":{
            "modref":"corebit.and"
          },
          "and_all__U2061":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U2062":{
            "modref":"corebit.and"
          },
          "d_0_am__U2063":{
            "modref":"corebit.and"
          },
          "d_0_am__U2064":{
            "modref":"corebit.and"
          },
          "d_0_am__U2065":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U2066":{
            "modref":"corebit.and"
          },
          "d_1_am__U2067":{
            "modref":"corebit.and"
          },
          "d_1_am__U2068":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U2069":{
            "modref":"corebit.and"
          },
          "d_2_am__U2070":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U2071":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2058.out"],
          ["d_1_inc.in1","_U2058.out"],
          ["d_2_inc.in1","_U2058.out"],
          ["d_3_inc.in1","_U2058.out"],
          ["d_4_inc.in1","_U2058.out"],
          ["inc_time_value.in0","_U2058.out"],
          ["cmp_time.in1","_U2059.out"],
          ["inc_time_value.in1","_U2059.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U2060.in0"],
          ["readyInvert.out","and_all__U2060.in1"],
          ["inc_time_value.sel","and_all__U2060.out"],
          ["cmp_time.out","and_all__U2061.in0"],
          ["self.ready","and_all__U2061.in1"],
          ["d_0_reg.en","and_all__U2061.out"],
          ["d_1_reg.en","and_all__U2061.out"],
          ["d_2_reg.en","and_all__U2061.out"],
          ["d_3_reg.en","and_all__U2061.out"],
          ["d_4_reg.en","and_all__U2061.out"],
          ["self.valid","and_all__U2061.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U2062.in0"],
          ["d_1_at_max.out","d_0_am__U2062.in1"],
          ["d_0_am__U2063.in0","d_0_am__U2062.out"],
          ["d_2_at_max.out","d_0_am__U2063.in1"],
          ["d_0_am__U2064.in0","d_0_am__U2063.out"],
          ["d_3_at_max.out","d_0_am__U2064.in1"],
          ["d_0_am__U2065.in0","d_0_am__U2064.out"],
          ["d_4_at_max.out","d_0_am__U2065.in1"],
          ["d_0_next_value.sel","d_0_am__U2065.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2066.in0"],
          ["d_2_at_max.out","d_1_am__U2066.in1"],
          ["d_1_am__U2067.in0","d_1_am__U2066.out"],
          ["d_3_at_max.out","d_1_am__U2067.in1"],
          ["d_1_am__U2068.in0","d_1_am__U2067.out"],
          ["d_4_at_max.out","d_1_am__U2068.in1"],
          ["d_1_next_value.sel","d_1_am__U2068.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2069.in0"],
          ["d_3_at_max.out","d_2_am__U2069.in1"],
          ["d_2_am__U2070.in0","d_2_am__U2069.out"],
          ["d_4_at_max.out","d_2_am__U2070.in1"],
          ["d_2_next_value.sel","d_2_am__U2070.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2071.in0"],
          ["d_4_at_max.out","d_3_am__U2071.in1"],
          ["d_3_next_value.sel","d_3_am__U2071.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U2096":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U2119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2097"
          },
          "and_all__U2121":{
            "modref":"corebit.and"
          },
          "and_all__U2122":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U2123":{
            "modref":"corebit.and"
          },
          "d_0_am__U2124":{
            "modref":"corebit.and"
          },
          "d_0_am__U2125":{
            "modref":"corebit.and"
          },
          "d_0_am__U2126":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U2127":{
            "modref":"corebit.and"
          },
          "d_1_am__U2128":{
            "modref":"corebit.and"
          },
          "d_1_am__U2129":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U2130":{
            "modref":"corebit.and"
          },
          "d_2_am__U2131":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U2132":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2119.out"],
          ["d_1_inc.in1","_U2119.out"],
          ["d_2_inc.in1","_U2119.out"],
          ["d_3_inc.in1","_U2119.out"],
          ["d_4_inc.in1","_U2119.out"],
          ["inc_time_value.in0","_U2119.out"],
          ["cmp_time.in1","_U2120.out"],
          ["inc_time_value.in1","_U2120.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U2121.in0"],
          ["readyInvert.out","and_all__U2121.in1"],
          ["inc_time_value.sel","and_all__U2121.out"],
          ["cmp_time.out","and_all__U2122.in0"],
          ["self.ready","and_all__U2122.in1"],
          ["d_0_reg.en","and_all__U2122.out"],
          ["d_1_reg.en","and_all__U2122.out"],
          ["d_2_reg.en","and_all__U2122.out"],
          ["d_3_reg.en","and_all__U2122.out"],
          ["d_4_reg.en","and_all__U2122.out"],
          ["self.valid","and_all__U2122.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U2123.in0"],
          ["d_1_at_max.out","d_0_am__U2123.in1"],
          ["d_0_am__U2124.in0","d_0_am__U2123.out"],
          ["d_2_at_max.out","d_0_am__U2124.in1"],
          ["d_0_am__U2125.in0","d_0_am__U2124.out"],
          ["d_3_at_max.out","d_0_am__U2125.in1"],
          ["d_0_am__U2126.in0","d_0_am__U2125.out"],
          ["d_4_at_max.out","d_0_am__U2126.in1"],
          ["d_0_next_value.sel","d_0_am__U2126.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2127.in0"],
          ["d_2_at_max.out","d_1_am__U2127.in1"],
          ["d_1_am__U2128.in0","d_1_am__U2127.out"],
          ["d_3_at_max.out","d_1_am__U2128.in1"],
          ["d_1_am__U2129.in0","d_1_am__U2128.out"],
          ["d_4_at_max.out","d_1_am__U2129.in1"],
          ["d_1_next_value.sel","d_1_am__U2129.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2130.in0"],
          ["d_3_at_max.out","d_2_am__U2130.in1"],
          ["d_2_am__U2131.in0","d_2_am__U2130.out"],
          ["d_4_at_max.out","d_2_am__U2131.in1"],
          ["d_2_next_value.sel","d_2_am__U2131.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2132.in0"],
          ["d_4_at_max.out","d_3_am__U2132.in1"],
          ["d_3_next_value.sel","d_3_am__U2132.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U2157":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U2180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2158"
          },
          "and_all__U2182":{
            "modref":"corebit.and"
          },
          "and_all__U2183":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U2184":{
            "modref":"corebit.and"
          },
          "d_0_am__U2185":{
            "modref":"corebit.and"
          },
          "d_0_am__U2186":{
            "modref":"corebit.and"
          },
          "d_0_am__U2187":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U2188":{
            "modref":"corebit.and"
          },
          "d_1_am__U2189":{
            "modref":"corebit.and"
          },
          "d_1_am__U2190":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U2191":{
            "modref":"corebit.and"
          },
          "d_2_am__U2192":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U2193":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2180.out"],
          ["d_1_inc.in1","_U2180.out"],
          ["d_2_inc.in1","_U2180.out"],
          ["d_3_inc.in1","_U2180.out"],
          ["d_4_inc.in1","_U2180.out"],
          ["inc_time_value.in0","_U2180.out"],
          ["cmp_time.in1","_U2181.out"],
          ["inc_time_value.in1","_U2181.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U2182.in0"],
          ["readyInvert.out","and_all__U2182.in1"],
          ["inc_time_value.sel","and_all__U2182.out"],
          ["cmp_time.out","and_all__U2183.in0"],
          ["self.ready","and_all__U2183.in1"],
          ["d_0_reg.en","and_all__U2183.out"],
          ["d_1_reg.en","and_all__U2183.out"],
          ["d_2_reg.en","and_all__U2183.out"],
          ["d_3_reg.en","and_all__U2183.out"],
          ["d_4_reg.en","and_all__U2183.out"],
          ["self.valid","and_all__U2183.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U2184.in0"],
          ["d_1_at_max.out","d_0_am__U2184.in1"],
          ["d_0_am__U2185.in0","d_0_am__U2184.out"],
          ["d_2_at_max.out","d_0_am__U2185.in1"],
          ["d_0_am__U2186.in0","d_0_am__U2185.out"],
          ["d_3_at_max.out","d_0_am__U2186.in1"],
          ["d_0_am__U2187.in0","d_0_am__U2186.out"],
          ["d_4_at_max.out","d_0_am__U2187.in1"],
          ["d_0_next_value.sel","d_0_am__U2187.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2188.in0"],
          ["d_2_at_max.out","d_1_am__U2188.in1"],
          ["d_1_am__U2189.in0","d_1_am__U2188.out"],
          ["d_3_at_max.out","d_1_am__U2189.in1"],
          ["d_1_am__U2190.in0","d_1_am__U2189.out"],
          ["d_4_at_max.out","d_1_am__U2190.in1"],
          ["d_1_next_value.sel","d_1_am__U2190.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2191.in0"],
          ["d_3_at_max.out","d_2_am__U2191.in1"],
          ["d_2_am__U2192.in0","d_2_am__U2191.out"],
          ["d_4_at_max.out","d_2_am__U2192.in1"],
          ["d_2_next_value.sel","d_2_am__U2192.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2193.in0"],
          ["d_4_at_max.out","d_3_am__U2193.in1"],
          ["d_3_next_value.sel","d_3_am__U2193.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U2218":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U2241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2219"
          },
          "and_all__U2243":{
            "modref":"corebit.and"
          },
          "and_all__U2244":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U2245":{
            "modref":"corebit.and"
          },
          "d_0_am__U2246":{
            "modref":"corebit.and"
          },
          "d_0_am__U2247":{
            "modref":"corebit.and"
          },
          "d_0_am__U2248":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U2249":{
            "modref":"corebit.and"
          },
          "d_1_am__U2250":{
            "modref":"corebit.and"
          },
          "d_1_am__U2251":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U2252":{
            "modref":"corebit.and"
          },
          "d_2_am__U2253":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U2254":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2241.out"],
          ["d_1_inc.in1","_U2241.out"],
          ["d_2_inc.in1","_U2241.out"],
          ["d_3_inc.in1","_U2241.out"],
          ["d_4_inc.in1","_U2241.out"],
          ["inc_time_value.in0","_U2241.out"],
          ["cmp_time.in1","_U2242.out"],
          ["inc_time_value.in1","_U2242.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U2243.in0"],
          ["readyInvert.out","and_all__U2243.in1"],
          ["inc_time_value.sel","and_all__U2243.out"],
          ["cmp_time.out","and_all__U2244.in0"],
          ["self.ready","and_all__U2244.in1"],
          ["d_0_reg.en","and_all__U2244.out"],
          ["d_1_reg.en","and_all__U2244.out"],
          ["d_2_reg.en","and_all__U2244.out"],
          ["d_3_reg.en","and_all__U2244.out"],
          ["d_4_reg.en","and_all__U2244.out"],
          ["self.valid","and_all__U2244.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U2245.in0"],
          ["d_1_at_max.out","d_0_am__U2245.in1"],
          ["d_0_am__U2246.in0","d_0_am__U2245.out"],
          ["d_2_at_max.out","d_0_am__U2246.in1"],
          ["d_0_am__U2247.in0","d_0_am__U2246.out"],
          ["d_3_at_max.out","d_0_am__U2247.in1"],
          ["d_0_am__U2248.in0","d_0_am__U2247.out"],
          ["d_4_at_max.out","d_0_am__U2248.in1"],
          ["d_0_next_value.sel","d_0_am__U2248.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2249.in0"],
          ["d_2_at_max.out","d_1_am__U2249.in1"],
          ["d_1_am__U2250.in0","d_1_am__U2249.out"],
          ["d_3_at_max.out","d_1_am__U2250.in1"],
          ["d_1_am__U2251.in0","d_1_am__U2250.out"],
          ["d_4_at_max.out","d_1_am__U2251.in1"],
          ["d_1_next_value.sel","d_1_am__U2251.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2252.in0"],
          ["d_3_at_max.out","d_2_am__U2252.in1"],
          ["d_2_am__U2253.in0","d_2_am__U2252.out"],
          ["d_4_at_max.out","d_2_am__U2253.in1"],
          ["d_2_next_value.sel","d_2_am__U2253.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2254.in0"],
          ["d_4_at_max.out","d_3_am__U2254.in1"],
          ["d_3_next_value.sel","d_3_am__U2254.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U226":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U227"
          },
          "and_all__U243":{
            "modref":"corebit.and"
          },
          "and_all__U244":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U245":{
            "modref":"corebit.and"
          },
          "d_0_am__U246":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U247":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U241.out"],
          ["d_1_inc.in1","_U241.out"],
          ["d_2_inc.in1","_U241.out"],
          ["inc_time_value.in0","_U241.out"],
          ["cmp_time.in1","_U242.out"],
          ["inc_time_value.in1","_U242.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U243.in0"],
          ["readyInvert.out","and_all__U243.in1"],
          ["inc_time_value.sel","and_all__U243.out"],
          ["cmp_time.out","and_all__U244.in0"],
          ["self.ready","and_all__U244.in1"],
          ["d_0_reg.en","and_all__U244.out"],
          ["d_1_reg.en","and_all__U244.out"],
          ["d_2_reg.en","and_all__U244.out"],
          ["self.valid","and_all__U244.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U245.in0"],
          ["d_1_at_max.out","d_0_am__U245.in1"],
          ["d_0_am__U246.in0","d_0_am__U245.out"],
          ["d_2_at_max.out","d_0_am__U246.in1"],
          ["d_0_next_value.sel","d_0_am__U246.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U247.in0"],
          ["d_2_at_max.out","d_1_am__U247.in1"],
          ["d_1_next_value.sel","d_1_am__U247.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U255":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U256"
          },
          "and_all__U272":{
            "modref":"corebit.and"
          },
          "and_all__U273":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U274":{
            "modref":"corebit.and"
          },
          "d_0_am__U275":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U276":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U270.out"],
          ["d_1_inc.in1","_U270.out"],
          ["d_2_inc.in1","_U270.out"],
          ["inc_time_value.in0","_U270.out"],
          ["cmp_time.in1","_U271.out"],
          ["inc_time_value.in1","_U271.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U272.in0"],
          ["readyInvert.out","and_all__U272.in1"],
          ["inc_time_value.sel","and_all__U272.out"],
          ["cmp_time.out","and_all__U273.in0"],
          ["self.ready","and_all__U273.in1"],
          ["d_0_reg.en","and_all__U273.out"],
          ["d_1_reg.en","and_all__U273.out"],
          ["d_2_reg.en","and_all__U273.out"],
          ["self.valid","and_all__U273.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U274.in0"],
          ["d_1_at_max.out","d_0_am__U274.in1"],
          ["d_0_am__U275.in0","d_0_am__U274.out"],
          ["d_2_at_max.out","d_0_am__U275.in1"],
          ["d_0_next_value.sel","d_0_am__U275.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U276.in0"],
          ["d_2_at_max.out","d_1_am__U276.in1"],
          ["d_1_next_value.sel","d_1_am__U276.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U284":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U285"
          },
          "and_all__U301":{
            "modref":"corebit.and"
          },
          "and_all__U302":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U303":{
            "modref":"corebit.and"
          },
          "d_0_am__U304":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U305":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U299.out"],
          ["d_1_inc.in1","_U299.out"],
          ["d_2_inc.in1","_U299.out"],
          ["inc_time_value.in0","_U299.out"],
          ["cmp_time.in1","_U300.out"],
          ["inc_time_value.in1","_U300.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U301.in0"],
          ["readyInvert.out","and_all__U301.in1"],
          ["inc_time_value.sel","and_all__U301.out"],
          ["cmp_time.out","and_all__U302.in0"],
          ["self.ready","and_all__U302.in1"],
          ["d_0_reg.en","and_all__U302.out"],
          ["d_1_reg.en","and_all__U302.out"],
          ["d_2_reg.en","and_all__U302.out"],
          ["self.valid","and_all__U302.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U303.in0"],
          ["d_1_at_max.out","d_0_am__U303.in1"],
          ["d_0_am__U304.in0","d_0_am__U303.out"],
          ["d_2_at_max.out","d_0_am__U304.in1"],
          ["d_0_next_value.sel","d_0_am__U304.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U305.in0"],
          ["d_2_at_max.out","d_1_am__U305.in1"],
          ["d_1_next_value.sel","d_1_am__U305.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U313":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U314"
          },
          "and_all__U330":{
            "modref":"corebit.and"
          },
          "and_all__U331":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U332":{
            "modref":"corebit.and"
          },
          "d_0_am__U333":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U334":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U328.out"],
          ["d_1_inc.in1","_U328.out"],
          ["d_2_inc.in1","_U328.out"],
          ["inc_time_value.in0","_U328.out"],
          ["cmp_time.in1","_U329.out"],
          ["inc_time_value.in1","_U329.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U330.in0"],
          ["readyInvert.out","and_all__U330.in1"],
          ["inc_time_value.sel","and_all__U330.out"],
          ["cmp_time.out","and_all__U331.in0"],
          ["self.ready","and_all__U331.in1"],
          ["d_0_reg.en","and_all__U331.out"],
          ["d_1_reg.en","and_all__U331.out"],
          ["d_2_reg.en","and_all__U331.out"],
          ["self.valid","and_all__U331.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U332.in0"],
          ["d_1_at_max.out","d_0_am__U332.in1"],
          ["d_0_am__U333.in0","d_0_am__U332.out"],
          ["d_2_at_max.out","d_0_am__U333.in1"],
          ["d_0_next_value.sel","d_0_am__U333.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U334.in0"],
          ["d_2_at_max.out","d_1_am__U334.in1"],
          ["d_1_next_value.sel","d_1_am__U334.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U343"
          },
          "and_all__U359":{
            "modref":"corebit.and"
          },
          "and_all__U360":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U361":{
            "modref":"corebit.and"
          },
          "d_0_am__U362":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U363":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U357.out"],
          ["d_1_inc.in1","_U357.out"],
          ["d_2_inc.in1","_U357.out"],
          ["inc_time_value.in0","_U357.out"],
          ["cmp_time.in1","_U358.out"],
          ["inc_time_value.in1","_U358.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U359.in0"],
          ["readyInvert.out","and_all__U359.in1"],
          ["inc_time_value.sel","and_all__U359.out"],
          ["cmp_time.out","and_all__U360.in0"],
          ["self.ready","and_all__U360.in1"],
          ["d_0_reg.en","and_all__U360.out"],
          ["d_1_reg.en","and_all__U360.out"],
          ["d_2_reg.en","and_all__U360.out"],
          ["self.valid","and_all__U360.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U361.in0"],
          ["d_1_at_max.out","d_0_am__U361.in1"],
          ["d_0_am__U362.in0","d_0_am__U361.out"],
          ["d_2_at_max.out","d_0_am__U362.in1"],
          ["d_0_next_value.sel","d_0_am__U362.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U363.in0"],
          ["d_2_at_max.out","d_1_am__U363.in1"],
          ["d_1_next_value.sel","d_1_am__U363.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U371":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U372"
          },
          "and_all__U396":{
            "modref":"corebit.and"
          },
          "and_all__U397":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U398":{
            "modref":"corebit.and"
          },
          "d_0_am__U399":{
            "modref":"corebit.and"
          },
          "d_0_am__U400":{
            "modref":"corebit.and"
          },
          "d_0_am__U401":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U402":{
            "modref":"corebit.and"
          },
          "d_1_am__U403":{
            "modref":"corebit.and"
          },
          "d_1_am__U404":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U405":{
            "modref":"corebit.and"
          },
          "d_2_am__U406":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U407":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U394.out"],
          ["d_1_inc.in1","_U394.out"],
          ["d_2_inc.in1","_U394.out"],
          ["d_3_inc.in1","_U394.out"],
          ["d_4_inc.in1","_U394.out"],
          ["inc_time_value.in0","_U394.out"],
          ["cmp_time.in1","_U395.out"],
          ["inc_time_value.in1","_U395.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U396.in0"],
          ["readyInvert.out","and_all__U396.in1"],
          ["inc_time_value.sel","and_all__U396.out"],
          ["cmp_time.out","and_all__U397.in0"],
          ["self.ready","and_all__U397.in1"],
          ["d_0_reg.en","and_all__U397.out"],
          ["d_1_reg.en","and_all__U397.out"],
          ["d_2_reg.en","and_all__U397.out"],
          ["d_3_reg.en","and_all__U397.out"],
          ["d_4_reg.en","and_all__U397.out"],
          ["self.valid","and_all__U397.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U398.in0"],
          ["d_1_at_max.out","d_0_am__U398.in1"],
          ["d_0_am__U399.in0","d_0_am__U398.out"],
          ["d_2_at_max.out","d_0_am__U399.in1"],
          ["d_0_am__U400.in0","d_0_am__U399.out"],
          ["d_3_at_max.out","d_0_am__U400.in1"],
          ["d_0_am__U401.in0","d_0_am__U400.out"],
          ["d_4_at_max.out","d_0_am__U401.in1"],
          ["d_0_next_value.sel","d_0_am__U401.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U402.in0"],
          ["d_2_at_max.out","d_1_am__U402.in1"],
          ["d_1_am__U403.in0","d_1_am__U402.out"],
          ["d_3_at_max.out","d_1_am__U403.in1"],
          ["d_1_am__U404.in0","d_1_am__U403.out"],
          ["d_4_at_max.out","d_1_am__U404.in1"],
          ["d_1_next_value.sel","d_1_am__U404.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U405.in0"],
          ["d_3_at_max.out","d_2_am__U405.in1"],
          ["d_2_am__U406.in0","d_2_am__U405.out"],
          ["d_4_at_max.out","d_2_am__U406.in1"],
          ["d_2_next_value.sel","d_2_am__U406.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U407.in0"],
          ["d_4_at_max.out","d_3_am__U407.in1"],
          ["d_3_next_value.sel","d_3_am__U407.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U415":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U416"
          },
          "and_all__U432":{
            "modref":"corebit.and"
          },
          "and_all__U433":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U434":{
            "modref":"corebit.and"
          },
          "d_0_am__U435":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U436":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U430.out"],
          ["d_1_inc.in1","_U430.out"],
          ["d_2_inc.in1","_U430.out"],
          ["inc_time_value.in0","_U430.out"],
          ["cmp_time.in1","_U431.out"],
          ["inc_time_value.in1","_U431.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U432.in0"],
          ["readyInvert.out","and_all__U432.in1"],
          ["inc_time_value.sel","and_all__U432.out"],
          ["cmp_time.out","and_all__U433.in0"],
          ["self.ready","and_all__U433.in1"],
          ["d_0_reg.en","and_all__U433.out"],
          ["d_1_reg.en","and_all__U433.out"],
          ["d_2_reg.en","and_all__U433.out"],
          ["self.valid","and_all__U433.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U434.in0"],
          ["d_1_at_max.out","d_0_am__U434.in1"],
          ["d_0_am__U435.in0","d_0_am__U434.out"],
          ["d_2_at_max.out","d_0_am__U435.in1"],
          ["d_0_next_value.sel","d_0_am__U435.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U436.in0"],
          ["d_2_at_max.out","d_1_am__U436.in1"],
          ["d_1_next_value.sel","d_1_am__U436.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U444":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U445"
          },
          "and_all__U461":{
            "modref":"corebit.and"
          },
          "and_all__U462":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U463":{
            "modref":"corebit.and"
          },
          "d_0_am__U464":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U465":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U459.out"],
          ["d_1_inc.in1","_U459.out"],
          ["d_2_inc.in1","_U459.out"],
          ["inc_time_value.in0","_U459.out"],
          ["cmp_time.in1","_U460.out"],
          ["inc_time_value.in1","_U460.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U461.in0"],
          ["readyInvert.out","and_all__U461.in1"],
          ["inc_time_value.sel","and_all__U461.out"],
          ["cmp_time.out","and_all__U462.in0"],
          ["self.ready","and_all__U462.in1"],
          ["d_0_reg.en","and_all__U462.out"],
          ["d_1_reg.en","and_all__U462.out"],
          ["d_2_reg.en","and_all__U462.out"],
          ["self.valid","and_all__U462.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U463.in0"],
          ["d_1_at_max.out","d_0_am__U463.in1"],
          ["d_0_am__U464.in0","d_0_am__U463.out"],
          ["d_2_at_max.out","d_0_am__U464.in1"],
          ["d_0_next_value.sel","d_0_am__U464.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U465.in0"],
          ["d_2_at_max.out","d_1_am__U465.in1"],
          ["d_1_next_value.sel","d_1_am__U465.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U473":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U474"
          },
          "and_all__U490":{
            "modref":"corebit.and"
          },
          "and_all__U491":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U492":{
            "modref":"corebit.and"
          },
          "d_0_am__U493":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U494":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U488.out"],
          ["d_1_inc.in1","_U488.out"],
          ["d_2_inc.in1","_U488.out"],
          ["inc_time_value.in0","_U488.out"],
          ["cmp_time.in1","_U489.out"],
          ["inc_time_value.in1","_U489.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U490.in0"],
          ["readyInvert.out","and_all__U490.in1"],
          ["inc_time_value.sel","and_all__U490.out"],
          ["cmp_time.out","and_all__U491.in0"],
          ["self.ready","and_all__U491.in1"],
          ["d_0_reg.en","and_all__U491.out"],
          ["d_1_reg.en","and_all__U491.out"],
          ["d_2_reg.en","and_all__U491.out"],
          ["self.valid","and_all__U491.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U492.in0"],
          ["d_1_at_max.out","d_0_am__U492.in1"],
          ["d_0_am__U493.in0","d_0_am__U492.out"],
          ["d_2_at_max.out","d_0_am__U493.in1"],
          ["d_0_next_value.sel","d_0_am__U493.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U494.in0"],
          ["d_2_at_max.out","d_1_am__U494.in1"],
          ["d_1_next_value.sel","d_1_am__U494.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U502":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U503"
          },
          "and_all__U519":{
            "modref":"corebit.and"
          },
          "and_all__U520":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U521":{
            "modref":"corebit.and"
          },
          "d_0_am__U522":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U523":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U517.out"],
          ["d_1_inc.in1","_U517.out"],
          ["d_2_inc.in1","_U517.out"],
          ["inc_time_value.in0","_U517.out"],
          ["cmp_time.in1","_U518.out"],
          ["inc_time_value.in1","_U518.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U519.in0"],
          ["readyInvert.out","and_all__U519.in1"],
          ["inc_time_value.sel","and_all__U519.out"],
          ["cmp_time.out","and_all__U520.in0"],
          ["self.ready","and_all__U520.in1"],
          ["d_0_reg.en","and_all__U520.out"],
          ["d_1_reg.en","and_all__U520.out"],
          ["d_2_reg.en","and_all__U520.out"],
          ["self.valid","and_all__U520.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U521.in0"],
          ["d_1_at_max.out","d_0_am__U521.in1"],
          ["d_0_am__U522.in0","d_0_am__U521.out"],
          ["d_2_at_max.out","d_0_am__U522.in1"],
          ["d_0_next_value.sel","d_0_am__U522.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U523.in0"],
          ["d_2_at_max.out","d_1_am__U523.in1"],
          ["d_1_next_value.sel","d_1_am__U523.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U531":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U532"
          },
          "and_all__U548":{
            "modref":"corebit.and"
          },
          "and_all__U549":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U550":{
            "modref":"corebit.and"
          },
          "d_0_am__U551":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U552":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U546.out"],
          ["d_1_inc.in1","_U546.out"],
          ["d_2_inc.in1","_U546.out"],
          ["inc_time_value.in0","_U546.out"],
          ["cmp_time.in1","_U547.out"],
          ["inc_time_value.in1","_U547.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U548.in0"],
          ["readyInvert.out","and_all__U548.in1"],
          ["inc_time_value.sel","and_all__U548.out"],
          ["cmp_time.out","and_all__U549.in0"],
          ["self.ready","and_all__U549.in1"],
          ["d_0_reg.en","and_all__U549.out"],
          ["d_1_reg.en","and_all__U549.out"],
          ["d_2_reg.en","and_all__U549.out"],
          ["self.valid","and_all__U549.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U550.in0"],
          ["d_1_at_max.out","d_0_am__U550.in1"],
          ["d_0_am__U551.in0","d_0_am__U550.out"],
          ["d_2_at_max.out","d_0_am__U551.in1"],
          ["d_0_next_value.sel","d_0_am__U551.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U552.in0"],
          ["d_2_at_max.out","d_1_am__U552.in1"],
          ["d_1_next_value.sel","d_1_am__U552.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U560":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U561"
          },
          "and_all__U577":{
            "modref":"corebit.and"
          },
          "and_all__U578":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U579":{
            "modref":"corebit.and"
          },
          "d_0_am__U580":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U581":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U575.out"],
          ["d_1_inc.in1","_U575.out"],
          ["d_2_inc.in1","_U575.out"],
          ["inc_time_value.in0","_U575.out"],
          ["cmp_time.in1","_U576.out"],
          ["inc_time_value.in1","_U576.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U577.in0"],
          ["readyInvert.out","and_all__U577.in1"],
          ["inc_time_value.sel","and_all__U577.out"],
          ["cmp_time.out","and_all__U578.in0"],
          ["self.ready","and_all__U578.in1"],
          ["d_0_reg.en","and_all__U578.out"],
          ["d_1_reg.en","and_all__U578.out"],
          ["d_2_reg.en","and_all__U578.out"],
          ["self.valid","and_all__U578.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U579.in0"],
          ["d_1_at_max.out","d_0_am__U579.in1"],
          ["d_0_am__U580.in0","d_0_am__U579.out"],
          ["d_2_at_max.out","d_0_am__U580.in1"],
          ["d_0_next_value.sel","d_0_am__U580.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U581.in0"],
          ["d_2_at_max.out","d_1_am__U581.in1"],
          ["d_1_next_value.sel","d_1_am__U581.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U589":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U590"
          },
          "and_all__U606":{
            "modref":"corebit.and"
          },
          "and_all__U607":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U608":{
            "modref":"corebit.and"
          },
          "d_0_am__U609":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U610":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U604.out"],
          ["d_1_inc.in1","_U604.out"],
          ["d_2_inc.in1","_U604.out"],
          ["inc_time_value.in0","_U604.out"],
          ["cmp_time.in1","_U605.out"],
          ["inc_time_value.in1","_U605.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U606.in0"],
          ["readyInvert.out","and_all__U606.in1"],
          ["inc_time_value.sel","and_all__U606.out"],
          ["cmp_time.out","and_all__U607.in0"],
          ["self.ready","and_all__U607.in1"],
          ["d_0_reg.en","and_all__U607.out"],
          ["d_1_reg.en","and_all__U607.out"],
          ["d_2_reg.en","and_all__U607.out"],
          ["self.valid","and_all__U607.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U608.in0"],
          ["d_1_at_max.out","d_0_am__U608.in1"],
          ["d_0_am__U609.in0","d_0_am__U608.out"],
          ["d_2_at_max.out","d_0_am__U609.in1"],
          ["d_0_next_value.sel","d_0_am__U609.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U610.in0"],
          ["d_2_at_max.out","d_1_am__U610.in1"],
          ["d_1_next_value.sel","d_1_am__U610.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U618":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U619"
          },
          "and_all__U635":{
            "modref":"corebit.and"
          },
          "and_all__U636":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U637":{
            "modref":"corebit.and"
          },
          "d_0_am__U638":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U639":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U633.out"],
          ["d_1_inc.in1","_U633.out"],
          ["d_2_inc.in1","_U633.out"],
          ["inc_time_value.in0","_U633.out"],
          ["cmp_time.in1","_U634.out"],
          ["inc_time_value.in1","_U634.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U635.in0"],
          ["readyInvert.out","and_all__U635.in1"],
          ["inc_time_value.sel","and_all__U635.out"],
          ["cmp_time.out","and_all__U636.in0"],
          ["self.ready","and_all__U636.in1"],
          ["d_0_reg.en","and_all__U636.out"],
          ["d_1_reg.en","and_all__U636.out"],
          ["d_2_reg.en","and_all__U636.out"],
          ["self.valid","and_all__U636.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U637.in0"],
          ["d_1_at_max.out","d_0_am__U637.in1"],
          ["d_0_am__U638.in0","d_0_am__U637.out"],
          ["d_2_at_max.out","d_0_am__U638.in1"],
          ["d_0_next_value.sel","d_0_am__U638.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U639.in0"],
          ["d_2_at_max.out","d_1_am__U639.in1"],
          ["d_1_next_value.sel","d_1_am__U639.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U647":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U648"
          },
          "and_all__U672":{
            "modref":"corebit.and"
          },
          "and_all__U673":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U674":{
            "modref":"corebit.and"
          },
          "d_0_am__U675":{
            "modref":"corebit.and"
          },
          "d_0_am__U676":{
            "modref":"corebit.and"
          },
          "d_0_am__U677":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U678":{
            "modref":"corebit.and"
          },
          "d_1_am__U679":{
            "modref":"corebit.and"
          },
          "d_1_am__U680":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U681":{
            "modref":"corebit.and"
          },
          "d_2_am__U682":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U683":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U670.out"],
          ["d_1_inc.in1","_U670.out"],
          ["d_2_inc.in1","_U670.out"],
          ["d_3_inc.in1","_U670.out"],
          ["d_4_inc.in1","_U670.out"],
          ["inc_time_value.in0","_U670.out"],
          ["cmp_time.in1","_U671.out"],
          ["inc_time_value.in1","_U671.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U672.in0"],
          ["readyInvert.out","and_all__U672.in1"],
          ["inc_time_value.sel","and_all__U672.out"],
          ["cmp_time.out","and_all__U673.in0"],
          ["self.ready","and_all__U673.in1"],
          ["d_0_reg.en","and_all__U673.out"],
          ["d_1_reg.en","and_all__U673.out"],
          ["d_2_reg.en","and_all__U673.out"],
          ["d_3_reg.en","and_all__U673.out"],
          ["d_4_reg.en","and_all__U673.out"],
          ["self.valid","and_all__U673.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U674.in0"],
          ["d_1_at_max.out","d_0_am__U674.in1"],
          ["d_0_am__U675.in0","d_0_am__U674.out"],
          ["d_2_at_max.out","d_0_am__U675.in1"],
          ["d_0_am__U676.in0","d_0_am__U675.out"],
          ["d_3_at_max.out","d_0_am__U676.in1"],
          ["d_0_am__U677.in0","d_0_am__U676.out"],
          ["d_4_at_max.out","d_0_am__U677.in1"],
          ["d_0_next_value.sel","d_0_am__U677.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U678.in0"],
          ["d_2_at_max.out","d_1_am__U678.in1"],
          ["d_1_am__U679.in0","d_1_am__U678.out"],
          ["d_3_at_max.out","d_1_am__U679.in1"],
          ["d_1_am__U680.in0","d_1_am__U679.out"],
          ["d_4_at_max.out","d_1_am__U680.in1"],
          ["d_1_next_value.sel","d_1_am__U680.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U681.in0"],
          ["d_3_at_max.out","d_2_am__U681.in1"],
          ["d_2_am__U682.in0","d_2_am__U681.out"],
          ["d_4_at_max.out","d_2_am__U682.in1"],
          ["d_2_next_value.sel","d_2_am__U682.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U683.in0"],
          ["d_4_at_max.out","d_3_am__U683.in1"],
          ["d_3_next_value.sel","d_3_am__U683.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U691":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U715":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U692"
          },
          "and_all__U716":{
            "modref":"corebit.and"
          },
          "and_all__U717":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U718":{
            "modref":"corebit.and"
          },
          "d_0_am__U719":{
            "modref":"corebit.and"
          },
          "d_0_am__U720":{
            "modref":"corebit.and"
          },
          "d_0_am__U721":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U722":{
            "modref":"corebit.and"
          },
          "d_1_am__U723":{
            "modref":"corebit.and"
          },
          "d_1_am__U724":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U725":{
            "modref":"corebit.and"
          },
          "d_2_am__U726":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U727":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U714.out"],
          ["d_1_inc.in1","_U714.out"],
          ["d_2_inc.in1","_U714.out"],
          ["d_3_inc.in1","_U714.out"],
          ["d_4_inc.in1","_U714.out"],
          ["inc_time_value.in0","_U714.out"],
          ["cmp_time.in1","_U715.out"],
          ["inc_time_value.in1","_U715.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U716.in0"],
          ["readyInvert.out","and_all__U716.in1"],
          ["inc_time_value.sel","and_all__U716.out"],
          ["cmp_time.out","and_all__U717.in0"],
          ["self.ready","and_all__U717.in1"],
          ["d_0_reg.en","and_all__U717.out"],
          ["d_1_reg.en","and_all__U717.out"],
          ["d_2_reg.en","and_all__U717.out"],
          ["d_3_reg.en","and_all__U717.out"],
          ["d_4_reg.en","and_all__U717.out"],
          ["self.valid","and_all__U717.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U718.in0"],
          ["d_1_at_max.out","d_0_am__U718.in1"],
          ["d_0_am__U719.in0","d_0_am__U718.out"],
          ["d_2_at_max.out","d_0_am__U719.in1"],
          ["d_0_am__U720.in0","d_0_am__U719.out"],
          ["d_3_at_max.out","d_0_am__U720.in1"],
          ["d_0_am__U721.in0","d_0_am__U720.out"],
          ["d_4_at_max.out","d_0_am__U721.in1"],
          ["d_0_next_value.sel","d_0_am__U721.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U722.in0"],
          ["d_2_at_max.out","d_1_am__U722.in1"],
          ["d_1_am__U723.in0","d_1_am__U722.out"],
          ["d_3_at_max.out","d_1_am__U723.in1"],
          ["d_1_am__U724.in0","d_1_am__U723.out"],
          ["d_4_at_max.out","d_1_am__U724.in1"],
          ["d_1_next_value.sel","d_1_am__U724.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U725.in0"],
          ["d_3_at_max.out","d_2_am__U725.in1"],
          ["d_2_am__U726.in0","d_2_am__U725.out"],
          ["d_4_at_max.out","d_2_am__U726.in1"],
          ["d_2_next_value.sel","d_2_am__U726.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U727.in0"],
          ["d_4_at_max.out","d_3_am__U727.in1"],
          ["d_3_next_value.sel","d_3_am__U727.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U735":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U736"
          },
          "and_all__U760":{
            "modref":"corebit.and"
          },
          "and_all__U761":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U762":{
            "modref":"corebit.and"
          },
          "d_0_am__U763":{
            "modref":"corebit.and"
          },
          "d_0_am__U764":{
            "modref":"corebit.and"
          },
          "d_0_am__U765":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U766":{
            "modref":"corebit.and"
          },
          "d_1_am__U767":{
            "modref":"corebit.and"
          },
          "d_1_am__U768":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U769":{
            "modref":"corebit.and"
          },
          "d_2_am__U770":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U771":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U758.out"],
          ["d_1_inc.in1","_U758.out"],
          ["d_2_inc.in1","_U758.out"],
          ["d_3_inc.in1","_U758.out"],
          ["d_4_inc.in1","_U758.out"],
          ["inc_time_value.in0","_U758.out"],
          ["cmp_time.in1","_U759.out"],
          ["inc_time_value.in1","_U759.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U760.in0"],
          ["readyInvert.out","and_all__U760.in1"],
          ["inc_time_value.sel","and_all__U760.out"],
          ["cmp_time.out","and_all__U761.in0"],
          ["self.ready","and_all__U761.in1"],
          ["d_0_reg.en","and_all__U761.out"],
          ["d_1_reg.en","and_all__U761.out"],
          ["d_2_reg.en","and_all__U761.out"],
          ["d_3_reg.en","and_all__U761.out"],
          ["d_4_reg.en","and_all__U761.out"],
          ["self.valid","and_all__U761.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U762.in0"],
          ["d_1_at_max.out","d_0_am__U762.in1"],
          ["d_0_am__U763.in0","d_0_am__U762.out"],
          ["d_2_at_max.out","d_0_am__U763.in1"],
          ["d_0_am__U764.in0","d_0_am__U763.out"],
          ["d_3_at_max.out","d_0_am__U764.in1"],
          ["d_0_am__U765.in0","d_0_am__U764.out"],
          ["d_4_at_max.out","d_0_am__U765.in1"],
          ["d_0_next_value.sel","d_0_am__U765.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U766.in0"],
          ["d_2_at_max.out","d_1_am__U766.in1"],
          ["d_1_am__U767.in0","d_1_am__U766.out"],
          ["d_3_at_max.out","d_1_am__U767.in1"],
          ["d_1_am__U768.in0","d_1_am__U767.out"],
          ["d_4_at_max.out","d_1_am__U768.in1"],
          ["d_1_next_value.sel","d_1_am__U768.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U769.in0"],
          ["d_3_at_max.out","d_2_am__U769.in1"],
          ["d_2_am__U770.in0","d_2_am__U769.out"],
          ["d_4_at_max.out","d_2_am__U770.in1"],
          ["d_2_next_value.sel","d_2_am__U770.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U771.in0"],
          ["d_4_at_max.out","d_3_am__U771.in1"],
          ["d_3_next_value.sel","d_3_am__U771.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U779":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U780"
          },
          "and_all__U804":{
            "modref":"corebit.and"
          },
          "and_all__U805":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U806":{
            "modref":"corebit.and"
          },
          "d_0_am__U807":{
            "modref":"corebit.and"
          },
          "d_0_am__U808":{
            "modref":"corebit.and"
          },
          "d_0_am__U809":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U810":{
            "modref":"corebit.and"
          },
          "d_1_am__U811":{
            "modref":"corebit.and"
          },
          "d_1_am__U812":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U813":{
            "modref":"corebit.and"
          },
          "d_2_am__U814":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U815":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U802.out"],
          ["d_1_inc.in1","_U802.out"],
          ["d_2_inc.in1","_U802.out"],
          ["d_3_inc.in1","_U802.out"],
          ["d_4_inc.in1","_U802.out"],
          ["inc_time_value.in0","_U802.out"],
          ["cmp_time.in1","_U803.out"],
          ["inc_time_value.in1","_U803.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U804.in0"],
          ["readyInvert.out","and_all__U804.in1"],
          ["inc_time_value.sel","and_all__U804.out"],
          ["cmp_time.out","and_all__U805.in0"],
          ["self.ready","and_all__U805.in1"],
          ["d_0_reg.en","and_all__U805.out"],
          ["d_1_reg.en","and_all__U805.out"],
          ["d_2_reg.en","and_all__U805.out"],
          ["d_3_reg.en","and_all__U805.out"],
          ["d_4_reg.en","and_all__U805.out"],
          ["self.valid","and_all__U805.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U806.in0"],
          ["d_1_at_max.out","d_0_am__U806.in1"],
          ["d_0_am__U807.in0","d_0_am__U806.out"],
          ["d_2_at_max.out","d_0_am__U807.in1"],
          ["d_0_am__U808.in0","d_0_am__U807.out"],
          ["d_3_at_max.out","d_0_am__U808.in1"],
          ["d_0_am__U809.in0","d_0_am__U808.out"],
          ["d_4_at_max.out","d_0_am__U809.in1"],
          ["d_0_next_value.sel","d_0_am__U809.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U810.in0"],
          ["d_2_at_max.out","d_1_am__U810.in1"],
          ["d_1_am__U811.in0","d_1_am__U810.out"],
          ["d_3_at_max.out","d_1_am__U811.in1"],
          ["d_1_am__U812.in0","d_1_am__U811.out"],
          ["d_4_at_max.out","d_1_am__U812.in1"],
          ["d_1_next_value.sel","d_1_am__U812.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U813.in0"],
          ["d_3_at_max.out","d_2_am__U813.in1"],
          ["d_2_am__U814.in0","d_2_am__U813.out"],
          ["d_4_at_max.out","d_2_am__U814.in1"],
          ["d_2_next_value.sel","d_2_am__U814.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U815.in0"],
          ["d_4_at_max.out","d_3_am__U815.in1"],
          ["d_3_next_value.sel","d_3_am__U815.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U823":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U824"
          },
          "and_all__U848":{
            "modref":"corebit.and"
          },
          "and_all__U849":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U850":{
            "modref":"corebit.and"
          },
          "d_0_am__U851":{
            "modref":"corebit.and"
          },
          "d_0_am__U852":{
            "modref":"corebit.and"
          },
          "d_0_am__U853":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U854":{
            "modref":"corebit.and"
          },
          "d_1_am__U855":{
            "modref":"corebit.and"
          },
          "d_1_am__U856":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U857":{
            "modref":"corebit.and"
          },
          "d_2_am__U858":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U859":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U846.out"],
          ["d_1_inc.in1","_U846.out"],
          ["d_2_inc.in1","_U846.out"],
          ["d_3_inc.in1","_U846.out"],
          ["d_4_inc.in1","_U846.out"],
          ["inc_time_value.in0","_U846.out"],
          ["cmp_time.in1","_U847.out"],
          ["inc_time_value.in1","_U847.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U848.in0"],
          ["readyInvert.out","and_all__U848.in1"],
          ["inc_time_value.sel","and_all__U848.out"],
          ["cmp_time.out","and_all__U849.in0"],
          ["self.ready","and_all__U849.in1"],
          ["d_0_reg.en","and_all__U849.out"],
          ["d_1_reg.en","and_all__U849.out"],
          ["d_2_reg.en","and_all__U849.out"],
          ["d_3_reg.en","and_all__U849.out"],
          ["d_4_reg.en","and_all__U849.out"],
          ["self.valid","and_all__U849.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U850.in0"],
          ["d_1_at_max.out","d_0_am__U850.in1"],
          ["d_0_am__U851.in0","d_0_am__U850.out"],
          ["d_2_at_max.out","d_0_am__U851.in1"],
          ["d_0_am__U852.in0","d_0_am__U851.out"],
          ["d_3_at_max.out","d_0_am__U852.in1"],
          ["d_0_am__U853.in0","d_0_am__U852.out"],
          ["d_4_at_max.out","d_0_am__U853.in1"],
          ["d_0_next_value.sel","d_0_am__U853.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U854.in0"],
          ["d_2_at_max.out","d_1_am__U854.in1"],
          ["d_1_am__U855.in0","d_1_am__U854.out"],
          ["d_3_at_max.out","d_1_am__U855.in1"],
          ["d_1_am__U856.in0","d_1_am__U855.out"],
          ["d_4_at_max.out","d_1_am__U856.in1"],
          ["d_1_next_value.sel","d_1_am__U856.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U857.in0"],
          ["d_3_at_max.out","d_2_am__U857.in1"],
          ["d_2_am__U858.in0","d_2_am__U857.out"],
          ["d_4_at_max.out","d_2_am__U858.in1"],
          ["d_2_next_value.sel","d_2_am__U858.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U859.in0"],
          ["d_4_at_max.out","d_3_am__U859.in1"],
          ["d_3_next_value.sel","d_3_am__U859.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U867":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U868"
          },
          "and_all__U892":{
            "modref":"corebit.and"
          },
          "and_all__U893":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U894":{
            "modref":"corebit.and"
          },
          "d_0_am__U895":{
            "modref":"corebit.and"
          },
          "d_0_am__U896":{
            "modref":"corebit.and"
          },
          "d_0_am__U897":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U898":{
            "modref":"corebit.and"
          },
          "d_1_am__U899":{
            "modref":"corebit.and"
          },
          "d_1_am__U900":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U901":{
            "modref":"corebit.and"
          },
          "d_2_am__U902":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U903":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U890.out"],
          ["d_1_inc.in1","_U890.out"],
          ["d_2_inc.in1","_U890.out"],
          ["d_3_inc.in1","_U890.out"],
          ["d_4_inc.in1","_U890.out"],
          ["inc_time_value.in0","_U890.out"],
          ["cmp_time.in1","_U891.out"],
          ["inc_time_value.in1","_U891.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U892.in0"],
          ["readyInvert.out","and_all__U892.in1"],
          ["inc_time_value.sel","and_all__U892.out"],
          ["cmp_time.out","and_all__U893.in0"],
          ["self.ready","and_all__U893.in1"],
          ["d_0_reg.en","and_all__U893.out"],
          ["d_1_reg.en","and_all__U893.out"],
          ["d_2_reg.en","and_all__U893.out"],
          ["d_3_reg.en","and_all__U893.out"],
          ["d_4_reg.en","and_all__U893.out"],
          ["self.valid","and_all__U893.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U894.in0"],
          ["d_1_at_max.out","d_0_am__U894.in1"],
          ["d_0_am__U895.in0","d_0_am__U894.out"],
          ["d_2_at_max.out","d_0_am__U895.in1"],
          ["d_0_am__U896.in0","d_0_am__U895.out"],
          ["d_3_at_max.out","d_0_am__U896.in1"],
          ["d_0_am__U897.in0","d_0_am__U896.out"],
          ["d_4_at_max.out","d_0_am__U897.in1"],
          ["d_0_next_value.sel","d_0_am__U897.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U898.in0"],
          ["d_2_at_max.out","d_1_am__U898.in1"],
          ["d_1_am__U899.in0","d_1_am__U898.out"],
          ["d_3_at_max.out","d_1_am__U899.in1"],
          ["d_1_am__U900.in0","d_1_am__U899.out"],
          ["d_4_at_max.out","d_1_am__U900.in1"],
          ["d_1_next_value.sel","d_1_am__U900.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U901.in0"],
          ["d_3_at_max.out","d_2_am__U901.in1"],
          ["d_2_am__U902.in0","d_2_am__U901.out"],
          ["d_4_at_max.out","d_2_am__U902.in1"],
          ["d_2_next_value.sel","d_2_am__U902.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U903.in0"],
          ["d_4_at_max.out","d_3_am__U903.in1"],
          ["d_3_next_value.sel","d_3_am__U903.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U911":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U912"
          },
          "and_all__U936":{
            "modref":"corebit.and"
          },
          "and_all__U937":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U938":{
            "modref":"corebit.and"
          },
          "d_0_am__U939":{
            "modref":"corebit.and"
          },
          "d_0_am__U940":{
            "modref":"corebit.and"
          },
          "d_0_am__U941":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U942":{
            "modref":"corebit.and"
          },
          "d_1_am__U943":{
            "modref":"corebit.and"
          },
          "d_1_am__U944":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U945":{
            "modref":"corebit.and"
          },
          "d_2_am__U946":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U947":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U934.out"],
          ["d_1_inc.in1","_U934.out"],
          ["d_2_inc.in1","_U934.out"],
          ["d_3_inc.in1","_U934.out"],
          ["d_4_inc.in1","_U934.out"],
          ["inc_time_value.in0","_U934.out"],
          ["cmp_time.in1","_U935.out"],
          ["inc_time_value.in1","_U935.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U936.in0"],
          ["readyInvert.out","and_all__U936.in1"],
          ["inc_time_value.sel","and_all__U936.out"],
          ["cmp_time.out","and_all__U937.in0"],
          ["self.ready","and_all__U937.in1"],
          ["d_0_reg.en","and_all__U937.out"],
          ["d_1_reg.en","and_all__U937.out"],
          ["d_2_reg.en","and_all__U937.out"],
          ["d_3_reg.en","and_all__U937.out"],
          ["d_4_reg.en","and_all__U937.out"],
          ["self.valid","and_all__U937.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U938.in0"],
          ["d_1_at_max.out","d_0_am__U938.in1"],
          ["d_0_am__U939.in0","d_0_am__U938.out"],
          ["d_2_at_max.out","d_0_am__U939.in1"],
          ["d_0_am__U940.in0","d_0_am__U939.out"],
          ["d_3_at_max.out","d_0_am__U940.in1"],
          ["d_0_am__U941.in0","d_0_am__U940.out"],
          ["d_4_at_max.out","d_0_am__U941.in1"],
          ["d_0_next_value.sel","d_0_am__U941.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U942.in0"],
          ["d_2_at_max.out","d_1_am__U942.in1"],
          ["d_1_am__U943.in0","d_1_am__U942.out"],
          ["d_3_at_max.out","d_1_am__U943.in1"],
          ["d_1_am__U944.in0","d_1_am__U943.out"],
          ["d_4_at_max.out","d_1_am__U944.in1"],
          ["d_1_next_value.sel","d_1_am__U944.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U945.in0"],
          ["d_3_at_max.out","d_2_am__U945.in1"],
          ["d_2_am__U946.in0","d_2_am__U945.out"],
          ["d_4_at_max.out","d_2_am__U946.in1"],
          ["d_2_next_value.sel","d_2_am__U946.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U947.in0"],
          ["d_4_at_max.out","d_3_am__U947.in1"],
          ["d_3_next_value.sel","d_3_am__U947.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U955":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U956"
          },
          "and_all__U980":{
            "modref":"corebit.and"
          },
          "and_all__U981":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U982":{
            "modref":"corebit.and"
          },
          "d_0_am__U983":{
            "modref":"corebit.and"
          },
          "d_0_am__U984":{
            "modref":"corebit.and"
          },
          "d_0_am__U985":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U986":{
            "modref":"corebit.and"
          },
          "d_1_am__U987":{
            "modref":"corebit.and"
          },
          "d_1_am__U988":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U989":{
            "modref":"corebit.and"
          },
          "d_2_am__U990":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U991":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U978.out"],
          ["d_1_inc.in1","_U978.out"],
          ["d_2_inc.in1","_U978.out"],
          ["d_3_inc.in1","_U978.out"],
          ["d_4_inc.in1","_U978.out"],
          ["inc_time_value.in0","_U978.out"],
          ["cmp_time.in1","_U979.out"],
          ["inc_time_value.in1","_U979.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U980.in0"],
          ["readyInvert.out","and_all__U980.in1"],
          ["inc_time_value.sel","and_all__U980.out"],
          ["cmp_time.out","and_all__U981.in0"],
          ["self.ready","and_all__U981.in1"],
          ["d_0_reg.en","and_all__U981.out"],
          ["d_1_reg.en","and_all__U981.out"],
          ["d_2_reg.en","and_all__U981.out"],
          ["d_3_reg.en","and_all__U981.out"],
          ["d_4_reg.en","and_all__U981.out"],
          ["self.valid","and_all__U981.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U982.in0"],
          ["d_1_at_max.out","d_0_am__U982.in1"],
          ["d_0_am__U983.in0","d_0_am__U982.out"],
          ["d_2_at_max.out","d_0_am__U983.in1"],
          ["d_0_am__U984.in0","d_0_am__U983.out"],
          ["d_3_at_max.out","d_0_am__U984.in1"],
          ["d_0_am__U985.in0","d_0_am__U984.out"],
          ["d_4_at_max.out","d_0_am__U985.in1"],
          ["d_0_next_value.sel","d_0_am__U985.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U986.in0"],
          ["d_2_at_max.out","d_1_am__U986.in1"],
          ["d_1_am__U987.in0","d_1_am__U986.out"],
          ["d_3_at_max.out","d_1_am__U987.in1"],
          ["d_1_am__U988.in0","d_1_am__U987.out"],
          ["d_4_at_max.out","d_1_am__U988.in1"],
          ["d_1_next_value.sel","d_1_am__U988.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U989.in0"],
          ["d_3_at_max.out","d_2_am__U989.in1"],
          ["d_2_am__U990.in0","d_2_am__U989.out"],
          ["d_4_at_max.out","d_2_am__U990.in1"],
          ["d_2_next_value.sel","d_2_am__U990.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U991.in0"],
          ["d_4_at_max.out","d_3_am__U991.in1"],
          ["d_3_next_value.sel","d_3_am__U991.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U999":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1000"
          },
          "and_all__U1016":{
            "modref":"corebit.and"
          },
          "and_all__U1017":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1018":{
            "modref":"corebit.and"
          },
          "d_0_am__U1019":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1020":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1014.out"],
          ["d_1_inc.in1","_U1014.out"],
          ["d_2_inc.in1","_U1014.out"],
          ["inc_time_value.in0","_U1014.out"],
          ["cmp_time.in1","_U1015.out"],
          ["inc_time_value.in1","_U1015.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1016.in0"],
          ["readyInvert.out","and_all__U1016.in1"],
          ["inc_time_value.sel","and_all__U1016.out"],
          ["cmp_time.out","and_all__U1017.in0"],
          ["self.ready","and_all__U1017.in1"],
          ["d_0_reg.en","and_all__U1017.out"],
          ["d_1_reg.en","and_all__U1017.out"],
          ["d_2_reg.en","and_all__U1017.out"],
          ["self.valid","and_all__U1017.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1018.in0"],
          ["d_1_at_max.out","d_0_am__U1018.in1"],
          ["d_0_am__U1019.in0","d_0_am__U1018.out"],
          ["d_2_at_max.out","d_0_am__U1019.in1"],
          ["d_0_next_value.sel","d_0_am__U1019.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1020.in0"],
          ["d_2_at_max.out","d_1_am__U1020.in1"],
          ["d_1_next_value.sel","d_1_am__U1020.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read_rready","Bit"],
          ["op_hcompute_conv_stencil_10_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_10_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_10_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_10_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_10_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_rready","Bit"],
          ["op_hcompute_conv_stencil_11_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_11_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_11_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_11_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_rready","Bit"],
          ["op_hcompute_conv_stencil_12_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_12_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_12_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_12_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_rready","Bit"],
          ["op_hcompute_conv_stencil_13_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_13_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_13_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_13_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_rready","Bit"],
          ["op_hcompute_conv_stencil_14_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_14_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_14_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_14_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_rready","Bit"],
          ["op_hcompute_conv_stencil_15_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_15_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_15_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_15_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_2_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_3_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_4_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_5_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_6_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_6_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_7_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_7_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_rready","Bit"],
          ["op_hcompute_conv_stencil_8_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_8_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_8_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_8_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_rready","Bit"],
          ["op_hcompute_conv_stencil_9_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_9_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_9_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_9_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_2_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_2_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_3_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_3_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_3_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_3_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_4_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_4_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_4_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_4_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_4_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_5_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_5_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_5_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_5_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_5_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_6_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_6_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_6_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_6_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_6_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_7_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_7_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_7_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_7_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_7_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1767_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1770_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1773_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1776_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1779_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1782_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1785_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1788_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_1"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_2"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_3"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_4"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_5"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_6"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_7"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_0"
          },
          "conv_stencil_Bank1_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_1"
          },
          "conv_stencil_Bank2_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_2"
          },
          "conv_stencil_Bank3_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_3"
          },
          "conv_stencil_Bank4_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_4"
          },
          "conv_stencil_Bank5_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_5"
          },
          "conv_stencil_Bank6_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_6"
          },
          "conv_stencil_Bank7_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_7"
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U1828":{
            "modref":"global.affine_controller__U1791"
          },
          "ctrl__U1889":{
            "modref":"global.affine_controller__U1852"
          },
          "ctrl__U1950":{
            "modref":"global.affine_controller__U1913"
          },
          "ctrl__U2011":{
            "modref":"global.affine_controller__U1974"
          },
          "ctrl__U2072":{
            "modref":"global.affine_controller__U2035"
          },
          "ctrl__U2133":{
            "modref":"global.affine_controller__U2096"
          },
          "ctrl__U2194":{
            "modref":"global.affine_controller__U2157"
          },
          "ctrl__U2255":{
            "modref":"global.affine_controller__U2218"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1301":{
            "modref":"global.aff__U1279"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1973":{
            "modref":"global.aff__U1951"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1485":{
            "modref":"global.aff__U1463"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1324":{
            "modref":"global.aff__U1302"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U2034":{
            "modref":"global.aff__U2012"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1508":{
            "modref":"global.aff__U1486"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1347":{
            "modref":"global.aff__U1325"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U2095":{
            "modref":"global.aff__U2073"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1531":{
            "modref":"global.aff__U1509"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1370":{
            "modref":"global.aff__U1348"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U2156":{
            "modref":"global.aff__U2134"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1554":{
            "modref":"global.aff__U1532"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1393":{
            "modref":"global.aff__U1371"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U2217":{
            "modref":"global.aff__U2195"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1577":{
            "modref":"global.aff__U1555"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1416":{
            "modref":"global.aff__U1394"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U2278":{
            "modref":"global.aff__U2256"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1600":{
            "modref":"global.aff__U1578"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1439":{
            "modref":"global.aff__U1417"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1851":{
            "modref":"global.aff__U1829"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1623":{
            "modref":"global.aff__U1601"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1462":{
            "modref":"global.aff__U1440"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1912":{
            "modref":"global.aff__U1890"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1646":{
            "modref":"global.aff__U1624"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1661":{
            "modref":"global.aff__U1647"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1676":{
            "modref":"global.aff__U1662"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1691":{
            "modref":"global.aff__U1677"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1706":{
            "modref":"global.aff__U1692"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1721":{
            "modref":"global.aff__U1707"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1736":{
            "modref":"global.aff__U1722"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1751":{
            "modref":"global.aff__U1737"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1766":{
            "modref":"global.aff__U1752"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_10_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1231"
          },
          "op_hcompute_conv_stencil_11_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1234"
          },
          "op_hcompute_conv_stencil_12_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1237"
          },
          "op_hcompute_conv_stencil_13_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1240"
          },
          "op_hcompute_conv_stencil_14_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1243"
          },
          "op_hcompute_conv_stencil_15_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1246"
          },
          "op_hcompute_conv_stencil_8_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1249"
          },
          "op_hcompute_conv_stencil_9_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1252"
          },
          "op_hcompute_hw_output_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1255"
          },
          "op_hcompute_hw_output_stencil_2_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1258"
          },
          "op_hcompute_hw_output_stencil_3_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1261"
          },
          "op_hcompute_hw_output_stencil_4_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1264"
          },
          "op_hcompute_hw_output_stencil_5_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1267"
          },
          "op_hcompute_hw_output_stencil_6_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1270"
          },
          "op_hcompute_hw_output_stencil_7_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1273"
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1276"
          },
          "or_all__U1768":{
            "modref":"corebit.or"
          },
          "or_all__U1771":{
            "modref":"corebit.or"
          },
          "or_all__U1774":{
            "modref":"corebit.or"
          },
          "or_all__U1777":{
            "modref":"corebit.or"
          },
          "or_all__U1780":{
            "modref":"corebit.or"
          },
          "or_all__U1783":{
            "modref":"corebit.or"
          },
          "or_all__U1786":{
            "modref":"corebit.or"
          },
          "or_all__U1789":{
            "modref":"corebit.or"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1661.out","_U1767_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1623.out","_U1767_mux.in1"],
          ["bank_0.read_idx","_U1767_mux.out"],
          ["self.op_hcompute_conv_stencil_8_read_ren","_U1767_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1676.out","_U1770_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1646.out","_U1770_mux.in1"],
          ["bank_1.read_idx","_U1770_mux.out"],
          ["self.op_hcompute_conv_stencil_9_read_ren","_U1770_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1691.out","_U1773_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1485.out","_U1773_mux.in1"],
          ["bank_2.read_idx","_U1773_mux.out"],
          ["self.op_hcompute_conv_stencil_10_read_ren","_U1773_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1706.out","_U1776_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1508.out","_U1776_mux.in1"],
          ["bank_3.read_idx","_U1776_mux.out"],
          ["self.op_hcompute_conv_stencil_11_read_ren","_U1776_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1721.out","_U1779_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1531.out","_U1779_mux.in1"],
          ["bank_4.read_idx","_U1779_mux.out"],
          ["self.op_hcompute_conv_stencil_12_read_ren","_U1779_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1736.out","_U1782_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1554.out","_U1782_mux.in1"],
          ["bank_5.read_idx","_U1782_mux.out"],
          ["self.op_hcompute_conv_stencil_13_read_ren","_U1782_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1751.out","_U1785_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1577.out","_U1785_mux.in1"],
          ["bank_6.read_idx","_U1785_mux.out"],
          ["self.op_hcompute_conv_stencil_14_read_ren","_U1785_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1766.out","_U1788_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1600.out","_U1788_mux.in1"],
          ["bank_7.read_idx","_U1788_mux.out"],
          ["self.op_hcompute_conv_stencil_15_read_ren","_U1788_mux.sel"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_net.in","bank_0.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_net.in","bank_0.read_data"],
          ["conv_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["self.op_hcompute_conv_stencil_8_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["or_all__U1768.out","bank_0.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_8_write.0","bank_0.update_data"],
          ["self.op_hcompute_conv_stencil_8_write_data_ready","bank_0.update_data_ready"],
          ["self.op_hcompute_conv_stencil_8_write_data_valid","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1851.out","bank_0.update_idx"],
          ["ctrl__U1828.valid","bank_0.update_idx_valid"],
          ["self.rst_n","bank_1.nreset_i"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.push_data"],
          ["self.op_hcompute_conv_stencil_1_write_data_ready","bank_1.push_data_ready"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_net.in","bank_1.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_net.in","bank_1.read_data"],
          ["conv_stencil_Bank1_read_ctrl_fork.ready_out","bank_1.read_data_ready"],
          ["conv_stencil_Bank1_read_ctrl_fork.valid_in","bank_1.read_data_valid"],
          ["self.op_hcompute_conv_stencil_9_read_rready","bank_1.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_1_read_rready","bank_1.read_idx_ready"],
          ["or_all__U1771.out","bank_1.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.read_will_update"],
          ["self.op_hcompute_conv_stencil_9_write.0","bank_1.update_data"],
          ["self.op_hcompute_conv_stencil_9_write_data_ready","bank_1.update_data_ready"],
          ["self.op_hcompute_conv_stencil_9_write_data_valid","bank_1.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1912.out","bank_1.update_idx"],
          ["ctrl__U1889.valid","bank_1.update_idx_valid"],
          ["self.rst_n","bank_2.nreset_i"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.push_data"],
          ["self.op_hcompute_conv_stencil_2_write_data_ready","bank_2.push_data_ready"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_net.in","bank_2.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_net.in","bank_2.read_data"],
          ["conv_stencil_Bank2_read_ctrl_fork.ready_out","bank_2.read_data_ready"],
          ["conv_stencil_Bank2_read_ctrl_fork.valid_in","bank_2.read_data_valid"],
          ["self.op_hcompute_conv_stencil_10_read_rready","bank_2.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_2_read_rready","bank_2.read_idx_ready"],
          ["or_all__U1774.out","bank_2.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.read_will_update"],
          ["self.op_hcompute_conv_stencil_10_write.0","bank_2.update_data"],
          ["self.op_hcompute_conv_stencil_10_write_data_ready","bank_2.update_data_ready"],
          ["self.op_hcompute_conv_stencil_10_write_data_valid","bank_2.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1973.out","bank_2.update_idx"],
          ["ctrl__U1950.valid","bank_2.update_idx_valid"],
          ["self.rst_n","bank_3.nreset_i"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_3.push_data"],
          ["self.op_hcompute_conv_stencil_3_write_data_ready","bank_3.push_data_ready"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_3.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_net.in","bank_3.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_net.in","bank_3.read_data"],
          ["conv_stencil_Bank3_read_ctrl_fork.ready_out","bank_3.read_data_ready"],
          ["conv_stencil_Bank3_read_ctrl_fork.valid_in","bank_3.read_data_valid"],
          ["self.op_hcompute_conv_stencil_11_read_rready","bank_3.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_3_read_rready","bank_3.read_idx_ready"],
          ["or_all__U1777.out","bank_3.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.read_will_update"],
          ["self.op_hcompute_conv_stencil_11_write.0","bank_3.update_data"],
          ["self.op_hcompute_conv_stencil_11_write_data_ready","bank_3.update_data_ready"],
          ["self.op_hcompute_conv_stencil_11_write_data_valid","bank_3.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U2034.out","bank_3.update_idx"],
          ["ctrl__U2011.valid","bank_3.update_idx_valid"],
          ["self.rst_n","bank_4.nreset_i"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_4.push_data"],
          ["self.op_hcompute_conv_stencil_4_write_data_ready","bank_4.push_data_ready"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_4.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_net.in","bank_4.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_net.in","bank_4.read_data"],
          ["conv_stencil_Bank4_read_ctrl_fork.ready_out","bank_4.read_data_ready"],
          ["conv_stencil_Bank4_read_ctrl_fork.valid_in","bank_4.read_data_valid"],
          ["self.op_hcompute_conv_stencil_12_read_rready","bank_4.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_4_read_rready","bank_4.read_idx_ready"],
          ["or_all__U1780.out","bank_4.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.read_will_update"],
          ["self.op_hcompute_conv_stencil_12_write.0","bank_4.update_data"],
          ["self.op_hcompute_conv_stencil_12_write_data_ready","bank_4.update_data_ready"],
          ["self.op_hcompute_conv_stencil_12_write_data_valid","bank_4.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U2095.out","bank_4.update_idx"],
          ["ctrl__U2072.valid","bank_4.update_idx_valid"],
          ["self.rst_n","bank_5.nreset_i"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_5.push_data"],
          ["self.op_hcompute_conv_stencil_5_write_data_ready","bank_5.push_data_ready"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_5.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_net.in","bank_5.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_net.in","bank_5.read_data"],
          ["conv_stencil_Bank5_read_ctrl_fork.ready_out","bank_5.read_data_ready"],
          ["conv_stencil_Bank5_read_ctrl_fork.valid_in","bank_5.read_data_valid"],
          ["self.op_hcompute_conv_stencil_13_read_rready","bank_5.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_5_read_rready","bank_5.read_idx_ready"],
          ["or_all__U1783.out","bank_5.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.read_will_update"],
          ["self.op_hcompute_conv_stencil_13_write.0","bank_5.update_data"],
          ["self.op_hcompute_conv_stencil_13_write_data_ready","bank_5.update_data_ready"],
          ["self.op_hcompute_conv_stencil_13_write_data_valid","bank_5.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U2156.out","bank_5.update_idx"],
          ["ctrl__U2133.valid","bank_5.update_idx_valid"],
          ["self.rst_n","bank_6.nreset_i"],
          ["self.op_hcompute_conv_stencil_6_write.0","bank_6.push_data"],
          ["self.op_hcompute_conv_stencil_6_write_data_ready","bank_6.push_data_ready"],
          ["self.op_hcompute_conv_stencil_6_write_wen","bank_6.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_net.in","bank_6.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_net.in","bank_6.read_data"],
          ["conv_stencil_Bank6_read_ctrl_fork.ready_out","bank_6.read_data_ready"],
          ["conv_stencil_Bank6_read_ctrl_fork.valid_in","bank_6.read_data_valid"],
          ["self.op_hcompute_conv_stencil_14_read_rready","bank_6.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_6_read_rready","bank_6.read_idx_ready"],
          ["or_all__U1786.out","bank_6.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.read_will_update"],
          ["self.op_hcompute_conv_stencil_14_write.0","bank_6.update_data"],
          ["self.op_hcompute_conv_stencil_14_write_data_ready","bank_6.update_data_ready"],
          ["self.op_hcompute_conv_stencil_14_write_data_valid","bank_6.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U2217.out","bank_6.update_idx"],
          ["ctrl__U2194.valid","bank_6.update_idx_valid"],
          ["self.rst_n","bank_7.nreset_i"],
          ["self.op_hcompute_conv_stencil_7_write.0","bank_7.push_data"],
          ["self.op_hcompute_conv_stencil_7_write_data_ready","bank_7.push_data_ready"],
          ["self.op_hcompute_conv_stencil_7_write_wen","bank_7.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_net.in","bank_7.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_net.in","bank_7.read_data"],
          ["conv_stencil_Bank7_read_ctrl_fork.ready_out","bank_7.read_data_ready"],
          ["conv_stencil_Bank7_read_ctrl_fork.valid_in","bank_7.read_data_valid"],
          ["self.op_hcompute_conv_stencil_15_read_rready","bank_7.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_7_read_rready","bank_7.read_idx_ready"],
          ["or_all__U1789.out","bank_7.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.read_will_update"],
          ["self.op_hcompute_conv_stencil_15_write.0","bank_7.update_data"],
          ["self.op_hcompute_conv_stencil_15_write_data_ready","bank_7.update_data_ready"],
          ["self.op_hcompute_conv_stencil_15_write_data_valid","bank_7.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U2278.out","bank_7.update_idx"],
          ["ctrl__U2255.valid","bank_7.update_idx_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_8_53"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_15"],
          ["self.rst_n","conv_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_8_53"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_15"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_ready_net.out","conv_stencil_Bank1_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_9_35"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_ready_net.out","conv_stencil_Bank1_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1_13"],
          ["self.rst_n","conv_stencil_Bank1_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_valid_net.in","conv_stencil_Bank1_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_9_35"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_valid_net.in","conv_stencil_Bank1_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1_13"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_ready_net.out","conv_stencil_Bank2_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_10_167"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_ready_net.out","conv_stencil_Bank2_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_2_11"],
          ["self.rst_n","conv_stencil_Bank2_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_valid_net.in","conv_stencil_Bank2_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_10_167"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_valid_net.in","conv_stencil_Bank2_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_2_11"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_ready_net.out","conv_stencil_Bank3_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_11_149"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_ready_net.out","conv_stencil_Bank3_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_3_9"],
          ["self.rst_n","conv_stencil_Bank3_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_valid_net.in","conv_stencil_Bank3_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_11_149"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_valid_net.in","conv_stencil_Bank3_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_3_9"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_ready_net.out","conv_stencil_Bank4_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_12_131"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_ready_net.out","conv_stencil_Bank4_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_4_7"],
          ["self.rst_n","conv_stencil_Bank4_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_valid_net.in","conv_stencil_Bank4_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_12_131"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_valid_net.in","conv_stencil_Bank4_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_4_7"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_ready_net.out","conv_stencil_Bank5_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_13_113"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_ready_net.out","conv_stencil_Bank5_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_5_5"],
          ["self.rst_n","conv_stencil_Bank5_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_valid_net.in","conv_stencil_Bank5_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_13_113"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_valid_net.in","conv_stencil_Bank5_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_5_5"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_ready_net.out","conv_stencil_Bank6_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_14_95"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_ready_net.out","conv_stencil_Bank6_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_6_3"],
          ["self.rst_n","conv_stencil_Bank6_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_valid_net.in","conv_stencil_Bank6_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_14_95"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_valid_net.in","conv_stencil_Bank6_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_6_3"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_ready_net.out","conv_stencil_Bank7_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_15_77"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_ready_net.out","conv_stencil_Bank7_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_7_1"],
          ["self.rst_n","conv_stencil_Bank7_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_valid_net.in","conv_stencil_Bank7_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_15_77"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_valid_net.in","conv_stencil_Bank7_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_7_1"],
          ["self.op_hcompute_conv_stencil_10_read.0","conv_stencil_op_hcompute_conv_stencil_10_167_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_10_167_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_10_167_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","conv_stencil_op_hcompute_conv_stencil_11_149_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_11_149_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_11_149_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","conv_stencil_op_hcompute_conv_stencil_12_131_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_12_131_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_12_131_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","conv_stencil_op_hcompute_conv_stencil_13_113_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_13_113_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_13_113_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","conv_stencil_op_hcompute_conv_stencil_14_95_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_14_95_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_14_95_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","conv_stencil_op_hcompute_conv_stencil_15_77_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_15_77_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_15_77_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","conv_stencil_op_hcompute_conv_stencil_8_53_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_8_53_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_8_53_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","conv_stencil_op_hcompute_conv_stencil_9_35_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_9_35_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_9_35_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_15_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_15_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_15_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_13_net.out"],
          ["op_hcompute_hw_output_stencil_1_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_13_ready_net.in"],
          ["op_hcompute_hw_output_stencil_1_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_13_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","conv_stencil_op_hcompute_hw_output_stencil_2_11_net.out"],
          ["op_hcompute_hw_output_stencil_2_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_2_11_ready_net.in"],
          ["op_hcompute_hw_output_stencil_2_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_2_11_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","conv_stencil_op_hcompute_hw_output_stencil_3_9_net.out"],
          ["op_hcompute_hw_output_stencil_3_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_3_9_ready_net.in"],
          ["op_hcompute_hw_output_stencil_3_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_3_9_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_4_read.0","conv_stencil_op_hcompute_hw_output_stencil_4_7_net.out"],
          ["op_hcompute_hw_output_stencil_4_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_4_7_ready_net.in"],
          ["op_hcompute_hw_output_stencil_4_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_4_7_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_5_read.0","conv_stencil_op_hcompute_hw_output_stencil_5_5_net.out"],
          ["op_hcompute_hw_output_stencil_5_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_5_5_ready_net.in"],
          ["op_hcompute_hw_output_stencil_5_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_5_5_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_6_read.0","conv_stencil_op_hcompute_hw_output_stencil_6_3_net.out"],
          ["op_hcompute_hw_output_stencil_6_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_6_3_ready_net.in"],
          ["op_hcompute_hw_output_stencil_6_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_6_3_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_7_read.0","conv_stencil_op_hcompute_hw_output_stencil_7_1_net.out"],
          ["op_hcompute_hw_output_stencil_7_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_7_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_7_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_7_1_valid_net.out"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1851.d","ctrl__U1828.d"],
          ["self.op_hcompute_conv_stencil_8_write_data_valid","ctrl__U1828.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1912.d","ctrl__U1889.d"],
          ["self.op_hcompute_conv_stencil_9_write_data_valid","ctrl__U1889.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1973.d","ctrl__U1950.d"],
          ["self.op_hcompute_conv_stencil_10_write_data_valid","ctrl__U1950.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U2034.d","ctrl__U2011.d"],
          ["self.op_hcompute_conv_stencil_11_write_data_valid","ctrl__U2011.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U2095.d","ctrl__U2072.d"],
          ["self.op_hcompute_conv_stencil_12_write_data_valid","ctrl__U2072.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U2156.d","ctrl__U2133.d"],
          ["self.op_hcompute_conv_stencil_13_write_data_valid","ctrl__U2133.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U2217.d","ctrl__U2194.d"],
          ["self.op_hcompute_conv_stencil_14_write_data_valid","ctrl__U2194.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U2278.d","ctrl__U2255.d"],
          ["self.op_hcompute_conv_stencil_15_write_data_valid","ctrl__U2255.ready"],
          ["self.op_hcompute_conv_stencil_10_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1301.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1485.d"],
          ["self.op_hcompute_conv_stencil_11_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1324.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1508.d"],
          ["self.op_hcompute_conv_stencil_12_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1347.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1531.d"],
          ["self.op_hcompute_conv_stencil_13_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1370.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1554.d"],
          ["self.op_hcompute_conv_stencil_14_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1393.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1577.d"],
          ["self.op_hcompute_conv_stencil_15_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1416.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1600.d"],
          ["self.op_hcompute_conv_stencil_8_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1439.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1623.d"],
          ["self.op_hcompute_conv_stencil_9_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1462.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1646.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1661.d"],
          ["self.op_hcompute_hw_output_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1676.d"],
          ["self.op_hcompute_hw_output_stencil_2_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1691.d"],
          ["self.op_hcompute_hw_output_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1706.d"],
          ["self.op_hcompute_hw_output_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1721.d"],
          ["self.op_hcompute_hw_output_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1736.d"],
          ["self.op_hcompute_hw_output_stencil_6_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1751.d"],
          ["self.op_hcompute_hw_output_stencil_7_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1766.d"],
          ["self.op_hcompute_conv_stencil_10_read_data_ready","op_hcompute_conv_stencil_10_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_10_read_data_valid","op_hcompute_conv_stencil_10_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_ready","op_hcompute_conv_stencil_11_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_valid","op_hcompute_conv_stencil_11_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_ready","op_hcompute_conv_stencil_12_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_valid","op_hcompute_conv_stencil_12_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_ready","op_hcompute_conv_stencil_13_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_valid","op_hcompute_conv_stencil_13_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_ready","op_hcompute_conv_stencil_14_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_valid","op_hcompute_conv_stencil_14_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_ready","op_hcompute_conv_stencil_15_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_valid","op_hcompute_conv_stencil_15_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_ready","op_hcompute_conv_stencil_8_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_valid","op_hcompute_conv_stencil_8_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_ready","op_hcompute_conv_stencil_9_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_valid","op_hcompute_conv_stencil_9_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_1_read_data_ready","op_hcompute_hw_output_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_1_read_data_valid","op_hcompute_hw_output_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_2_read_data_ready","op_hcompute_hw_output_stencil_2_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_2_read_data_valid","op_hcompute_hw_output_stencil_2_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_3_read_data_ready","op_hcompute_hw_output_stencil_3_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_3_read_data_valid","op_hcompute_hw_output_stencil_3_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_4_read_data_ready","op_hcompute_hw_output_stencil_4_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_4_read_data_valid","op_hcompute_hw_output_stencil_4_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_5_read_data_ready","op_hcompute_hw_output_stencil_5_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_5_read_data_valid","op_hcompute_hw_output_stencil_5_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_6_read_data_ready","op_hcompute_hw_output_stencil_6_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_6_read_data_valid","op_hcompute_hw_output_stencil_6_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_7_read_data_ready","op_hcompute_hw_output_stencil_7_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_7_read_data_valid","op_hcompute_hw_output_stencil_7_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","or_all__U1768.in0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","or_all__U1768.in1"],
          ["self.op_hcompute_conv_stencil_9_read_ren","or_all__U1771.in0"],
          ["self.op_hcompute_hw_output_stencil_1_read_ren","or_all__U1771.in1"],
          ["self.op_hcompute_conv_stencil_10_read_ren","or_all__U1774.in0"],
          ["self.op_hcompute_hw_output_stencil_2_read_ren","or_all__U1774.in1"],
          ["self.op_hcompute_conv_stencil_11_read_ren","or_all__U1777.in0"],
          ["self.op_hcompute_hw_output_stencil_3_read_ren","or_all__U1777.in1"],
          ["self.op_hcompute_conv_stencil_12_read_ren","or_all__U1780.in0"],
          ["self.op_hcompute_hw_output_stencil_4_read_ren","or_all__U1780.in1"],
          ["self.op_hcompute_conv_stencil_13_read_ren","or_all__U1783.in0"],
          ["self.op_hcompute_hw_output_stencil_5_read_ren","or_all__U1783.in1"],
          ["self.op_hcompute_conv_stencil_14_read_ren","or_all__U1786.in0"],
          ["self.op_hcompute_hw_output_stencil_6_read_ren","or_all__U1786.in1"],
          ["self.op_hcompute_conv_stencil_15_read_ren","or_all__U1789.in0"],
          ["self.op_hcompute_hw_output_stencil_7_read_ren","or_all__U1789.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U27"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__679.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_ready","op_hcompute_conv_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_valid","op_hcompute_conv_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U29"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$const_p0__682.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_10_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_10_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_10_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_10_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_852_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_853_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_854_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_855_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_856_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_857_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_858_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_3_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_10_flow_ctrl":{
            "modref":"global.flow_ctrl__U61"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","inner_compute$add_852_866_867.in0"],
          ["inner_compute$add_conv_stencil_3_865_866.out","inner_compute$add_852_866_867.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write.0","inner_compute$add_852_866_867.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","inner_compute$add_853_864_865.in0"],
          ["inner_compute$add_854_863_864.out","inner_compute$add_853_864_865.in1"],
          ["inner_compute$add_conv_stencil_3_865_866.in1","inner_compute$add_853_864_865.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.out","inner_compute$add_854_863_864.in0"],
          ["inner_compute$add_855_862_863.out","inner_compute$add_854_863_864.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.out","inner_compute$add_855_862_863.in0"],
          ["inner_compute$add_856_861_862.out","inner_compute$add_855_862_863.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.out","inner_compute$add_856_861_862.in0"],
          ["inner_compute$add_857_860_861.out","inner_compute$add_856_861_862.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.out","inner_compute$add_857_860_861.in0"],
          ["inner_compute$add_858_859_860.out","inner_compute$add_857_860_861.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.out","inner_compute$add_858_859_860.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.out","inner_compute$add_858_859_860.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute$add_conv_stencil_3_865_866.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_11_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_11_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_11_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_11_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_919_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_920_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_921_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_922_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_923_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_924_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_925_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_4_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_11_flow_ctrl":{
            "modref":"global.flow_ctrl__U70"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.out","inner_compute$add_919_933_934.in0"],
          ["inner_compute$add_conv_stencil_4_932_933.out","inner_compute$add_919_933_934.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write.0","inner_compute$add_919_933_934.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.out","inner_compute$add_920_931_932.in0"],
          ["inner_compute$add_921_930_931.out","inner_compute$add_920_931_932.in1"],
          ["inner_compute$add_conv_stencil_4_932_933.in1","inner_compute$add_920_931_932.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.out","inner_compute$add_921_930_931.in0"],
          ["inner_compute$add_922_929_930.out","inner_compute$add_921_930_931.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.out","inner_compute$add_922_929_930.in0"],
          ["inner_compute$add_923_928_929.out","inner_compute$add_922_929_930.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.out","inner_compute$add_923_928_929.in0"],
          ["inner_compute$add_924_927_928.out","inner_compute$add_923_928_929.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.out","inner_compute$add_924_927_928.in0"],
          ["inner_compute$add_925_926_927.out","inner_compute$add_924_927_928.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.out","inner_compute$add_925_926_927.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.out","inner_compute$add_925_926_927.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute$add_conv_stencil_4_932_933.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_12_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_12_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_12_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_12_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_986_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_987_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_988_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_989_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_990_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_991_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_992_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_5_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_12_flow_ctrl":{
            "modref":"global.flow_ctrl__U79"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.out","inner_compute$add_986_1000_1001.in0"],
          ["inner_compute$add_conv_stencil_5_999_1000.out","inner_compute$add_986_1000_1001.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write.0","inner_compute$add_986_1000_1001.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.out","inner_compute$add_987_998_999.in0"],
          ["inner_compute$add_988_997_998.out","inner_compute$add_987_998_999.in1"],
          ["inner_compute$add_conv_stencil_5_999_1000.in1","inner_compute$add_987_998_999.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.out","inner_compute$add_988_997_998.in0"],
          ["inner_compute$add_989_996_997.out","inner_compute$add_988_997_998.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.out","inner_compute$add_989_996_997.in0"],
          ["inner_compute$add_990_995_996.out","inner_compute$add_989_996_997.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.out","inner_compute$add_990_995_996.in0"],
          ["inner_compute$add_991_994_995.out","inner_compute$add_990_995_996.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.out","inner_compute$add_991_994_995.in0"],
          ["inner_compute$add_992_993_994.out","inner_compute$add_991_994_995.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.out","inner_compute$add_992_993_994.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.out","inner_compute$add_992_993_994.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute$add_conv_stencil_5_999_1000.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_13_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_13_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_13_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_13_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_1053_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1054_1065_1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1055_1064_1065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1056_1063_1064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1057_1062_1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1058_1061_1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1059_1060_1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_6_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_13_flow_ctrl":{
            "modref":"global.flow_ctrl__U88"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.out","inner_compute$add_1053_1067_1068.in0"],
          ["inner_compute$add_conv_stencil_6_1066_1067.out","inner_compute$add_1053_1067_1068.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write.0","inner_compute$add_1053_1067_1068.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.out","inner_compute$add_1054_1065_1066.in0"],
          ["inner_compute$add_1055_1064_1065.out","inner_compute$add_1054_1065_1066.in1"],
          ["inner_compute$add_conv_stencil_6_1066_1067.in1","inner_compute$add_1054_1065_1066.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.out","inner_compute$add_1055_1064_1065.in0"],
          ["inner_compute$add_1056_1063_1064.out","inner_compute$add_1055_1064_1065.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.out","inner_compute$add_1056_1063_1064.in0"],
          ["inner_compute$add_1057_1062_1063.out","inner_compute$add_1056_1063_1064.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.out","inner_compute$add_1057_1062_1063.in0"],
          ["inner_compute$add_1058_1061_1062.out","inner_compute$add_1057_1062_1063.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.out","inner_compute$add_1058_1061_1062.in0"],
          ["inner_compute$add_1059_1060_1061.out","inner_compute$add_1058_1061_1062.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.out","inner_compute$add_1059_1060_1061.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.out","inner_compute$add_1059_1060_1061.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute$add_conv_stencil_6_1066_1067.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_14_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_14_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_14_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_14_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_1120_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1121_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1122_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1123_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1124_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1125_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1126_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_7_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_14_flow_ctrl":{
            "modref":"global.flow_ctrl__U97"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.out","inner_compute$add_1120_1134_1135.in0"],
          ["inner_compute$add_conv_stencil_7_1133_1134.out","inner_compute$add_1120_1134_1135.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write.0","inner_compute$add_1120_1134_1135.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.out","inner_compute$add_1121_1132_1133.in0"],
          ["inner_compute$add_1122_1131_1132.out","inner_compute$add_1121_1132_1133.in1"],
          ["inner_compute$add_conv_stencil_7_1133_1134.in1","inner_compute$add_1121_1132_1133.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.out","inner_compute$add_1122_1131_1132.in0"],
          ["inner_compute$add_1123_1130_1131.out","inner_compute$add_1122_1131_1132.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.out","inner_compute$add_1123_1130_1131.in0"],
          ["inner_compute$add_1124_1129_1130.out","inner_compute$add_1123_1130_1131.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.out","inner_compute$add_1124_1129_1130.in0"],
          ["inner_compute$add_1125_1128_1129.out","inner_compute$add_1124_1129_1130.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.out","inner_compute$add_1125_1128_1129.in0"],
          ["inner_compute$add_1126_1127_1128.out","inner_compute$add_1125_1128_1129.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.out","inner_compute$add_1126_1127_1128.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.out","inner_compute$add_1126_1127_1128.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute$add_conv_stencil_7_1133_1134.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_15_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_15_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_15_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_15_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_1187_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1188_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1189_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1190_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1191_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1192_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1193_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_8_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_15_flow_ctrl":{
            "modref":"global.flow_ctrl__U106"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.out","inner_compute$add_1187_1201_1202.in0"],
          ["inner_compute$add_conv_stencil_8_1200_1201.out","inner_compute$add_1187_1201_1202.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write.0","inner_compute$add_1187_1201_1202.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.out","inner_compute$add_1188_1199_1200.in0"],
          ["inner_compute$add_1189_1198_1199.out","inner_compute$add_1188_1199_1200.in1"],
          ["inner_compute$add_conv_stencil_8_1200_1201.in1","inner_compute$add_1188_1199_1200.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.out","inner_compute$add_1189_1198_1199.in0"],
          ["inner_compute$add_1190_1197_1198.out","inner_compute$add_1189_1198_1199.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.out","inner_compute$add_1190_1197_1198.in0"],
          ["inner_compute$add_1191_1196_1197.out","inner_compute$add_1190_1197_1198.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.out","inner_compute$add_1191_1196_1197.in0"],
          ["inner_compute$add_1192_1195_1196.out","inner_compute$add_1191_1196_1197.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.out","inner_compute$add_1192_1195_1196.in0"],
          ["inner_compute$add_1193_1194_1195.out","inner_compute$add_1192_1195_1196.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.out","inner_compute$add_1193_1194_1195.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.out","inner_compute$add_1193_1194_1195.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute$add_conv_stencil_8_1200_1201.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_2_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_2_flow_ctrl":{
            "modref":"global.flow_ctrl__U31"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute$const_p0__685.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write_ready","op_hcompute_conv_stencil_2_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write_valid","op_hcompute_conv_stencil_2_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_3_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_3_flow_ctrl":{
            "modref":"global.flow_ctrl__U33"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute$const_p0__688.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write_ready","op_hcompute_conv_stencil_3_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write_valid","op_hcompute_conv_stencil_3_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_4_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_4_flow_ctrl":{
            "modref":"global.flow_ctrl__U35"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute$const_p0__691.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write_ready","op_hcompute_conv_stencil_4_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write_valid","op_hcompute_conv_stencil_4_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_5_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_5_flow_ctrl":{
            "modref":"global.flow_ctrl__U37"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute$const_p0__694.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write_ready","op_hcompute_conv_stencil_5_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write_valid","op_hcompute_conv_stencil_5_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_6_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_6_flow_ctrl":{
            "modref":"global.flow_ctrl__U39"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write.0","inner_compute$const_p0__697.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write_ready","op_hcompute_conv_stencil_6_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write_valid","op_hcompute_conv_stencil_6_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_7_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_7_flow_ctrl":{
            "modref":"global.flow_ctrl__U41"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write.0","inner_compute$const_p0__700.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write_ready","op_hcompute_conv_stencil_7_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write_valid","op_hcompute_conv_stencil_7_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_8_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_8_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_8_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_8_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_718_732_733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_719_730_731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_720_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_721_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_722_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_723_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_724_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_1_731_732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_8_flow_ctrl":{
            "modref":"global.flow_ctrl__U43"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.out","inner_compute$add_718_732_733.in0"],
          ["inner_compute$add_conv_stencil_1_731_732.out","inner_compute$add_718_732_733.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write.0","inner_compute$add_718_732_733.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.out","inner_compute$add_719_730_731.in0"],
          ["inner_compute$add_720_729_730.out","inner_compute$add_719_730_731.in1"],
          ["inner_compute$add_conv_stencil_1_731_732.in1","inner_compute$add_719_730_731.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.out","inner_compute$add_720_729_730.in0"],
          ["inner_compute$add_721_728_729.out","inner_compute$add_720_729_730.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.out","inner_compute$add_721_728_729.in0"],
          ["inner_compute$add_722_727_728.out","inner_compute$add_721_728_729.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.out","inner_compute$add_722_727_728.in0"],
          ["inner_compute$add_723_726_727.out","inner_compute$add_722_727_728.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.out","inner_compute$add_723_726_727.in0"],
          ["inner_compute$add_724_725_726.out","inner_compute$add_723_726_727.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.out","inner_compute$add_724_725_726.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.out","inner_compute$add_724_725_726.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute$add_conv_stencil_1_731_732.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_9_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_9_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_9_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_9_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_2_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_9_flow_ctrl":{
            "modref":"global.flow_ctrl__U52"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.out","inner_compute$add_785_799_800.in0"],
          ["inner_compute$add_conv_stencil_2_798_799.out","inner_compute$add_785_799_800.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write.0","inner_compute$add_785_799_800.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.out","inner_compute$add_786_797_798.in0"],
          ["inner_compute$add_787_796_797.out","inner_compute$add_786_797_798.in1"],
          ["inner_compute$add_conv_stencil_2_798_799.in1","inner_compute$add_786_797_798.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.out","inner_compute$add_787_796_797.in0"],
          ["inner_compute$add_788_795_796.out","inner_compute$add_787_796_797.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.out","inner_compute$add_788_795_796.in0"],
          ["inner_compute$add_789_794_795.out","inner_compute$add_788_795_796.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.out","inner_compute$add_789_794_795.in0"],
          ["inner_compute$add_790_793_794.out","inner_compute$add_789_794_795.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.out","inner_compute$add_790_793_794.in0"],
          ["inner_compute$add_791_792_793.out","inner_compute$add_790_793_794.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.out","inner_compute$add_791_792_793.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.out","inner_compute$add_791_792_793.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute$add_conv_stencil_2_798_799.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ready","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_valid","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl":{
            "modref":"global.flow_ctrl__U6"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ready","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_valid","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ready","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_valid","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl":{
            "modref":"global.flow_ctrl__U12"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ready","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_valid","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl":{
            "modref":"global.flow_ctrl__U15"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ready","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_valid","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl":{
            "modref":"global.flow_ctrl__U18"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ready","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_valid","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl":{
            "modref":"global.flow_ctrl__U21"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ready","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_valid","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write.0"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U24"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U115"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U118"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_1_read_ready","op_hcompute_hw_output_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","op_hcompute_hw_output_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_1_read_valid","op_hcompute_hw_output_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_1_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_2_flow_ctrl":{
            "modref":"global.flow_ctrl__U121"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_2_read_ready","op_hcompute_hw_output_stencil_2_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","op_hcompute_hw_output_stencil_2_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_2_read_valid","op_hcompute_hw_output_stencil_2_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_2_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_3_flow_ctrl":{
            "modref":"global.flow_ctrl__U124"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_3_read_ready","op_hcompute_hw_output_stencil_3_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","op_hcompute_hw_output_stencil_3_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_3_read_valid","op_hcompute_hw_output_stencil_3_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_3_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_4_flow_ctrl":{
            "modref":"global.flow_ctrl__U127"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_4_read_ready","op_hcompute_hw_output_stencil_4_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","op_hcompute_hw_output_stencil_4_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_4_read_valid","op_hcompute_hw_output_stencil_4_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_4_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_5_flow_ctrl":{
            "modref":"global.flow_ctrl__U130"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_5_read_ready","op_hcompute_hw_output_stencil_5_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","op_hcompute_hw_output_stencil_5_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_5_read_valid","op_hcompute_hw_output_stencil_5_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_5_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_6_flow_ctrl":{
            "modref":"global.flow_ctrl__U133"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_6_read_ready","op_hcompute_hw_output_stencil_6_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","op_hcompute_hw_output_stencil_6_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_6_read_valid","op_hcompute_hw_output_stencil_6_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_6_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_7_flow_ctrl":{
            "modref":"global.flow_ctrl__U136"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_7_read_ready","op_hcompute_hw_output_stencil_7_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","op_hcompute_hw_output_stencil_7_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_7_read_valid","op_hcompute_hw_output_stencil_7_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_7_read.0"]
        ]
      },
      "data_bc_U2791_pt__U2792":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2795_pt__U2796":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2799_pt__U2800":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2803_pt__U2804":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2807_pt__U2808":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2811_pt__U2812":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2815_pt__U2816":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2819_pt__U2820":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2823_pt__U2824":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2827_pt__U2828":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2831_pt__U2832":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2835_pt__U2836":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2839_pt__U2840":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2843_pt__U2844":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2847_pt__U2848":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2851_pt__U2852":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2855_pt__U2856":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2859_pt__U2860":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2863_pt__U2864":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2867_pt__U2868":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2871_pt__U2872":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2875_pt__U2876":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2879_pt__U2880":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2883_pt__U2884":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2887_pt__U2888":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2891_pt__U2892":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2895_pt__U2896":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2899_pt__U2900":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2903_pt__U2904":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2907_pt__U2908":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2911_pt__U2912":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2915_pt__U2916":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2919_pt__U2920":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2923_pt__U2924":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2927_pt__U2928":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2931_pt__U2932":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2935_pt__U2936":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2939_pt__U2940":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2943_pt__U2944":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2947_pt__U2948":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2951_pt__U2952":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2955_pt__U2956":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2959_pt__U2960":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2963_pt__U2964":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2967_pt__U2968":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2971_pt__U2972":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2975_pt__U2976":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2979_pt__U2980":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2983_pt__U2984":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2987_pt__U2988":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2991_pt__U2992":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2995_pt__U2996":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2999_pt__U3000":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U3003_pt__U3004":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U3007_pt__U3008":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U3011_pt__U3012":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U106":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U107":{
            "modref":"corebit.and"
          },
          "and_all__U108":{
            "modref":"corebit.and"
          },
          "and_all__U109":{
            "modref":"corebit.and"
          },
          "and_all__U110":{
            "modref":"corebit.and"
          },
          "and_all__U111":{
            "modref":"corebit.and"
          },
          "and_all__U112":{
            "modref":"corebit.and"
          },
          "and_all__U113":{
            "modref":"corebit.and"
          },
          "and_all__U114":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U107.in0"],
          ["self.valid_in_1","and_all__U107.in1"],
          ["and_all__U108.in0","and_all__U107.out"],
          ["self.valid_in_2","and_all__U108.in1"],
          ["self.valid_out_0","and_all__U108.out"],
          ["self.valid_in_1","and_all__U109.in0"],
          ["self.valid_in_2","and_all__U109.in1"],
          ["and_all__U110.in0","and_all__U109.out"],
          ["self.ready_out_0","and_all__U110.in1"],
          ["self.ready_in_0","and_all__U110.out"],
          ["self.valid_in_0","and_all__U111.in0"],
          ["self.valid_in_2","and_all__U111.in1"],
          ["and_all__U112.in0","and_all__U111.out"],
          ["self.ready_out_0","and_all__U112.in1"],
          ["self.ready_in_1","and_all__U112.out"],
          ["self.valid_in_0","and_all__U113.in0"],
          ["self.valid_in_1","and_all__U113.in1"],
          ["and_all__U114.in0","and_all__U113.out"],
          ["self.ready_out_0","and_all__U114.in1"],
          ["self.ready_in_2","and_all__U114.out"]
        ]
      },
      "flow_ctrl__U115":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U116":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U117":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U117.in0","and_all__U116.out"],
          ["self.ready_out_0","and_all__U117.in1"],
          ["self.ready_in_0","and_all__U117.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U118":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U119":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U120":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U120.in0","and_all__U119.out"],
          ["self.ready_out_0","and_all__U120.in1"],
          ["self.ready_in_0","and_all__U120.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U12":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U14":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U14.in0","and_all__U13.out"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_0","and_all__U14.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U121":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U122":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U123":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U123.in0","and_all__U122.out"],
          ["self.ready_out_0","and_all__U123.in1"],
          ["self.ready_in_0","and_all__U123.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1231":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1232":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1233":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1233.in0","and_all__U1232.out"],
          ["self.ready_out_0","and_all__U1233.in1"],
          ["self.ready_in_0","and_all__U1233.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1234":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1235":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1236":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1236.in0","and_all__U1235.out"],
          ["self.ready_out_0","and_all__U1236.in1"],
          ["self.ready_in_0","and_all__U1236.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1237":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1238":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1239":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1239.in0","and_all__U1238.out"],
          ["self.ready_out_0","and_all__U1239.in1"],
          ["self.ready_in_0","and_all__U1239.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U124":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U125":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U126":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U126.in0","and_all__U125.out"],
          ["self.ready_out_0","and_all__U126.in1"],
          ["self.ready_in_0","and_all__U126.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1240":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1241":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1242":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1242.in0","and_all__U1241.out"],
          ["self.ready_out_0","and_all__U1242.in1"],
          ["self.ready_in_0","and_all__U1242.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1243":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1244":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1245":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1245.in0","and_all__U1244.out"],
          ["self.ready_out_0","and_all__U1245.in1"],
          ["self.ready_in_0","and_all__U1245.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1246":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1247":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1248":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1248.in0","and_all__U1247.out"],
          ["self.ready_out_0","and_all__U1248.in1"],
          ["self.ready_in_0","and_all__U1248.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1249":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1250":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1251":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1251.in0","and_all__U1250.out"],
          ["self.ready_out_0","and_all__U1251.in1"],
          ["self.ready_in_0","and_all__U1251.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1252":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1253":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1254":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1254.in0","and_all__U1253.out"],
          ["self.ready_out_0","and_all__U1254.in1"],
          ["self.ready_in_0","and_all__U1254.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1255":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1256":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1257":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1257.in0","and_all__U1256.out"],
          ["self.ready_out_0","and_all__U1257.in1"],
          ["self.ready_in_0","and_all__U1257.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1258":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1259":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1260":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1260.in0","and_all__U1259.out"],
          ["self.ready_out_0","and_all__U1260.in1"],
          ["self.ready_in_0","and_all__U1260.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1261":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1262":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1263":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1263.in0","and_all__U1262.out"],
          ["self.ready_out_0","and_all__U1263.in1"],
          ["self.ready_in_0","and_all__U1263.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1264":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1265":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1266":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1266.in0","and_all__U1265.out"],
          ["self.ready_out_0","and_all__U1266.in1"],
          ["self.ready_in_0","and_all__U1266.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1267":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1268":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1269":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1269.in0","and_all__U1268.out"],
          ["self.ready_out_0","and_all__U1269.in1"],
          ["self.ready_in_0","and_all__U1269.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U127":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U128":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U129":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U129.in0","and_all__U128.out"],
          ["self.ready_out_0","and_all__U129.in1"],
          ["self.ready_in_0","and_all__U129.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1270":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1271":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1272":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1272.in0","and_all__U1271.out"],
          ["self.ready_out_0","and_all__U1272.in1"],
          ["self.ready_in_0","and_all__U1272.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1273":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1274":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1275":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1275.in0","and_all__U1274.out"],
          ["self.ready_out_0","and_all__U1275.in1"],
          ["self.ready_in_0","and_all__U1275.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1276":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1277":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1278":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1278.in0","and_all__U1277.out"],
          ["self.ready_out_0","and_all__U1278.in1"],
          ["self.ready_in_0","and_all__U1278.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U130":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U131":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U132":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U132.in0","and_all__U131.out"],
          ["self.ready_out_0","and_all__U132.in1"],
          ["self.ready_in_0","and_all__U132.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U133":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U134":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U135":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U135.in0","and_all__U134.out"],
          ["self.ready_out_0","and_all__U135.in1"],
          ["self.ready_in_0","and_all__U135.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U136":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U137":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U138":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U138.in0","and_all__U137.out"],
          ["self.ready_out_0","and_all__U138.in1"],
          ["self.ready_in_0","and_all__U138.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U15":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U17":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U17.in0","and_all__U16.out"],
          ["self.ready_out_0","and_all__U17.in1"],
          ["self.ready_in_0","and_all__U17.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U18":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U20":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U20.in0","and_all__U19.out"],
          ["self.ready_out_0","and_all__U20.in1"],
          ["self.ready_in_0","and_all__U20.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U21":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U23":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U23.in0","and_all__U22.out"],
          ["self.ready_out_0","and_all__U23.in1"],
          ["self.ready_in_0","and_all__U23.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U2279":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2280":{
            "modref":"corebit.and"
          },
          "and_all__U2281":{
            "modref":"corebit.and"
          },
          "and_all__U2282":{
            "modref":"corebit.and"
          },
          "and_all__U2283":{
            "modref":"corebit.and"
          },
          "and_all__U2284":{
            "modref":"corebit.and"
          },
          "and_all__U2285":{
            "modref":"corebit.and"
          },
          "and_all__U2286":{
            "modref":"corebit.and"
          },
          "and_all__U2287":{
            "modref":"corebit.and"
          },
          "and_all__U2288":{
            "modref":"corebit.and"
          },
          "and_all__U2289":{
            "modref":"corebit.and"
          },
          "and_all__U2290":{
            "modref":"corebit.and"
          },
          "and_all__U2291":{
            "modref":"corebit.and"
          },
          "and_all__U2292":{
            "modref":"corebit.and"
          },
          "and_all__U2293":{
            "modref":"corebit.and"
          },
          "and_all__U2294":{
            "modref":"corebit.and"
          },
          "and_all__U2295":{
            "modref":"corebit.and"
          },
          "and_all__U2296":{
            "modref":"corebit.and"
          },
          "and_all__U2297":{
            "modref":"corebit.and"
          },
          "and_all__U2298":{
            "modref":"corebit.and"
          },
          "and_all__U2299":{
            "modref":"corebit.and"
          },
          "and_all__U2300":{
            "modref":"corebit.and"
          },
          "and_all__U2301":{
            "modref":"corebit.and"
          },
          "and_all__U2302":{
            "modref":"corebit.and"
          },
          "and_all__U2303":{
            "modref":"corebit.and"
          },
          "and_all__U2304":{
            "modref":"corebit.and"
          },
          "and_all__U2305":{
            "modref":"corebit.and"
          },
          "and_all__U2306":{
            "modref":"corebit.and"
          },
          "and_all__U2307":{
            "modref":"corebit.and"
          },
          "and_all__U2308":{
            "modref":"corebit.and"
          },
          "and_all__U2309":{
            "modref":"corebit.and"
          },
          "and_all__U2310":{
            "modref":"corebit.and"
          },
          "and_all__U2311":{
            "modref":"corebit.and"
          },
          "and_all__U2312":{
            "modref":"corebit.and"
          },
          "and_all__U2313":{
            "modref":"corebit.and"
          },
          "and_all__U2314":{
            "modref":"corebit.and"
          },
          "and_all__U2315":{
            "modref":"corebit.and"
          },
          "and_all__U2316":{
            "modref":"corebit.and"
          },
          "and_all__U2317":{
            "modref":"corebit.and"
          },
          "and_all__U2318":{
            "modref":"corebit.and"
          },
          "and_all__U2319":{
            "modref":"corebit.and"
          },
          "and_all__U2320":{
            "modref":"corebit.and"
          },
          "and_all__U2321":{
            "modref":"corebit.and"
          },
          "and_all__U2322":{
            "modref":"corebit.and"
          },
          "and_all__U2323":{
            "modref":"corebit.and"
          },
          "and_all__U2324":{
            "modref":"corebit.and"
          },
          "and_all__U2325":{
            "modref":"corebit.and"
          },
          "and_all__U2326":{
            "modref":"corebit.and"
          },
          "and_all__U2327":{
            "modref":"corebit.and"
          },
          "and_all__U2328":{
            "modref":"corebit.and"
          },
          "and_all__U2329":{
            "modref":"corebit.and"
          },
          "and_all__U2330":{
            "modref":"corebit.and"
          },
          "and_all__U2331":{
            "modref":"corebit.and"
          },
          "and_all__U2332":{
            "modref":"corebit.and"
          },
          "and_all__U2333":{
            "modref":"corebit.and"
          },
          "and_all__U2334":{
            "modref":"corebit.and"
          },
          "and_all__U2335":{
            "modref":"corebit.and"
          },
          "and_all__U2336":{
            "modref":"corebit.and"
          },
          "and_all__U2337":{
            "modref":"corebit.and"
          },
          "and_all__U2338":{
            "modref":"corebit.and"
          },
          "and_all__U2339":{
            "modref":"corebit.and"
          },
          "and_all__U2340":{
            "modref":"corebit.and"
          },
          "and_all__U2341":{
            "modref":"corebit.and"
          },
          "and_all__U2342":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2280.in0"],
          ["self.valid_in_1","and_all__U2280.in1"],
          ["and_all__U2281.in0","and_all__U2280.out"],
          ["self.valid_in_2","and_all__U2281.in1"],
          ["and_all__U2282.in0","and_all__U2281.out"],
          ["self.valid_in_3","and_all__U2282.in1"],
          ["and_all__U2283.in0","and_all__U2282.out"],
          ["self.valid_in_4","and_all__U2283.in1"],
          ["and_all__U2284.in0","and_all__U2283.out"],
          ["self.valid_in_5","and_all__U2284.in1"],
          ["and_all__U2285.in0","and_all__U2284.out"],
          ["self.valid_in_6","and_all__U2285.in1"],
          ["and_all__U2286.in0","and_all__U2285.out"],
          ["self.valid_in_7","and_all__U2286.in1"],
          ["self.valid_out_0","and_all__U2286.out"],
          ["self.valid_in_1","and_all__U2287.in0"],
          ["self.valid_in_2","and_all__U2287.in1"],
          ["and_all__U2288.in0","and_all__U2287.out"],
          ["self.valid_in_3","and_all__U2288.in1"],
          ["and_all__U2289.in0","and_all__U2288.out"],
          ["self.valid_in_4","and_all__U2289.in1"],
          ["and_all__U2290.in0","and_all__U2289.out"],
          ["self.valid_in_5","and_all__U2290.in1"],
          ["and_all__U2291.in0","and_all__U2290.out"],
          ["self.valid_in_6","and_all__U2291.in1"],
          ["and_all__U2292.in0","and_all__U2291.out"],
          ["self.valid_in_7","and_all__U2292.in1"],
          ["and_all__U2293.in0","and_all__U2292.out"],
          ["self.ready_out_0","and_all__U2293.in1"],
          ["self.ready_in_0","and_all__U2293.out"],
          ["self.valid_in_0","and_all__U2294.in0"],
          ["self.valid_in_2","and_all__U2294.in1"],
          ["and_all__U2295.in0","and_all__U2294.out"],
          ["self.valid_in_3","and_all__U2295.in1"],
          ["and_all__U2296.in0","and_all__U2295.out"],
          ["self.valid_in_4","and_all__U2296.in1"],
          ["and_all__U2297.in0","and_all__U2296.out"],
          ["self.valid_in_5","and_all__U2297.in1"],
          ["and_all__U2298.in0","and_all__U2297.out"],
          ["self.valid_in_6","and_all__U2298.in1"],
          ["and_all__U2299.in0","and_all__U2298.out"],
          ["self.valid_in_7","and_all__U2299.in1"],
          ["and_all__U2300.in0","and_all__U2299.out"],
          ["self.ready_out_0","and_all__U2300.in1"],
          ["self.ready_in_1","and_all__U2300.out"],
          ["self.valid_in_0","and_all__U2301.in0"],
          ["self.valid_in_1","and_all__U2301.in1"],
          ["and_all__U2302.in0","and_all__U2301.out"],
          ["self.valid_in_3","and_all__U2302.in1"],
          ["and_all__U2303.in0","and_all__U2302.out"],
          ["self.valid_in_4","and_all__U2303.in1"],
          ["and_all__U2304.in0","and_all__U2303.out"],
          ["self.valid_in_5","and_all__U2304.in1"],
          ["and_all__U2305.in0","and_all__U2304.out"],
          ["self.valid_in_6","and_all__U2305.in1"],
          ["and_all__U2306.in0","and_all__U2305.out"],
          ["self.valid_in_7","and_all__U2306.in1"],
          ["and_all__U2307.in0","and_all__U2306.out"],
          ["self.ready_out_0","and_all__U2307.in1"],
          ["self.ready_in_2","and_all__U2307.out"],
          ["self.valid_in_0","and_all__U2308.in0"],
          ["self.valid_in_1","and_all__U2308.in1"],
          ["and_all__U2309.in0","and_all__U2308.out"],
          ["self.valid_in_2","and_all__U2309.in1"],
          ["and_all__U2310.in0","and_all__U2309.out"],
          ["self.valid_in_4","and_all__U2310.in1"],
          ["and_all__U2311.in0","and_all__U2310.out"],
          ["self.valid_in_5","and_all__U2311.in1"],
          ["and_all__U2312.in0","and_all__U2311.out"],
          ["self.valid_in_6","and_all__U2312.in1"],
          ["and_all__U2313.in0","and_all__U2312.out"],
          ["self.valid_in_7","and_all__U2313.in1"],
          ["and_all__U2314.in0","and_all__U2313.out"],
          ["self.ready_out_0","and_all__U2314.in1"],
          ["self.ready_in_3","and_all__U2314.out"],
          ["self.valid_in_0","and_all__U2315.in0"],
          ["self.valid_in_1","and_all__U2315.in1"],
          ["and_all__U2316.in0","and_all__U2315.out"],
          ["self.valid_in_2","and_all__U2316.in1"],
          ["and_all__U2317.in0","and_all__U2316.out"],
          ["self.valid_in_3","and_all__U2317.in1"],
          ["and_all__U2318.in0","and_all__U2317.out"],
          ["self.valid_in_5","and_all__U2318.in1"],
          ["and_all__U2319.in0","and_all__U2318.out"],
          ["self.valid_in_6","and_all__U2319.in1"],
          ["and_all__U2320.in0","and_all__U2319.out"],
          ["self.valid_in_7","and_all__U2320.in1"],
          ["and_all__U2321.in0","and_all__U2320.out"],
          ["self.ready_out_0","and_all__U2321.in1"],
          ["self.ready_in_4","and_all__U2321.out"],
          ["self.valid_in_0","and_all__U2322.in0"],
          ["self.valid_in_1","and_all__U2322.in1"],
          ["and_all__U2323.in0","and_all__U2322.out"],
          ["self.valid_in_2","and_all__U2323.in1"],
          ["and_all__U2324.in0","and_all__U2323.out"],
          ["self.valid_in_3","and_all__U2324.in1"],
          ["and_all__U2325.in0","and_all__U2324.out"],
          ["self.valid_in_4","and_all__U2325.in1"],
          ["and_all__U2326.in0","and_all__U2325.out"],
          ["self.valid_in_6","and_all__U2326.in1"],
          ["and_all__U2327.in0","and_all__U2326.out"],
          ["self.valid_in_7","and_all__U2327.in1"],
          ["and_all__U2328.in0","and_all__U2327.out"],
          ["self.ready_out_0","and_all__U2328.in1"],
          ["self.ready_in_5","and_all__U2328.out"],
          ["self.valid_in_0","and_all__U2329.in0"],
          ["self.valid_in_1","and_all__U2329.in1"],
          ["and_all__U2330.in0","and_all__U2329.out"],
          ["self.valid_in_2","and_all__U2330.in1"],
          ["and_all__U2331.in0","and_all__U2330.out"],
          ["self.valid_in_3","and_all__U2331.in1"],
          ["and_all__U2332.in0","and_all__U2331.out"],
          ["self.valid_in_4","and_all__U2332.in1"],
          ["and_all__U2333.in0","and_all__U2332.out"],
          ["self.valid_in_5","and_all__U2333.in1"],
          ["and_all__U2334.in0","and_all__U2333.out"],
          ["self.valid_in_7","and_all__U2334.in1"],
          ["and_all__U2335.in0","and_all__U2334.out"],
          ["self.ready_out_0","and_all__U2335.in1"],
          ["self.ready_in_6","and_all__U2335.out"],
          ["self.valid_in_0","and_all__U2336.in0"],
          ["self.valid_in_1","and_all__U2336.in1"],
          ["and_all__U2337.in0","and_all__U2336.out"],
          ["self.valid_in_2","and_all__U2337.in1"],
          ["and_all__U2338.in0","and_all__U2337.out"],
          ["self.valid_in_3","and_all__U2338.in1"],
          ["and_all__U2339.in0","and_all__U2338.out"],
          ["self.valid_in_4","and_all__U2339.in1"],
          ["and_all__U2340.in0","and_all__U2339.out"],
          ["self.valid_in_5","and_all__U2340.in1"],
          ["and_all__U2341.in0","and_all__U2340.out"],
          ["self.valid_in_6","and_all__U2341.in1"],
          ["and_all__U2342.in0","and_all__U2341.out"],
          ["self.ready_out_0","and_all__U2342.in1"],
          ["self.ready_in_7","and_all__U2342.out"]
        ]
      },
      "flow_ctrl__U2343":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2344":{
            "modref":"corebit.and"
          },
          "and_all__U2345":{
            "modref":"corebit.and"
          },
          "and_all__U2346":{
            "modref":"corebit.and"
          },
          "and_all__U2347":{
            "modref":"corebit.and"
          },
          "and_all__U2348":{
            "modref":"corebit.and"
          },
          "and_all__U2349":{
            "modref":"corebit.and"
          },
          "and_all__U2350":{
            "modref":"corebit.and"
          },
          "and_all__U2351":{
            "modref":"corebit.and"
          },
          "and_all__U2352":{
            "modref":"corebit.and"
          },
          "and_all__U2353":{
            "modref":"corebit.and"
          },
          "and_all__U2354":{
            "modref":"corebit.and"
          },
          "and_all__U2355":{
            "modref":"corebit.and"
          },
          "and_all__U2356":{
            "modref":"corebit.and"
          },
          "and_all__U2357":{
            "modref":"corebit.and"
          },
          "and_all__U2358":{
            "modref":"corebit.and"
          },
          "and_all__U2359":{
            "modref":"corebit.and"
          },
          "and_all__U2360":{
            "modref":"corebit.and"
          },
          "and_all__U2361":{
            "modref":"corebit.and"
          },
          "and_all__U2362":{
            "modref":"corebit.and"
          },
          "and_all__U2363":{
            "modref":"corebit.and"
          },
          "and_all__U2364":{
            "modref":"corebit.and"
          },
          "and_all__U2365":{
            "modref":"corebit.and"
          },
          "and_all__U2366":{
            "modref":"corebit.and"
          },
          "and_all__U2367":{
            "modref":"corebit.and"
          },
          "and_all__U2368":{
            "modref":"corebit.and"
          },
          "and_all__U2369":{
            "modref":"corebit.and"
          },
          "and_all__U2370":{
            "modref":"corebit.and"
          },
          "and_all__U2371":{
            "modref":"corebit.and"
          },
          "and_all__U2372":{
            "modref":"corebit.and"
          },
          "and_all__U2373":{
            "modref":"corebit.and"
          },
          "and_all__U2374":{
            "modref":"corebit.and"
          },
          "and_all__U2375":{
            "modref":"corebit.and"
          },
          "and_all__U2376":{
            "modref":"corebit.and"
          },
          "and_all__U2377":{
            "modref":"corebit.and"
          },
          "and_all__U2378":{
            "modref":"corebit.and"
          },
          "and_all__U2379":{
            "modref":"corebit.and"
          },
          "and_all__U2380":{
            "modref":"corebit.and"
          },
          "and_all__U2381":{
            "modref":"corebit.and"
          },
          "and_all__U2382":{
            "modref":"corebit.and"
          },
          "and_all__U2383":{
            "modref":"corebit.and"
          },
          "and_all__U2384":{
            "modref":"corebit.and"
          },
          "and_all__U2385":{
            "modref":"corebit.and"
          },
          "and_all__U2386":{
            "modref":"corebit.and"
          },
          "and_all__U2387":{
            "modref":"corebit.and"
          },
          "and_all__U2388":{
            "modref":"corebit.and"
          },
          "and_all__U2389":{
            "modref":"corebit.and"
          },
          "and_all__U2390":{
            "modref":"corebit.and"
          },
          "and_all__U2391":{
            "modref":"corebit.and"
          },
          "and_all__U2392":{
            "modref":"corebit.and"
          },
          "and_all__U2393":{
            "modref":"corebit.and"
          },
          "and_all__U2394":{
            "modref":"corebit.and"
          },
          "and_all__U2395":{
            "modref":"corebit.and"
          },
          "and_all__U2396":{
            "modref":"corebit.and"
          },
          "and_all__U2397":{
            "modref":"corebit.and"
          },
          "and_all__U2398":{
            "modref":"corebit.and"
          },
          "and_all__U2399":{
            "modref":"corebit.and"
          },
          "and_all__U2400":{
            "modref":"corebit.and"
          },
          "and_all__U2401":{
            "modref":"corebit.and"
          },
          "and_all__U2402":{
            "modref":"corebit.and"
          },
          "and_all__U2403":{
            "modref":"corebit.and"
          },
          "and_all__U2404":{
            "modref":"corebit.and"
          },
          "and_all__U2405":{
            "modref":"corebit.and"
          },
          "and_all__U2406":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2344.in0"],
          ["self.valid_in_1","and_all__U2344.in1"],
          ["and_all__U2345.in0","and_all__U2344.out"],
          ["self.valid_in_2","and_all__U2345.in1"],
          ["and_all__U2346.in0","and_all__U2345.out"],
          ["self.valid_in_3","and_all__U2346.in1"],
          ["and_all__U2347.in0","and_all__U2346.out"],
          ["self.valid_in_4","and_all__U2347.in1"],
          ["and_all__U2348.in0","and_all__U2347.out"],
          ["self.valid_in_5","and_all__U2348.in1"],
          ["and_all__U2349.in0","and_all__U2348.out"],
          ["self.valid_in_6","and_all__U2349.in1"],
          ["and_all__U2350.in0","and_all__U2349.out"],
          ["self.valid_in_7","and_all__U2350.in1"],
          ["self.valid_out_0","and_all__U2350.out"],
          ["self.valid_in_1","and_all__U2351.in0"],
          ["self.valid_in_2","and_all__U2351.in1"],
          ["and_all__U2352.in0","and_all__U2351.out"],
          ["self.valid_in_3","and_all__U2352.in1"],
          ["and_all__U2353.in0","and_all__U2352.out"],
          ["self.valid_in_4","and_all__U2353.in1"],
          ["and_all__U2354.in0","and_all__U2353.out"],
          ["self.valid_in_5","and_all__U2354.in1"],
          ["and_all__U2355.in0","and_all__U2354.out"],
          ["self.valid_in_6","and_all__U2355.in1"],
          ["and_all__U2356.in0","and_all__U2355.out"],
          ["self.valid_in_7","and_all__U2356.in1"],
          ["and_all__U2357.in0","and_all__U2356.out"],
          ["self.ready_out_0","and_all__U2357.in1"],
          ["self.ready_in_0","and_all__U2357.out"],
          ["self.valid_in_0","and_all__U2358.in0"],
          ["self.valid_in_2","and_all__U2358.in1"],
          ["and_all__U2359.in0","and_all__U2358.out"],
          ["self.valid_in_3","and_all__U2359.in1"],
          ["and_all__U2360.in0","and_all__U2359.out"],
          ["self.valid_in_4","and_all__U2360.in1"],
          ["and_all__U2361.in0","and_all__U2360.out"],
          ["self.valid_in_5","and_all__U2361.in1"],
          ["and_all__U2362.in0","and_all__U2361.out"],
          ["self.valid_in_6","and_all__U2362.in1"],
          ["and_all__U2363.in0","and_all__U2362.out"],
          ["self.valid_in_7","and_all__U2363.in1"],
          ["and_all__U2364.in0","and_all__U2363.out"],
          ["self.ready_out_0","and_all__U2364.in1"],
          ["self.ready_in_1","and_all__U2364.out"],
          ["self.valid_in_0","and_all__U2365.in0"],
          ["self.valid_in_1","and_all__U2365.in1"],
          ["and_all__U2366.in0","and_all__U2365.out"],
          ["self.valid_in_3","and_all__U2366.in1"],
          ["and_all__U2367.in0","and_all__U2366.out"],
          ["self.valid_in_4","and_all__U2367.in1"],
          ["and_all__U2368.in0","and_all__U2367.out"],
          ["self.valid_in_5","and_all__U2368.in1"],
          ["and_all__U2369.in0","and_all__U2368.out"],
          ["self.valid_in_6","and_all__U2369.in1"],
          ["and_all__U2370.in0","and_all__U2369.out"],
          ["self.valid_in_7","and_all__U2370.in1"],
          ["and_all__U2371.in0","and_all__U2370.out"],
          ["self.ready_out_0","and_all__U2371.in1"],
          ["self.ready_in_2","and_all__U2371.out"],
          ["self.valid_in_0","and_all__U2372.in0"],
          ["self.valid_in_1","and_all__U2372.in1"],
          ["and_all__U2373.in0","and_all__U2372.out"],
          ["self.valid_in_2","and_all__U2373.in1"],
          ["and_all__U2374.in0","and_all__U2373.out"],
          ["self.valid_in_4","and_all__U2374.in1"],
          ["and_all__U2375.in0","and_all__U2374.out"],
          ["self.valid_in_5","and_all__U2375.in1"],
          ["and_all__U2376.in0","and_all__U2375.out"],
          ["self.valid_in_6","and_all__U2376.in1"],
          ["and_all__U2377.in0","and_all__U2376.out"],
          ["self.valid_in_7","and_all__U2377.in1"],
          ["and_all__U2378.in0","and_all__U2377.out"],
          ["self.ready_out_0","and_all__U2378.in1"],
          ["self.ready_in_3","and_all__U2378.out"],
          ["self.valid_in_0","and_all__U2379.in0"],
          ["self.valid_in_1","and_all__U2379.in1"],
          ["and_all__U2380.in0","and_all__U2379.out"],
          ["self.valid_in_2","and_all__U2380.in1"],
          ["and_all__U2381.in0","and_all__U2380.out"],
          ["self.valid_in_3","and_all__U2381.in1"],
          ["and_all__U2382.in0","and_all__U2381.out"],
          ["self.valid_in_5","and_all__U2382.in1"],
          ["and_all__U2383.in0","and_all__U2382.out"],
          ["self.valid_in_6","and_all__U2383.in1"],
          ["and_all__U2384.in0","and_all__U2383.out"],
          ["self.valid_in_7","and_all__U2384.in1"],
          ["and_all__U2385.in0","and_all__U2384.out"],
          ["self.ready_out_0","and_all__U2385.in1"],
          ["self.ready_in_4","and_all__U2385.out"],
          ["self.valid_in_0","and_all__U2386.in0"],
          ["self.valid_in_1","and_all__U2386.in1"],
          ["and_all__U2387.in0","and_all__U2386.out"],
          ["self.valid_in_2","and_all__U2387.in1"],
          ["and_all__U2388.in0","and_all__U2387.out"],
          ["self.valid_in_3","and_all__U2388.in1"],
          ["and_all__U2389.in0","and_all__U2388.out"],
          ["self.valid_in_4","and_all__U2389.in1"],
          ["and_all__U2390.in0","and_all__U2389.out"],
          ["self.valid_in_6","and_all__U2390.in1"],
          ["and_all__U2391.in0","and_all__U2390.out"],
          ["self.valid_in_7","and_all__U2391.in1"],
          ["and_all__U2392.in0","and_all__U2391.out"],
          ["self.ready_out_0","and_all__U2392.in1"],
          ["self.ready_in_5","and_all__U2392.out"],
          ["self.valid_in_0","and_all__U2393.in0"],
          ["self.valid_in_1","and_all__U2393.in1"],
          ["and_all__U2394.in0","and_all__U2393.out"],
          ["self.valid_in_2","and_all__U2394.in1"],
          ["and_all__U2395.in0","and_all__U2394.out"],
          ["self.valid_in_3","and_all__U2395.in1"],
          ["and_all__U2396.in0","and_all__U2395.out"],
          ["self.valid_in_4","and_all__U2396.in1"],
          ["and_all__U2397.in0","and_all__U2396.out"],
          ["self.valid_in_5","and_all__U2397.in1"],
          ["and_all__U2398.in0","and_all__U2397.out"],
          ["self.valid_in_7","and_all__U2398.in1"],
          ["and_all__U2399.in0","and_all__U2398.out"],
          ["self.ready_out_0","and_all__U2399.in1"],
          ["self.ready_in_6","and_all__U2399.out"],
          ["self.valid_in_0","and_all__U2400.in0"],
          ["self.valid_in_1","and_all__U2400.in1"],
          ["and_all__U2401.in0","and_all__U2400.out"],
          ["self.valid_in_2","and_all__U2401.in1"],
          ["and_all__U2402.in0","and_all__U2401.out"],
          ["self.valid_in_3","and_all__U2402.in1"],
          ["and_all__U2403.in0","and_all__U2402.out"],
          ["self.valid_in_4","and_all__U2403.in1"],
          ["and_all__U2404.in0","and_all__U2403.out"],
          ["self.valid_in_5","and_all__U2404.in1"],
          ["and_all__U2405.in0","and_all__U2404.out"],
          ["self.valid_in_6","and_all__U2405.in1"],
          ["and_all__U2406.in0","and_all__U2405.out"],
          ["self.ready_out_0","and_all__U2406.in1"],
          ["self.ready_in_7","and_all__U2406.out"]
        ]
      },
      "flow_ctrl__U24":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U26":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U26.in0","and_all__U25.out"],
          ["self.ready_out_0","and_all__U26.in1"],
          ["self.ready_in_0","and_all__U26.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U2407":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2408":{
            "modref":"corebit.and"
          },
          "and_all__U2409":{
            "modref":"corebit.and"
          },
          "and_all__U2410":{
            "modref":"corebit.and"
          },
          "and_all__U2411":{
            "modref":"corebit.and"
          },
          "and_all__U2412":{
            "modref":"corebit.and"
          },
          "and_all__U2413":{
            "modref":"corebit.and"
          },
          "and_all__U2414":{
            "modref":"corebit.and"
          },
          "and_all__U2415":{
            "modref":"corebit.and"
          },
          "and_all__U2416":{
            "modref":"corebit.and"
          },
          "and_all__U2417":{
            "modref":"corebit.and"
          },
          "and_all__U2418":{
            "modref":"corebit.and"
          },
          "and_all__U2419":{
            "modref":"corebit.and"
          },
          "and_all__U2420":{
            "modref":"corebit.and"
          },
          "and_all__U2421":{
            "modref":"corebit.and"
          },
          "and_all__U2422":{
            "modref":"corebit.and"
          },
          "and_all__U2423":{
            "modref":"corebit.and"
          },
          "and_all__U2424":{
            "modref":"corebit.and"
          },
          "and_all__U2425":{
            "modref":"corebit.and"
          },
          "and_all__U2426":{
            "modref":"corebit.and"
          },
          "and_all__U2427":{
            "modref":"corebit.and"
          },
          "and_all__U2428":{
            "modref":"corebit.and"
          },
          "and_all__U2429":{
            "modref":"corebit.and"
          },
          "and_all__U2430":{
            "modref":"corebit.and"
          },
          "and_all__U2431":{
            "modref":"corebit.and"
          },
          "and_all__U2432":{
            "modref":"corebit.and"
          },
          "and_all__U2433":{
            "modref":"corebit.and"
          },
          "and_all__U2434":{
            "modref":"corebit.and"
          },
          "and_all__U2435":{
            "modref":"corebit.and"
          },
          "and_all__U2436":{
            "modref":"corebit.and"
          },
          "and_all__U2437":{
            "modref":"corebit.and"
          },
          "and_all__U2438":{
            "modref":"corebit.and"
          },
          "and_all__U2439":{
            "modref":"corebit.and"
          },
          "and_all__U2440":{
            "modref":"corebit.and"
          },
          "and_all__U2441":{
            "modref":"corebit.and"
          },
          "and_all__U2442":{
            "modref":"corebit.and"
          },
          "and_all__U2443":{
            "modref":"corebit.and"
          },
          "and_all__U2444":{
            "modref":"corebit.and"
          },
          "and_all__U2445":{
            "modref":"corebit.and"
          },
          "and_all__U2446":{
            "modref":"corebit.and"
          },
          "and_all__U2447":{
            "modref":"corebit.and"
          },
          "and_all__U2448":{
            "modref":"corebit.and"
          },
          "and_all__U2449":{
            "modref":"corebit.and"
          },
          "and_all__U2450":{
            "modref":"corebit.and"
          },
          "and_all__U2451":{
            "modref":"corebit.and"
          },
          "and_all__U2452":{
            "modref":"corebit.and"
          },
          "and_all__U2453":{
            "modref":"corebit.and"
          },
          "and_all__U2454":{
            "modref":"corebit.and"
          },
          "and_all__U2455":{
            "modref":"corebit.and"
          },
          "and_all__U2456":{
            "modref":"corebit.and"
          },
          "and_all__U2457":{
            "modref":"corebit.and"
          },
          "and_all__U2458":{
            "modref":"corebit.and"
          },
          "and_all__U2459":{
            "modref":"corebit.and"
          },
          "and_all__U2460":{
            "modref":"corebit.and"
          },
          "and_all__U2461":{
            "modref":"corebit.and"
          },
          "and_all__U2462":{
            "modref":"corebit.and"
          },
          "and_all__U2463":{
            "modref":"corebit.and"
          },
          "and_all__U2464":{
            "modref":"corebit.and"
          },
          "and_all__U2465":{
            "modref":"corebit.and"
          },
          "and_all__U2466":{
            "modref":"corebit.and"
          },
          "and_all__U2467":{
            "modref":"corebit.and"
          },
          "and_all__U2468":{
            "modref":"corebit.and"
          },
          "and_all__U2469":{
            "modref":"corebit.and"
          },
          "and_all__U2470":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2408.in0"],
          ["self.valid_in_1","and_all__U2408.in1"],
          ["and_all__U2409.in0","and_all__U2408.out"],
          ["self.valid_in_2","and_all__U2409.in1"],
          ["and_all__U2410.in0","and_all__U2409.out"],
          ["self.valid_in_3","and_all__U2410.in1"],
          ["and_all__U2411.in0","and_all__U2410.out"],
          ["self.valid_in_4","and_all__U2411.in1"],
          ["and_all__U2412.in0","and_all__U2411.out"],
          ["self.valid_in_5","and_all__U2412.in1"],
          ["and_all__U2413.in0","and_all__U2412.out"],
          ["self.valid_in_6","and_all__U2413.in1"],
          ["and_all__U2414.in0","and_all__U2413.out"],
          ["self.valid_in_7","and_all__U2414.in1"],
          ["self.valid_out_0","and_all__U2414.out"],
          ["self.valid_in_1","and_all__U2415.in0"],
          ["self.valid_in_2","and_all__U2415.in1"],
          ["and_all__U2416.in0","and_all__U2415.out"],
          ["self.valid_in_3","and_all__U2416.in1"],
          ["and_all__U2417.in0","and_all__U2416.out"],
          ["self.valid_in_4","and_all__U2417.in1"],
          ["and_all__U2418.in0","and_all__U2417.out"],
          ["self.valid_in_5","and_all__U2418.in1"],
          ["and_all__U2419.in0","and_all__U2418.out"],
          ["self.valid_in_6","and_all__U2419.in1"],
          ["and_all__U2420.in0","and_all__U2419.out"],
          ["self.valid_in_7","and_all__U2420.in1"],
          ["and_all__U2421.in0","and_all__U2420.out"],
          ["self.ready_out_0","and_all__U2421.in1"],
          ["self.ready_in_0","and_all__U2421.out"],
          ["self.valid_in_0","and_all__U2422.in0"],
          ["self.valid_in_2","and_all__U2422.in1"],
          ["and_all__U2423.in0","and_all__U2422.out"],
          ["self.valid_in_3","and_all__U2423.in1"],
          ["and_all__U2424.in0","and_all__U2423.out"],
          ["self.valid_in_4","and_all__U2424.in1"],
          ["and_all__U2425.in0","and_all__U2424.out"],
          ["self.valid_in_5","and_all__U2425.in1"],
          ["and_all__U2426.in0","and_all__U2425.out"],
          ["self.valid_in_6","and_all__U2426.in1"],
          ["and_all__U2427.in0","and_all__U2426.out"],
          ["self.valid_in_7","and_all__U2427.in1"],
          ["and_all__U2428.in0","and_all__U2427.out"],
          ["self.ready_out_0","and_all__U2428.in1"],
          ["self.ready_in_1","and_all__U2428.out"],
          ["self.valid_in_0","and_all__U2429.in0"],
          ["self.valid_in_1","and_all__U2429.in1"],
          ["and_all__U2430.in0","and_all__U2429.out"],
          ["self.valid_in_3","and_all__U2430.in1"],
          ["and_all__U2431.in0","and_all__U2430.out"],
          ["self.valid_in_4","and_all__U2431.in1"],
          ["and_all__U2432.in0","and_all__U2431.out"],
          ["self.valid_in_5","and_all__U2432.in1"],
          ["and_all__U2433.in0","and_all__U2432.out"],
          ["self.valid_in_6","and_all__U2433.in1"],
          ["and_all__U2434.in0","and_all__U2433.out"],
          ["self.valid_in_7","and_all__U2434.in1"],
          ["and_all__U2435.in0","and_all__U2434.out"],
          ["self.ready_out_0","and_all__U2435.in1"],
          ["self.ready_in_2","and_all__U2435.out"],
          ["self.valid_in_0","and_all__U2436.in0"],
          ["self.valid_in_1","and_all__U2436.in1"],
          ["and_all__U2437.in0","and_all__U2436.out"],
          ["self.valid_in_2","and_all__U2437.in1"],
          ["and_all__U2438.in0","and_all__U2437.out"],
          ["self.valid_in_4","and_all__U2438.in1"],
          ["and_all__U2439.in0","and_all__U2438.out"],
          ["self.valid_in_5","and_all__U2439.in1"],
          ["and_all__U2440.in0","and_all__U2439.out"],
          ["self.valid_in_6","and_all__U2440.in1"],
          ["and_all__U2441.in0","and_all__U2440.out"],
          ["self.valid_in_7","and_all__U2441.in1"],
          ["and_all__U2442.in0","and_all__U2441.out"],
          ["self.ready_out_0","and_all__U2442.in1"],
          ["self.ready_in_3","and_all__U2442.out"],
          ["self.valid_in_0","and_all__U2443.in0"],
          ["self.valid_in_1","and_all__U2443.in1"],
          ["and_all__U2444.in0","and_all__U2443.out"],
          ["self.valid_in_2","and_all__U2444.in1"],
          ["and_all__U2445.in0","and_all__U2444.out"],
          ["self.valid_in_3","and_all__U2445.in1"],
          ["and_all__U2446.in0","and_all__U2445.out"],
          ["self.valid_in_5","and_all__U2446.in1"],
          ["and_all__U2447.in0","and_all__U2446.out"],
          ["self.valid_in_6","and_all__U2447.in1"],
          ["and_all__U2448.in0","and_all__U2447.out"],
          ["self.valid_in_7","and_all__U2448.in1"],
          ["and_all__U2449.in0","and_all__U2448.out"],
          ["self.ready_out_0","and_all__U2449.in1"],
          ["self.ready_in_4","and_all__U2449.out"],
          ["self.valid_in_0","and_all__U2450.in0"],
          ["self.valid_in_1","and_all__U2450.in1"],
          ["and_all__U2451.in0","and_all__U2450.out"],
          ["self.valid_in_2","and_all__U2451.in1"],
          ["and_all__U2452.in0","and_all__U2451.out"],
          ["self.valid_in_3","and_all__U2452.in1"],
          ["and_all__U2453.in0","and_all__U2452.out"],
          ["self.valid_in_4","and_all__U2453.in1"],
          ["and_all__U2454.in0","and_all__U2453.out"],
          ["self.valid_in_6","and_all__U2454.in1"],
          ["and_all__U2455.in0","and_all__U2454.out"],
          ["self.valid_in_7","and_all__U2455.in1"],
          ["and_all__U2456.in0","and_all__U2455.out"],
          ["self.ready_out_0","and_all__U2456.in1"],
          ["self.ready_in_5","and_all__U2456.out"],
          ["self.valid_in_0","and_all__U2457.in0"],
          ["self.valid_in_1","and_all__U2457.in1"],
          ["and_all__U2458.in0","and_all__U2457.out"],
          ["self.valid_in_2","and_all__U2458.in1"],
          ["and_all__U2459.in0","and_all__U2458.out"],
          ["self.valid_in_3","and_all__U2459.in1"],
          ["and_all__U2460.in0","and_all__U2459.out"],
          ["self.valid_in_4","and_all__U2460.in1"],
          ["and_all__U2461.in0","and_all__U2460.out"],
          ["self.valid_in_5","and_all__U2461.in1"],
          ["and_all__U2462.in0","and_all__U2461.out"],
          ["self.valid_in_7","and_all__U2462.in1"],
          ["and_all__U2463.in0","and_all__U2462.out"],
          ["self.ready_out_0","and_all__U2463.in1"],
          ["self.ready_in_6","and_all__U2463.out"],
          ["self.valid_in_0","and_all__U2464.in0"],
          ["self.valid_in_1","and_all__U2464.in1"],
          ["and_all__U2465.in0","and_all__U2464.out"],
          ["self.valid_in_2","and_all__U2465.in1"],
          ["and_all__U2466.in0","and_all__U2465.out"],
          ["self.valid_in_3","and_all__U2466.in1"],
          ["and_all__U2467.in0","and_all__U2466.out"],
          ["self.valid_in_4","and_all__U2467.in1"],
          ["and_all__U2468.in0","and_all__U2467.out"],
          ["self.valid_in_5","and_all__U2468.in1"],
          ["and_all__U2469.in0","and_all__U2468.out"],
          ["self.valid_in_6","and_all__U2469.in1"],
          ["and_all__U2470.in0","and_all__U2469.out"],
          ["self.ready_out_0","and_all__U2470.in1"],
          ["self.ready_in_7","and_all__U2470.out"]
        ]
      },
      "flow_ctrl__U2471":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2472":{
            "modref":"corebit.and"
          },
          "and_all__U2473":{
            "modref":"corebit.and"
          },
          "and_all__U2474":{
            "modref":"corebit.and"
          },
          "and_all__U2475":{
            "modref":"corebit.and"
          },
          "and_all__U2476":{
            "modref":"corebit.and"
          },
          "and_all__U2477":{
            "modref":"corebit.and"
          },
          "and_all__U2478":{
            "modref":"corebit.and"
          },
          "and_all__U2479":{
            "modref":"corebit.and"
          },
          "and_all__U2480":{
            "modref":"corebit.and"
          },
          "and_all__U2481":{
            "modref":"corebit.and"
          },
          "and_all__U2482":{
            "modref":"corebit.and"
          },
          "and_all__U2483":{
            "modref":"corebit.and"
          },
          "and_all__U2484":{
            "modref":"corebit.and"
          },
          "and_all__U2485":{
            "modref":"corebit.and"
          },
          "and_all__U2486":{
            "modref":"corebit.and"
          },
          "and_all__U2487":{
            "modref":"corebit.and"
          },
          "and_all__U2488":{
            "modref":"corebit.and"
          },
          "and_all__U2489":{
            "modref":"corebit.and"
          },
          "and_all__U2490":{
            "modref":"corebit.and"
          },
          "and_all__U2491":{
            "modref":"corebit.and"
          },
          "and_all__U2492":{
            "modref":"corebit.and"
          },
          "and_all__U2493":{
            "modref":"corebit.and"
          },
          "and_all__U2494":{
            "modref":"corebit.and"
          },
          "and_all__U2495":{
            "modref":"corebit.and"
          },
          "and_all__U2496":{
            "modref":"corebit.and"
          },
          "and_all__U2497":{
            "modref":"corebit.and"
          },
          "and_all__U2498":{
            "modref":"corebit.and"
          },
          "and_all__U2499":{
            "modref":"corebit.and"
          },
          "and_all__U2500":{
            "modref":"corebit.and"
          },
          "and_all__U2501":{
            "modref":"corebit.and"
          },
          "and_all__U2502":{
            "modref":"corebit.and"
          },
          "and_all__U2503":{
            "modref":"corebit.and"
          },
          "and_all__U2504":{
            "modref":"corebit.and"
          },
          "and_all__U2505":{
            "modref":"corebit.and"
          },
          "and_all__U2506":{
            "modref":"corebit.and"
          },
          "and_all__U2507":{
            "modref":"corebit.and"
          },
          "and_all__U2508":{
            "modref":"corebit.and"
          },
          "and_all__U2509":{
            "modref":"corebit.and"
          },
          "and_all__U2510":{
            "modref":"corebit.and"
          },
          "and_all__U2511":{
            "modref":"corebit.and"
          },
          "and_all__U2512":{
            "modref":"corebit.and"
          },
          "and_all__U2513":{
            "modref":"corebit.and"
          },
          "and_all__U2514":{
            "modref":"corebit.and"
          },
          "and_all__U2515":{
            "modref":"corebit.and"
          },
          "and_all__U2516":{
            "modref":"corebit.and"
          },
          "and_all__U2517":{
            "modref":"corebit.and"
          },
          "and_all__U2518":{
            "modref":"corebit.and"
          },
          "and_all__U2519":{
            "modref":"corebit.and"
          },
          "and_all__U2520":{
            "modref":"corebit.and"
          },
          "and_all__U2521":{
            "modref":"corebit.and"
          },
          "and_all__U2522":{
            "modref":"corebit.and"
          },
          "and_all__U2523":{
            "modref":"corebit.and"
          },
          "and_all__U2524":{
            "modref":"corebit.and"
          },
          "and_all__U2525":{
            "modref":"corebit.and"
          },
          "and_all__U2526":{
            "modref":"corebit.and"
          },
          "and_all__U2527":{
            "modref":"corebit.and"
          },
          "and_all__U2528":{
            "modref":"corebit.and"
          },
          "and_all__U2529":{
            "modref":"corebit.and"
          },
          "and_all__U2530":{
            "modref":"corebit.and"
          },
          "and_all__U2531":{
            "modref":"corebit.and"
          },
          "and_all__U2532":{
            "modref":"corebit.and"
          },
          "and_all__U2533":{
            "modref":"corebit.and"
          },
          "and_all__U2534":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2472.in0"],
          ["self.valid_in_1","and_all__U2472.in1"],
          ["and_all__U2473.in0","and_all__U2472.out"],
          ["self.valid_in_2","and_all__U2473.in1"],
          ["and_all__U2474.in0","and_all__U2473.out"],
          ["self.valid_in_3","and_all__U2474.in1"],
          ["and_all__U2475.in0","and_all__U2474.out"],
          ["self.valid_in_4","and_all__U2475.in1"],
          ["and_all__U2476.in0","and_all__U2475.out"],
          ["self.valid_in_5","and_all__U2476.in1"],
          ["and_all__U2477.in0","and_all__U2476.out"],
          ["self.valid_in_6","and_all__U2477.in1"],
          ["and_all__U2478.in0","and_all__U2477.out"],
          ["self.valid_in_7","and_all__U2478.in1"],
          ["self.valid_out_0","and_all__U2478.out"],
          ["self.valid_in_1","and_all__U2479.in0"],
          ["self.valid_in_2","and_all__U2479.in1"],
          ["and_all__U2480.in0","and_all__U2479.out"],
          ["self.valid_in_3","and_all__U2480.in1"],
          ["and_all__U2481.in0","and_all__U2480.out"],
          ["self.valid_in_4","and_all__U2481.in1"],
          ["and_all__U2482.in0","and_all__U2481.out"],
          ["self.valid_in_5","and_all__U2482.in1"],
          ["and_all__U2483.in0","and_all__U2482.out"],
          ["self.valid_in_6","and_all__U2483.in1"],
          ["and_all__U2484.in0","and_all__U2483.out"],
          ["self.valid_in_7","and_all__U2484.in1"],
          ["and_all__U2485.in0","and_all__U2484.out"],
          ["self.ready_out_0","and_all__U2485.in1"],
          ["self.ready_in_0","and_all__U2485.out"],
          ["self.valid_in_0","and_all__U2486.in0"],
          ["self.valid_in_2","and_all__U2486.in1"],
          ["and_all__U2487.in0","and_all__U2486.out"],
          ["self.valid_in_3","and_all__U2487.in1"],
          ["and_all__U2488.in0","and_all__U2487.out"],
          ["self.valid_in_4","and_all__U2488.in1"],
          ["and_all__U2489.in0","and_all__U2488.out"],
          ["self.valid_in_5","and_all__U2489.in1"],
          ["and_all__U2490.in0","and_all__U2489.out"],
          ["self.valid_in_6","and_all__U2490.in1"],
          ["and_all__U2491.in0","and_all__U2490.out"],
          ["self.valid_in_7","and_all__U2491.in1"],
          ["and_all__U2492.in0","and_all__U2491.out"],
          ["self.ready_out_0","and_all__U2492.in1"],
          ["self.ready_in_1","and_all__U2492.out"],
          ["self.valid_in_0","and_all__U2493.in0"],
          ["self.valid_in_1","and_all__U2493.in1"],
          ["and_all__U2494.in0","and_all__U2493.out"],
          ["self.valid_in_3","and_all__U2494.in1"],
          ["and_all__U2495.in0","and_all__U2494.out"],
          ["self.valid_in_4","and_all__U2495.in1"],
          ["and_all__U2496.in0","and_all__U2495.out"],
          ["self.valid_in_5","and_all__U2496.in1"],
          ["and_all__U2497.in0","and_all__U2496.out"],
          ["self.valid_in_6","and_all__U2497.in1"],
          ["and_all__U2498.in0","and_all__U2497.out"],
          ["self.valid_in_7","and_all__U2498.in1"],
          ["and_all__U2499.in0","and_all__U2498.out"],
          ["self.ready_out_0","and_all__U2499.in1"],
          ["self.ready_in_2","and_all__U2499.out"],
          ["self.valid_in_0","and_all__U2500.in0"],
          ["self.valid_in_1","and_all__U2500.in1"],
          ["and_all__U2501.in0","and_all__U2500.out"],
          ["self.valid_in_2","and_all__U2501.in1"],
          ["and_all__U2502.in0","and_all__U2501.out"],
          ["self.valid_in_4","and_all__U2502.in1"],
          ["and_all__U2503.in0","and_all__U2502.out"],
          ["self.valid_in_5","and_all__U2503.in1"],
          ["and_all__U2504.in0","and_all__U2503.out"],
          ["self.valid_in_6","and_all__U2504.in1"],
          ["and_all__U2505.in0","and_all__U2504.out"],
          ["self.valid_in_7","and_all__U2505.in1"],
          ["and_all__U2506.in0","and_all__U2505.out"],
          ["self.ready_out_0","and_all__U2506.in1"],
          ["self.ready_in_3","and_all__U2506.out"],
          ["self.valid_in_0","and_all__U2507.in0"],
          ["self.valid_in_1","and_all__U2507.in1"],
          ["and_all__U2508.in0","and_all__U2507.out"],
          ["self.valid_in_2","and_all__U2508.in1"],
          ["and_all__U2509.in0","and_all__U2508.out"],
          ["self.valid_in_3","and_all__U2509.in1"],
          ["and_all__U2510.in0","and_all__U2509.out"],
          ["self.valid_in_5","and_all__U2510.in1"],
          ["and_all__U2511.in0","and_all__U2510.out"],
          ["self.valid_in_6","and_all__U2511.in1"],
          ["and_all__U2512.in0","and_all__U2511.out"],
          ["self.valid_in_7","and_all__U2512.in1"],
          ["and_all__U2513.in0","and_all__U2512.out"],
          ["self.ready_out_0","and_all__U2513.in1"],
          ["self.ready_in_4","and_all__U2513.out"],
          ["self.valid_in_0","and_all__U2514.in0"],
          ["self.valid_in_1","and_all__U2514.in1"],
          ["and_all__U2515.in0","and_all__U2514.out"],
          ["self.valid_in_2","and_all__U2515.in1"],
          ["and_all__U2516.in0","and_all__U2515.out"],
          ["self.valid_in_3","and_all__U2516.in1"],
          ["and_all__U2517.in0","and_all__U2516.out"],
          ["self.valid_in_4","and_all__U2517.in1"],
          ["and_all__U2518.in0","and_all__U2517.out"],
          ["self.valid_in_6","and_all__U2518.in1"],
          ["and_all__U2519.in0","and_all__U2518.out"],
          ["self.valid_in_7","and_all__U2519.in1"],
          ["and_all__U2520.in0","and_all__U2519.out"],
          ["self.ready_out_0","and_all__U2520.in1"],
          ["self.ready_in_5","and_all__U2520.out"],
          ["self.valid_in_0","and_all__U2521.in0"],
          ["self.valid_in_1","and_all__U2521.in1"],
          ["and_all__U2522.in0","and_all__U2521.out"],
          ["self.valid_in_2","and_all__U2522.in1"],
          ["and_all__U2523.in0","and_all__U2522.out"],
          ["self.valid_in_3","and_all__U2523.in1"],
          ["and_all__U2524.in0","and_all__U2523.out"],
          ["self.valid_in_4","and_all__U2524.in1"],
          ["and_all__U2525.in0","and_all__U2524.out"],
          ["self.valid_in_5","and_all__U2525.in1"],
          ["and_all__U2526.in0","and_all__U2525.out"],
          ["self.valid_in_7","and_all__U2526.in1"],
          ["and_all__U2527.in0","and_all__U2526.out"],
          ["self.ready_out_0","and_all__U2527.in1"],
          ["self.ready_in_6","and_all__U2527.out"],
          ["self.valid_in_0","and_all__U2528.in0"],
          ["self.valid_in_1","and_all__U2528.in1"],
          ["and_all__U2529.in0","and_all__U2528.out"],
          ["self.valid_in_2","and_all__U2529.in1"],
          ["and_all__U2530.in0","and_all__U2529.out"],
          ["self.valid_in_3","and_all__U2530.in1"],
          ["and_all__U2531.in0","and_all__U2530.out"],
          ["self.valid_in_4","and_all__U2531.in1"],
          ["and_all__U2532.in0","and_all__U2531.out"],
          ["self.valid_in_5","and_all__U2532.in1"],
          ["and_all__U2533.in0","and_all__U2532.out"],
          ["self.valid_in_6","and_all__U2533.in1"],
          ["and_all__U2534.in0","and_all__U2533.out"],
          ["self.ready_out_0","and_all__U2534.in1"],
          ["self.ready_in_7","and_all__U2534.out"]
        ]
      },
      "flow_ctrl__U2535":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2536":{
            "modref":"corebit.and"
          },
          "and_all__U2537":{
            "modref":"corebit.and"
          },
          "and_all__U2538":{
            "modref":"corebit.and"
          },
          "and_all__U2539":{
            "modref":"corebit.and"
          },
          "and_all__U2540":{
            "modref":"corebit.and"
          },
          "and_all__U2541":{
            "modref":"corebit.and"
          },
          "and_all__U2542":{
            "modref":"corebit.and"
          },
          "and_all__U2543":{
            "modref":"corebit.and"
          },
          "and_all__U2544":{
            "modref":"corebit.and"
          },
          "and_all__U2545":{
            "modref":"corebit.and"
          },
          "and_all__U2546":{
            "modref":"corebit.and"
          },
          "and_all__U2547":{
            "modref":"corebit.and"
          },
          "and_all__U2548":{
            "modref":"corebit.and"
          },
          "and_all__U2549":{
            "modref":"corebit.and"
          },
          "and_all__U2550":{
            "modref":"corebit.and"
          },
          "and_all__U2551":{
            "modref":"corebit.and"
          },
          "and_all__U2552":{
            "modref":"corebit.and"
          },
          "and_all__U2553":{
            "modref":"corebit.and"
          },
          "and_all__U2554":{
            "modref":"corebit.and"
          },
          "and_all__U2555":{
            "modref":"corebit.and"
          },
          "and_all__U2556":{
            "modref":"corebit.and"
          },
          "and_all__U2557":{
            "modref":"corebit.and"
          },
          "and_all__U2558":{
            "modref":"corebit.and"
          },
          "and_all__U2559":{
            "modref":"corebit.and"
          },
          "and_all__U2560":{
            "modref":"corebit.and"
          },
          "and_all__U2561":{
            "modref":"corebit.and"
          },
          "and_all__U2562":{
            "modref":"corebit.and"
          },
          "and_all__U2563":{
            "modref":"corebit.and"
          },
          "and_all__U2564":{
            "modref":"corebit.and"
          },
          "and_all__U2565":{
            "modref":"corebit.and"
          },
          "and_all__U2566":{
            "modref":"corebit.and"
          },
          "and_all__U2567":{
            "modref":"corebit.and"
          },
          "and_all__U2568":{
            "modref":"corebit.and"
          },
          "and_all__U2569":{
            "modref":"corebit.and"
          },
          "and_all__U2570":{
            "modref":"corebit.and"
          },
          "and_all__U2571":{
            "modref":"corebit.and"
          },
          "and_all__U2572":{
            "modref":"corebit.and"
          },
          "and_all__U2573":{
            "modref":"corebit.and"
          },
          "and_all__U2574":{
            "modref":"corebit.and"
          },
          "and_all__U2575":{
            "modref":"corebit.and"
          },
          "and_all__U2576":{
            "modref":"corebit.and"
          },
          "and_all__U2577":{
            "modref":"corebit.and"
          },
          "and_all__U2578":{
            "modref":"corebit.and"
          },
          "and_all__U2579":{
            "modref":"corebit.and"
          },
          "and_all__U2580":{
            "modref":"corebit.and"
          },
          "and_all__U2581":{
            "modref":"corebit.and"
          },
          "and_all__U2582":{
            "modref":"corebit.and"
          },
          "and_all__U2583":{
            "modref":"corebit.and"
          },
          "and_all__U2584":{
            "modref":"corebit.and"
          },
          "and_all__U2585":{
            "modref":"corebit.and"
          },
          "and_all__U2586":{
            "modref":"corebit.and"
          },
          "and_all__U2587":{
            "modref":"corebit.and"
          },
          "and_all__U2588":{
            "modref":"corebit.and"
          },
          "and_all__U2589":{
            "modref":"corebit.and"
          },
          "and_all__U2590":{
            "modref":"corebit.and"
          },
          "and_all__U2591":{
            "modref":"corebit.and"
          },
          "and_all__U2592":{
            "modref":"corebit.and"
          },
          "and_all__U2593":{
            "modref":"corebit.and"
          },
          "and_all__U2594":{
            "modref":"corebit.and"
          },
          "and_all__U2595":{
            "modref":"corebit.and"
          },
          "and_all__U2596":{
            "modref":"corebit.and"
          },
          "and_all__U2597":{
            "modref":"corebit.and"
          },
          "and_all__U2598":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2536.in0"],
          ["self.valid_in_1","and_all__U2536.in1"],
          ["and_all__U2537.in0","and_all__U2536.out"],
          ["self.valid_in_2","and_all__U2537.in1"],
          ["and_all__U2538.in0","and_all__U2537.out"],
          ["self.valid_in_3","and_all__U2538.in1"],
          ["and_all__U2539.in0","and_all__U2538.out"],
          ["self.valid_in_4","and_all__U2539.in1"],
          ["and_all__U2540.in0","and_all__U2539.out"],
          ["self.valid_in_5","and_all__U2540.in1"],
          ["and_all__U2541.in0","and_all__U2540.out"],
          ["self.valid_in_6","and_all__U2541.in1"],
          ["and_all__U2542.in0","and_all__U2541.out"],
          ["self.valid_in_7","and_all__U2542.in1"],
          ["self.valid_out_0","and_all__U2542.out"],
          ["self.valid_in_1","and_all__U2543.in0"],
          ["self.valid_in_2","and_all__U2543.in1"],
          ["and_all__U2544.in0","and_all__U2543.out"],
          ["self.valid_in_3","and_all__U2544.in1"],
          ["and_all__U2545.in0","and_all__U2544.out"],
          ["self.valid_in_4","and_all__U2545.in1"],
          ["and_all__U2546.in0","and_all__U2545.out"],
          ["self.valid_in_5","and_all__U2546.in1"],
          ["and_all__U2547.in0","and_all__U2546.out"],
          ["self.valid_in_6","and_all__U2547.in1"],
          ["and_all__U2548.in0","and_all__U2547.out"],
          ["self.valid_in_7","and_all__U2548.in1"],
          ["and_all__U2549.in0","and_all__U2548.out"],
          ["self.ready_out_0","and_all__U2549.in1"],
          ["self.ready_in_0","and_all__U2549.out"],
          ["self.valid_in_0","and_all__U2550.in0"],
          ["self.valid_in_2","and_all__U2550.in1"],
          ["and_all__U2551.in0","and_all__U2550.out"],
          ["self.valid_in_3","and_all__U2551.in1"],
          ["and_all__U2552.in0","and_all__U2551.out"],
          ["self.valid_in_4","and_all__U2552.in1"],
          ["and_all__U2553.in0","and_all__U2552.out"],
          ["self.valid_in_5","and_all__U2553.in1"],
          ["and_all__U2554.in0","and_all__U2553.out"],
          ["self.valid_in_6","and_all__U2554.in1"],
          ["and_all__U2555.in0","and_all__U2554.out"],
          ["self.valid_in_7","and_all__U2555.in1"],
          ["and_all__U2556.in0","and_all__U2555.out"],
          ["self.ready_out_0","and_all__U2556.in1"],
          ["self.ready_in_1","and_all__U2556.out"],
          ["self.valid_in_0","and_all__U2557.in0"],
          ["self.valid_in_1","and_all__U2557.in1"],
          ["and_all__U2558.in0","and_all__U2557.out"],
          ["self.valid_in_3","and_all__U2558.in1"],
          ["and_all__U2559.in0","and_all__U2558.out"],
          ["self.valid_in_4","and_all__U2559.in1"],
          ["and_all__U2560.in0","and_all__U2559.out"],
          ["self.valid_in_5","and_all__U2560.in1"],
          ["and_all__U2561.in0","and_all__U2560.out"],
          ["self.valid_in_6","and_all__U2561.in1"],
          ["and_all__U2562.in0","and_all__U2561.out"],
          ["self.valid_in_7","and_all__U2562.in1"],
          ["and_all__U2563.in0","and_all__U2562.out"],
          ["self.ready_out_0","and_all__U2563.in1"],
          ["self.ready_in_2","and_all__U2563.out"],
          ["self.valid_in_0","and_all__U2564.in0"],
          ["self.valid_in_1","and_all__U2564.in1"],
          ["and_all__U2565.in0","and_all__U2564.out"],
          ["self.valid_in_2","and_all__U2565.in1"],
          ["and_all__U2566.in0","and_all__U2565.out"],
          ["self.valid_in_4","and_all__U2566.in1"],
          ["and_all__U2567.in0","and_all__U2566.out"],
          ["self.valid_in_5","and_all__U2567.in1"],
          ["and_all__U2568.in0","and_all__U2567.out"],
          ["self.valid_in_6","and_all__U2568.in1"],
          ["and_all__U2569.in0","and_all__U2568.out"],
          ["self.valid_in_7","and_all__U2569.in1"],
          ["and_all__U2570.in0","and_all__U2569.out"],
          ["self.ready_out_0","and_all__U2570.in1"],
          ["self.ready_in_3","and_all__U2570.out"],
          ["self.valid_in_0","and_all__U2571.in0"],
          ["self.valid_in_1","and_all__U2571.in1"],
          ["and_all__U2572.in0","and_all__U2571.out"],
          ["self.valid_in_2","and_all__U2572.in1"],
          ["and_all__U2573.in0","and_all__U2572.out"],
          ["self.valid_in_3","and_all__U2573.in1"],
          ["and_all__U2574.in0","and_all__U2573.out"],
          ["self.valid_in_5","and_all__U2574.in1"],
          ["and_all__U2575.in0","and_all__U2574.out"],
          ["self.valid_in_6","and_all__U2575.in1"],
          ["and_all__U2576.in0","and_all__U2575.out"],
          ["self.valid_in_7","and_all__U2576.in1"],
          ["and_all__U2577.in0","and_all__U2576.out"],
          ["self.ready_out_0","and_all__U2577.in1"],
          ["self.ready_in_4","and_all__U2577.out"],
          ["self.valid_in_0","and_all__U2578.in0"],
          ["self.valid_in_1","and_all__U2578.in1"],
          ["and_all__U2579.in0","and_all__U2578.out"],
          ["self.valid_in_2","and_all__U2579.in1"],
          ["and_all__U2580.in0","and_all__U2579.out"],
          ["self.valid_in_3","and_all__U2580.in1"],
          ["and_all__U2581.in0","and_all__U2580.out"],
          ["self.valid_in_4","and_all__U2581.in1"],
          ["and_all__U2582.in0","and_all__U2581.out"],
          ["self.valid_in_6","and_all__U2582.in1"],
          ["and_all__U2583.in0","and_all__U2582.out"],
          ["self.valid_in_7","and_all__U2583.in1"],
          ["and_all__U2584.in0","and_all__U2583.out"],
          ["self.ready_out_0","and_all__U2584.in1"],
          ["self.ready_in_5","and_all__U2584.out"],
          ["self.valid_in_0","and_all__U2585.in0"],
          ["self.valid_in_1","and_all__U2585.in1"],
          ["and_all__U2586.in0","and_all__U2585.out"],
          ["self.valid_in_2","and_all__U2586.in1"],
          ["and_all__U2587.in0","and_all__U2586.out"],
          ["self.valid_in_3","and_all__U2587.in1"],
          ["and_all__U2588.in0","and_all__U2587.out"],
          ["self.valid_in_4","and_all__U2588.in1"],
          ["and_all__U2589.in0","and_all__U2588.out"],
          ["self.valid_in_5","and_all__U2589.in1"],
          ["and_all__U2590.in0","and_all__U2589.out"],
          ["self.valid_in_7","and_all__U2590.in1"],
          ["and_all__U2591.in0","and_all__U2590.out"],
          ["self.ready_out_0","and_all__U2591.in1"],
          ["self.ready_in_6","and_all__U2591.out"],
          ["self.valid_in_0","and_all__U2592.in0"],
          ["self.valid_in_1","and_all__U2592.in1"],
          ["and_all__U2593.in0","and_all__U2592.out"],
          ["self.valid_in_2","and_all__U2593.in1"],
          ["and_all__U2594.in0","and_all__U2593.out"],
          ["self.valid_in_3","and_all__U2594.in1"],
          ["and_all__U2595.in0","and_all__U2594.out"],
          ["self.valid_in_4","and_all__U2595.in1"],
          ["and_all__U2596.in0","and_all__U2595.out"],
          ["self.valid_in_5","and_all__U2596.in1"],
          ["and_all__U2597.in0","and_all__U2596.out"],
          ["self.valid_in_6","and_all__U2597.in1"],
          ["and_all__U2598.in0","and_all__U2597.out"],
          ["self.ready_out_0","and_all__U2598.in1"],
          ["self.ready_in_7","and_all__U2598.out"]
        ]
      },
      "flow_ctrl__U2599":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2600":{
            "modref":"corebit.and"
          },
          "and_all__U2601":{
            "modref":"corebit.and"
          },
          "and_all__U2602":{
            "modref":"corebit.and"
          },
          "and_all__U2603":{
            "modref":"corebit.and"
          },
          "and_all__U2604":{
            "modref":"corebit.and"
          },
          "and_all__U2605":{
            "modref":"corebit.and"
          },
          "and_all__U2606":{
            "modref":"corebit.and"
          },
          "and_all__U2607":{
            "modref":"corebit.and"
          },
          "and_all__U2608":{
            "modref":"corebit.and"
          },
          "and_all__U2609":{
            "modref":"corebit.and"
          },
          "and_all__U2610":{
            "modref":"corebit.and"
          },
          "and_all__U2611":{
            "modref":"corebit.and"
          },
          "and_all__U2612":{
            "modref":"corebit.and"
          },
          "and_all__U2613":{
            "modref":"corebit.and"
          },
          "and_all__U2614":{
            "modref":"corebit.and"
          },
          "and_all__U2615":{
            "modref":"corebit.and"
          },
          "and_all__U2616":{
            "modref":"corebit.and"
          },
          "and_all__U2617":{
            "modref":"corebit.and"
          },
          "and_all__U2618":{
            "modref":"corebit.and"
          },
          "and_all__U2619":{
            "modref":"corebit.and"
          },
          "and_all__U2620":{
            "modref":"corebit.and"
          },
          "and_all__U2621":{
            "modref":"corebit.and"
          },
          "and_all__U2622":{
            "modref":"corebit.and"
          },
          "and_all__U2623":{
            "modref":"corebit.and"
          },
          "and_all__U2624":{
            "modref":"corebit.and"
          },
          "and_all__U2625":{
            "modref":"corebit.and"
          },
          "and_all__U2626":{
            "modref":"corebit.and"
          },
          "and_all__U2627":{
            "modref":"corebit.and"
          },
          "and_all__U2628":{
            "modref":"corebit.and"
          },
          "and_all__U2629":{
            "modref":"corebit.and"
          },
          "and_all__U2630":{
            "modref":"corebit.and"
          },
          "and_all__U2631":{
            "modref":"corebit.and"
          },
          "and_all__U2632":{
            "modref":"corebit.and"
          },
          "and_all__U2633":{
            "modref":"corebit.and"
          },
          "and_all__U2634":{
            "modref":"corebit.and"
          },
          "and_all__U2635":{
            "modref":"corebit.and"
          },
          "and_all__U2636":{
            "modref":"corebit.and"
          },
          "and_all__U2637":{
            "modref":"corebit.and"
          },
          "and_all__U2638":{
            "modref":"corebit.and"
          },
          "and_all__U2639":{
            "modref":"corebit.and"
          },
          "and_all__U2640":{
            "modref":"corebit.and"
          },
          "and_all__U2641":{
            "modref":"corebit.and"
          },
          "and_all__U2642":{
            "modref":"corebit.and"
          },
          "and_all__U2643":{
            "modref":"corebit.and"
          },
          "and_all__U2644":{
            "modref":"corebit.and"
          },
          "and_all__U2645":{
            "modref":"corebit.and"
          },
          "and_all__U2646":{
            "modref":"corebit.and"
          },
          "and_all__U2647":{
            "modref":"corebit.and"
          },
          "and_all__U2648":{
            "modref":"corebit.and"
          },
          "and_all__U2649":{
            "modref":"corebit.and"
          },
          "and_all__U2650":{
            "modref":"corebit.and"
          },
          "and_all__U2651":{
            "modref":"corebit.and"
          },
          "and_all__U2652":{
            "modref":"corebit.and"
          },
          "and_all__U2653":{
            "modref":"corebit.and"
          },
          "and_all__U2654":{
            "modref":"corebit.and"
          },
          "and_all__U2655":{
            "modref":"corebit.and"
          },
          "and_all__U2656":{
            "modref":"corebit.and"
          },
          "and_all__U2657":{
            "modref":"corebit.and"
          },
          "and_all__U2658":{
            "modref":"corebit.and"
          },
          "and_all__U2659":{
            "modref":"corebit.and"
          },
          "and_all__U2660":{
            "modref":"corebit.and"
          },
          "and_all__U2661":{
            "modref":"corebit.and"
          },
          "and_all__U2662":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2600.in0"],
          ["self.valid_in_1","and_all__U2600.in1"],
          ["and_all__U2601.in0","and_all__U2600.out"],
          ["self.valid_in_2","and_all__U2601.in1"],
          ["and_all__U2602.in0","and_all__U2601.out"],
          ["self.valid_in_3","and_all__U2602.in1"],
          ["and_all__U2603.in0","and_all__U2602.out"],
          ["self.valid_in_4","and_all__U2603.in1"],
          ["and_all__U2604.in0","and_all__U2603.out"],
          ["self.valid_in_5","and_all__U2604.in1"],
          ["and_all__U2605.in0","and_all__U2604.out"],
          ["self.valid_in_6","and_all__U2605.in1"],
          ["and_all__U2606.in0","and_all__U2605.out"],
          ["self.valid_in_7","and_all__U2606.in1"],
          ["self.valid_out_0","and_all__U2606.out"],
          ["self.valid_in_1","and_all__U2607.in0"],
          ["self.valid_in_2","and_all__U2607.in1"],
          ["and_all__U2608.in0","and_all__U2607.out"],
          ["self.valid_in_3","and_all__U2608.in1"],
          ["and_all__U2609.in0","and_all__U2608.out"],
          ["self.valid_in_4","and_all__U2609.in1"],
          ["and_all__U2610.in0","and_all__U2609.out"],
          ["self.valid_in_5","and_all__U2610.in1"],
          ["and_all__U2611.in0","and_all__U2610.out"],
          ["self.valid_in_6","and_all__U2611.in1"],
          ["and_all__U2612.in0","and_all__U2611.out"],
          ["self.valid_in_7","and_all__U2612.in1"],
          ["and_all__U2613.in0","and_all__U2612.out"],
          ["self.ready_out_0","and_all__U2613.in1"],
          ["self.ready_in_0","and_all__U2613.out"],
          ["self.valid_in_0","and_all__U2614.in0"],
          ["self.valid_in_2","and_all__U2614.in1"],
          ["and_all__U2615.in0","and_all__U2614.out"],
          ["self.valid_in_3","and_all__U2615.in1"],
          ["and_all__U2616.in0","and_all__U2615.out"],
          ["self.valid_in_4","and_all__U2616.in1"],
          ["and_all__U2617.in0","and_all__U2616.out"],
          ["self.valid_in_5","and_all__U2617.in1"],
          ["and_all__U2618.in0","and_all__U2617.out"],
          ["self.valid_in_6","and_all__U2618.in1"],
          ["and_all__U2619.in0","and_all__U2618.out"],
          ["self.valid_in_7","and_all__U2619.in1"],
          ["and_all__U2620.in0","and_all__U2619.out"],
          ["self.ready_out_0","and_all__U2620.in1"],
          ["self.ready_in_1","and_all__U2620.out"],
          ["self.valid_in_0","and_all__U2621.in0"],
          ["self.valid_in_1","and_all__U2621.in1"],
          ["and_all__U2622.in0","and_all__U2621.out"],
          ["self.valid_in_3","and_all__U2622.in1"],
          ["and_all__U2623.in0","and_all__U2622.out"],
          ["self.valid_in_4","and_all__U2623.in1"],
          ["and_all__U2624.in0","and_all__U2623.out"],
          ["self.valid_in_5","and_all__U2624.in1"],
          ["and_all__U2625.in0","and_all__U2624.out"],
          ["self.valid_in_6","and_all__U2625.in1"],
          ["and_all__U2626.in0","and_all__U2625.out"],
          ["self.valid_in_7","and_all__U2626.in1"],
          ["and_all__U2627.in0","and_all__U2626.out"],
          ["self.ready_out_0","and_all__U2627.in1"],
          ["self.ready_in_2","and_all__U2627.out"],
          ["self.valid_in_0","and_all__U2628.in0"],
          ["self.valid_in_1","and_all__U2628.in1"],
          ["and_all__U2629.in0","and_all__U2628.out"],
          ["self.valid_in_2","and_all__U2629.in1"],
          ["and_all__U2630.in0","and_all__U2629.out"],
          ["self.valid_in_4","and_all__U2630.in1"],
          ["and_all__U2631.in0","and_all__U2630.out"],
          ["self.valid_in_5","and_all__U2631.in1"],
          ["and_all__U2632.in0","and_all__U2631.out"],
          ["self.valid_in_6","and_all__U2632.in1"],
          ["and_all__U2633.in0","and_all__U2632.out"],
          ["self.valid_in_7","and_all__U2633.in1"],
          ["and_all__U2634.in0","and_all__U2633.out"],
          ["self.ready_out_0","and_all__U2634.in1"],
          ["self.ready_in_3","and_all__U2634.out"],
          ["self.valid_in_0","and_all__U2635.in0"],
          ["self.valid_in_1","and_all__U2635.in1"],
          ["and_all__U2636.in0","and_all__U2635.out"],
          ["self.valid_in_2","and_all__U2636.in1"],
          ["and_all__U2637.in0","and_all__U2636.out"],
          ["self.valid_in_3","and_all__U2637.in1"],
          ["and_all__U2638.in0","and_all__U2637.out"],
          ["self.valid_in_5","and_all__U2638.in1"],
          ["and_all__U2639.in0","and_all__U2638.out"],
          ["self.valid_in_6","and_all__U2639.in1"],
          ["and_all__U2640.in0","and_all__U2639.out"],
          ["self.valid_in_7","and_all__U2640.in1"],
          ["and_all__U2641.in0","and_all__U2640.out"],
          ["self.ready_out_0","and_all__U2641.in1"],
          ["self.ready_in_4","and_all__U2641.out"],
          ["self.valid_in_0","and_all__U2642.in0"],
          ["self.valid_in_1","and_all__U2642.in1"],
          ["and_all__U2643.in0","and_all__U2642.out"],
          ["self.valid_in_2","and_all__U2643.in1"],
          ["and_all__U2644.in0","and_all__U2643.out"],
          ["self.valid_in_3","and_all__U2644.in1"],
          ["and_all__U2645.in0","and_all__U2644.out"],
          ["self.valid_in_4","and_all__U2645.in1"],
          ["and_all__U2646.in0","and_all__U2645.out"],
          ["self.valid_in_6","and_all__U2646.in1"],
          ["and_all__U2647.in0","and_all__U2646.out"],
          ["self.valid_in_7","and_all__U2647.in1"],
          ["and_all__U2648.in0","and_all__U2647.out"],
          ["self.ready_out_0","and_all__U2648.in1"],
          ["self.ready_in_5","and_all__U2648.out"],
          ["self.valid_in_0","and_all__U2649.in0"],
          ["self.valid_in_1","and_all__U2649.in1"],
          ["and_all__U2650.in0","and_all__U2649.out"],
          ["self.valid_in_2","and_all__U2650.in1"],
          ["and_all__U2651.in0","and_all__U2650.out"],
          ["self.valid_in_3","and_all__U2651.in1"],
          ["and_all__U2652.in0","and_all__U2651.out"],
          ["self.valid_in_4","and_all__U2652.in1"],
          ["and_all__U2653.in0","and_all__U2652.out"],
          ["self.valid_in_5","and_all__U2653.in1"],
          ["and_all__U2654.in0","and_all__U2653.out"],
          ["self.valid_in_7","and_all__U2654.in1"],
          ["and_all__U2655.in0","and_all__U2654.out"],
          ["self.ready_out_0","and_all__U2655.in1"],
          ["self.ready_in_6","and_all__U2655.out"],
          ["self.valid_in_0","and_all__U2656.in0"],
          ["self.valid_in_1","and_all__U2656.in1"],
          ["and_all__U2657.in0","and_all__U2656.out"],
          ["self.valid_in_2","and_all__U2657.in1"],
          ["and_all__U2658.in0","and_all__U2657.out"],
          ["self.valid_in_3","and_all__U2658.in1"],
          ["and_all__U2659.in0","and_all__U2658.out"],
          ["self.valid_in_4","and_all__U2659.in1"],
          ["and_all__U2660.in0","and_all__U2659.out"],
          ["self.valid_in_5","and_all__U2660.in1"],
          ["and_all__U2661.in0","and_all__U2660.out"],
          ["self.valid_in_6","and_all__U2661.in1"],
          ["and_all__U2662.in0","and_all__U2661.out"],
          ["self.ready_out_0","and_all__U2662.in1"],
          ["self.ready_in_7","and_all__U2662.out"]
        ]
      },
      "flow_ctrl__U2663":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2664":{
            "modref":"corebit.and"
          },
          "and_all__U2665":{
            "modref":"corebit.and"
          },
          "and_all__U2666":{
            "modref":"corebit.and"
          },
          "and_all__U2667":{
            "modref":"corebit.and"
          },
          "and_all__U2668":{
            "modref":"corebit.and"
          },
          "and_all__U2669":{
            "modref":"corebit.and"
          },
          "and_all__U2670":{
            "modref":"corebit.and"
          },
          "and_all__U2671":{
            "modref":"corebit.and"
          },
          "and_all__U2672":{
            "modref":"corebit.and"
          },
          "and_all__U2673":{
            "modref":"corebit.and"
          },
          "and_all__U2674":{
            "modref":"corebit.and"
          },
          "and_all__U2675":{
            "modref":"corebit.and"
          },
          "and_all__U2676":{
            "modref":"corebit.and"
          },
          "and_all__U2677":{
            "modref":"corebit.and"
          },
          "and_all__U2678":{
            "modref":"corebit.and"
          },
          "and_all__U2679":{
            "modref":"corebit.and"
          },
          "and_all__U2680":{
            "modref":"corebit.and"
          },
          "and_all__U2681":{
            "modref":"corebit.and"
          },
          "and_all__U2682":{
            "modref":"corebit.and"
          },
          "and_all__U2683":{
            "modref":"corebit.and"
          },
          "and_all__U2684":{
            "modref":"corebit.and"
          },
          "and_all__U2685":{
            "modref":"corebit.and"
          },
          "and_all__U2686":{
            "modref":"corebit.and"
          },
          "and_all__U2687":{
            "modref":"corebit.and"
          },
          "and_all__U2688":{
            "modref":"corebit.and"
          },
          "and_all__U2689":{
            "modref":"corebit.and"
          },
          "and_all__U2690":{
            "modref":"corebit.and"
          },
          "and_all__U2691":{
            "modref":"corebit.and"
          },
          "and_all__U2692":{
            "modref":"corebit.and"
          },
          "and_all__U2693":{
            "modref":"corebit.and"
          },
          "and_all__U2694":{
            "modref":"corebit.and"
          },
          "and_all__U2695":{
            "modref":"corebit.and"
          },
          "and_all__U2696":{
            "modref":"corebit.and"
          },
          "and_all__U2697":{
            "modref":"corebit.and"
          },
          "and_all__U2698":{
            "modref":"corebit.and"
          },
          "and_all__U2699":{
            "modref":"corebit.and"
          },
          "and_all__U2700":{
            "modref":"corebit.and"
          },
          "and_all__U2701":{
            "modref":"corebit.and"
          },
          "and_all__U2702":{
            "modref":"corebit.and"
          },
          "and_all__U2703":{
            "modref":"corebit.and"
          },
          "and_all__U2704":{
            "modref":"corebit.and"
          },
          "and_all__U2705":{
            "modref":"corebit.and"
          },
          "and_all__U2706":{
            "modref":"corebit.and"
          },
          "and_all__U2707":{
            "modref":"corebit.and"
          },
          "and_all__U2708":{
            "modref":"corebit.and"
          },
          "and_all__U2709":{
            "modref":"corebit.and"
          },
          "and_all__U2710":{
            "modref":"corebit.and"
          },
          "and_all__U2711":{
            "modref":"corebit.and"
          },
          "and_all__U2712":{
            "modref":"corebit.and"
          },
          "and_all__U2713":{
            "modref":"corebit.and"
          },
          "and_all__U2714":{
            "modref":"corebit.and"
          },
          "and_all__U2715":{
            "modref":"corebit.and"
          },
          "and_all__U2716":{
            "modref":"corebit.and"
          },
          "and_all__U2717":{
            "modref":"corebit.and"
          },
          "and_all__U2718":{
            "modref":"corebit.and"
          },
          "and_all__U2719":{
            "modref":"corebit.and"
          },
          "and_all__U2720":{
            "modref":"corebit.and"
          },
          "and_all__U2721":{
            "modref":"corebit.and"
          },
          "and_all__U2722":{
            "modref":"corebit.and"
          },
          "and_all__U2723":{
            "modref":"corebit.and"
          },
          "and_all__U2724":{
            "modref":"corebit.and"
          },
          "and_all__U2725":{
            "modref":"corebit.and"
          },
          "and_all__U2726":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2664.in0"],
          ["self.valid_in_1","and_all__U2664.in1"],
          ["and_all__U2665.in0","and_all__U2664.out"],
          ["self.valid_in_2","and_all__U2665.in1"],
          ["and_all__U2666.in0","and_all__U2665.out"],
          ["self.valid_in_3","and_all__U2666.in1"],
          ["and_all__U2667.in0","and_all__U2666.out"],
          ["self.valid_in_4","and_all__U2667.in1"],
          ["and_all__U2668.in0","and_all__U2667.out"],
          ["self.valid_in_5","and_all__U2668.in1"],
          ["and_all__U2669.in0","and_all__U2668.out"],
          ["self.valid_in_6","and_all__U2669.in1"],
          ["and_all__U2670.in0","and_all__U2669.out"],
          ["self.valid_in_7","and_all__U2670.in1"],
          ["self.valid_out_0","and_all__U2670.out"],
          ["self.valid_in_1","and_all__U2671.in0"],
          ["self.valid_in_2","and_all__U2671.in1"],
          ["and_all__U2672.in0","and_all__U2671.out"],
          ["self.valid_in_3","and_all__U2672.in1"],
          ["and_all__U2673.in0","and_all__U2672.out"],
          ["self.valid_in_4","and_all__U2673.in1"],
          ["and_all__U2674.in0","and_all__U2673.out"],
          ["self.valid_in_5","and_all__U2674.in1"],
          ["and_all__U2675.in0","and_all__U2674.out"],
          ["self.valid_in_6","and_all__U2675.in1"],
          ["and_all__U2676.in0","and_all__U2675.out"],
          ["self.valid_in_7","and_all__U2676.in1"],
          ["and_all__U2677.in0","and_all__U2676.out"],
          ["self.ready_out_0","and_all__U2677.in1"],
          ["self.ready_in_0","and_all__U2677.out"],
          ["self.valid_in_0","and_all__U2678.in0"],
          ["self.valid_in_2","and_all__U2678.in1"],
          ["and_all__U2679.in0","and_all__U2678.out"],
          ["self.valid_in_3","and_all__U2679.in1"],
          ["and_all__U2680.in0","and_all__U2679.out"],
          ["self.valid_in_4","and_all__U2680.in1"],
          ["and_all__U2681.in0","and_all__U2680.out"],
          ["self.valid_in_5","and_all__U2681.in1"],
          ["and_all__U2682.in0","and_all__U2681.out"],
          ["self.valid_in_6","and_all__U2682.in1"],
          ["and_all__U2683.in0","and_all__U2682.out"],
          ["self.valid_in_7","and_all__U2683.in1"],
          ["and_all__U2684.in0","and_all__U2683.out"],
          ["self.ready_out_0","and_all__U2684.in1"],
          ["self.ready_in_1","and_all__U2684.out"],
          ["self.valid_in_0","and_all__U2685.in0"],
          ["self.valid_in_1","and_all__U2685.in1"],
          ["and_all__U2686.in0","and_all__U2685.out"],
          ["self.valid_in_3","and_all__U2686.in1"],
          ["and_all__U2687.in0","and_all__U2686.out"],
          ["self.valid_in_4","and_all__U2687.in1"],
          ["and_all__U2688.in0","and_all__U2687.out"],
          ["self.valid_in_5","and_all__U2688.in1"],
          ["and_all__U2689.in0","and_all__U2688.out"],
          ["self.valid_in_6","and_all__U2689.in1"],
          ["and_all__U2690.in0","and_all__U2689.out"],
          ["self.valid_in_7","and_all__U2690.in1"],
          ["and_all__U2691.in0","and_all__U2690.out"],
          ["self.ready_out_0","and_all__U2691.in1"],
          ["self.ready_in_2","and_all__U2691.out"],
          ["self.valid_in_0","and_all__U2692.in0"],
          ["self.valid_in_1","and_all__U2692.in1"],
          ["and_all__U2693.in0","and_all__U2692.out"],
          ["self.valid_in_2","and_all__U2693.in1"],
          ["and_all__U2694.in0","and_all__U2693.out"],
          ["self.valid_in_4","and_all__U2694.in1"],
          ["and_all__U2695.in0","and_all__U2694.out"],
          ["self.valid_in_5","and_all__U2695.in1"],
          ["and_all__U2696.in0","and_all__U2695.out"],
          ["self.valid_in_6","and_all__U2696.in1"],
          ["and_all__U2697.in0","and_all__U2696.out"],
          ["self.valid_in_7","and_all__U2697.in1"],
          ["and_all__U2698.in0","and_all__U2697.out"],
          ["self.ready_out_0","and_all__U2698.in1"],
          ["self.ready_in_3","and_all__U2698.out"],
          ["self.valid_in_0","and_all__U2699.in0"],
          ["self.valid_in_1","and_all__U2699.in1"],
          ["and_all__U2700.in0","and_all__U2699.out"],
          ["self.valid_in_2","and_all__U2700.in1"],
          ["and_all__U2701.in0","and_all__U2700.out"],
          ["self.valid_in_3","and_all__U2701.in1"],
          ["and_all__U2702.in0","and_all__U2701.out"],
          ["self.valid_in_5","and_all__U2702.in1"],
          ["and_all__U2703.in0","and_all__U2702.out"],
          ["self.valid_in_6","and_all__U2703.in1"],
          ["and_all__U2704.in0","and_all__U2703.out"],
          ["self.valid_in_7","and_all__U2704.in1"],
          ["and_all__U2705.in0","and_all__U2704.out"],
          ["self.ready_out_0","and_all__U2705.in1"],
          ["self.ready_in_4","and_all__U2705.out"],
          ["self.valid_in_0","and_all__U2706.in0"],
          ["self.valid_in_1","and_all__U2706.in1"],
          ["and_all__U2707.in0","and_all__U2706.out"],
          ["self.valid_in_2","and_all__U2707.in1"],
          ["and_all__U2708.in0","and_all__U2707.out"],
          ["self.valid_in_3","and_all__U2708.in1"],
          ["and_all__U2709.in0","and_all__U2708.out"],
          ["self.valid_in_4","and_all__U2709.in1"],
          ["and_all__U2710.in0","and_all__U2709.out"],
          ["self.valid_in_6","and_all__U2710.in1"],
          ["and_all__U2711.in0","and_all__U2710.out"],
          ["self.valid_in_7","and_all__U2711.in1"],
          ["and_all__U2712.in0","and_all__U2711.out"],
          ["self.ready_out_0","and_all__U2712.in1"],
          ["self.ready_in_5","and_all__U2712.out"],
          ["self.valid_in_0","and_all__U2713.in0"],
          ["self.valid_in_1","and_all__U2713.in1"],
          ["and_all__U2714.in0","and_all__U2713.out"],
          ["self.valid_in_2","and_all__U2714.in1"],
          ["and_all__U2715.in0","and_all__U2714.out"],
          ["self.valid_in_3","and_all__U2715.in1"],
          ["and_all__U2716.in0","and_all__U2715.out"],
          ["self.valid_in_4","and_all__U2716.in1"],
          ["and_all__U2717.in0","and_all__U2716.out"],
          ["self.valid_in_5","and_all__U2717.in1"],
          ["and_all__U2718.in0","and_all__U2717.out"],
          ["self.valid_in_7","and_all__U2718.in1"],
          ["and_all__U2719.in0","and_all__U2718.out"],
          ["self.ready_out_0","and_all__U2719.in1"],
          ["self.ready_in_6","and_all__U2719.out"],
          ["self.valid_in_0","and_all__U2720.in0"],
          ["self.valid_in_1","and_all__U2720.in1"],
          ["and_all__U2721.in0","and_all__U2720.out"],
          ["self.valid_in_2","and_all__U2721.in1"],
          ["and_all__U2722.in0","and_all__U2721.out"],
          ["self.valid_in_3","and_all__U2722.in1"],
          ["and_all__U2723.in0","and_all__U2722.out"],
          ["self.valid_in_4","and_all__U2723.in1"],
          ["and_all__U2724.in0","and_all__U2723.out"],
          ["self.valid_in_5","and_all__U2724.in1"],
          ["and_all__U2725.in0","and_all__U2724.out"],
          ["self.valid_in_6","and_all__U2725.in1"],
          ["and_all__U2726.in0","and_all__U2725.out"],
          ["self.ready_out_0","and_all__U2726.in1"],
          ["self.ready_in_7","and_all__U2726.out"]
        ]
      },
      "flow_ctrl__U27":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U28.out"]
        ]
      },
      "flow_ctrl__U2727":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2728":{
            "modref":"corebit.and"
          },
          "and_all__U2729":{
            "modref":"corebit.and"
          },
          "and_all__U2730":{
            "modref":"corebit.and"
          },
          "and_all__U2731":{
            "modref":"corebit.and"
          },
          "and_all__U2732":{
            "modref":"corebit.and"
          },
          "and_all__U2733":{
            "modref":"corebit.and"
          },
          "and_all__U2734":{
            "modref":"corebit.and"
          },
          "and_all__U2735":{
            "modref":"corebit.and"
          },
          "and_all__U2736":{
            "modref":"corebit.and"
          },
          "and_all__U2737":{
            "modref":"corebit.and"
          },
          "and_all__U2738":{
            "modref":"corebit.and"
          },
          "and_all__U2739":{
            "modref":"corebit.and"
          },
          "and_all__U2740":{
            "modref":"corebit.and"
          },
          "and_all__U2741":{
            "modref":"corebit.and"
          },
          "and_all__U2742":{
            "modref":"corebit.and"
          },
          "and_all__U2743":{
            "modref":"corebit.and"
          },
          "and_all__U2744":{
            "modref":"corebit.and"
          },
          "and_all__U2745":{
            "modref":"corebit.and"
          },
          "and_all__U2746":{
            "modref":"corebit.and"
          },
          "and_all__U2747":{
            "modref":"corebit.and"
          },
          "and_all__U2748":{
            "modref":"corebit.and"
          },
          "and_all__U2749":{
            "modref":"corebit.and"
          },
          "and_all__U2750":{
            "modref":"corebit.and"
          },
          "and_all__U2751":{
            "modref":"corebit.and"
          },
          "and_all__U2752":{
            "modref":"corebit.and"
          },
          "and_all__U2753":{
            "modref":"corebit.and"
          },
          "and_all__U2754":{
            "modref":"corebit.and"
          },
          "and_all__U2755":{
            "modref":"corebit.and"
          },
          "and_all__U2756":{
            "modref":"corebit.and"
          },
          "and_all__U2757":{
            "modref":"corebit.and"
          },
          "and_all__U2758":{
            "modref":"corebit.and"
          },
          "and_all__U2759":{
            "modref":"corebit.and"
          },
          "and_all__U2760":{
            "modref":"corebit.and"
          },
          "and_all__U2761":{
            "modref":"corebit.and"
          },
          "and_all__U2762":{
            "modref":"corebit.and"
          },
          "and_all__U2763":{
            "modref":"corebit.and"
          },
          "and_all__U2764":{
            "modref":"corebit.and"
          },
          "and_all__U2765":{
            "modref":"corebit.and"
          },
          "and_all__U2766":{
            "modref":"corebit.and"
          },
          "and_all__U2767":{
            "modref":"corebit.and"
          },
          "and_all__U2768":{
            "modref":"corebit.and"
          },
          "and_all__U2769":{
            "modref":"corebit.and"
          },
          "and_all__U2770":{
            "modref":"corebit.and"
          },
          "and_all__U2771":{
            "modref":"corebit.and"
          },
          "and_all__U2772":{
            "modref":"corebit.and"
          },
          "and_all__U2773":{
            "modref":"corebit.and"
          },
          "and_all__U2774":{
            "modref":"corebit.and"
          },
          "and_all__U2775":{
            "modref":"corebit.and"
          },
          "and_all__U2776":{
            "modref":"corebit.and"
          },
          "and_all__U2777":{
            "modref":"corebit.and"
          },
          "and_all__U2778":{
            "modref":"corebit.and"
          },
          "and_all__U2779":{
            "modref":"corebit.and"
          },
          "and_all__U2780":{
            "modref":"corebit.and"
          },
          "and_all__U2781":{
            "modref":"corebit.and"
          },
          "and_all__U2782":{
            "modref":"corebit.and"
          },
          "and_all__U2783":{
            "modref":"corebit.and"
          },
          "and_all__U2784":{
            "modref":"corebit.and"
          },
          "and_all__U2785":{
            "modref":"corebit.and"
          },
          "and_all__U2786":{
            "modref":"corebit.and"
          },
          "and_all__U2787":{
            "modref":"corebit.and"
          },
          "and_all__U2788":{
            "modref":"corebit.and"
          },
          "and_all__U2789":{
            "modref":"corebit.and"
          },
          "and_all__U2790":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2728.in0"],
          ["self.valid_in_1","and_all__U2728.in1"],
          ["and_all__U2729.in0","and_all__U2728.out"],
          ["self.valid_in_2","and_all__U2729.in1"],
          ["and_all__U2730.in0","and_all__U2729.out"],
          ["self.valid_in_3","and_all__U2730.in1"],
          ["and_all__U2731.in0","and_all__U2730.out"],
          ["self.valid_in_4","and_all__U2731.in1"],
          ["and_all__U2732.in0","and_all__U2731.out"],
          ["self.valid_in_5","and_all__U2732.in1"],
          ["and_all__U2733.in0","and_all__U2732.out"],
          ["self.valid_in_6","and_all__U2733.in1"],
          ["and_all__U2734.in0","and_all__U2733.out"],
          ["self.valid_in_7","and_all__U2734.in1"],
          ["self.valid_out_0","and_all__U2734.out"],
          ["self.valid_in_1","and_all__U2735.in0"],
          ["self.valid_in_2","and_all__U2735.in1"],
          ["and_all__U2736.in0","and_all__U2735.out"],
          ["self.valid_in_3","and_all__U2736.in1"],
          ["and_all__U2737.in0","and_all__U2736.out"],
          ["self.valid_in_4","and_all__U2737.in1"],
          ["and_all__U2738.in0","and_all__U2737.out"],
          ["self.valid_in_5","and_all__U2738.in1"],
          ["and_all__U2739.in0","and_all__U2738.out"],
          ["self.valid_in_6","and_all__U2739.in1"],
          ["and_all__U2740.in0","and_all__U2739.out"],
          ["self.valid_in_7","and_all__U2740.in1"],
          ["and_all__U2741.in0","and_all__U2740.out"],
          ["self.ready_out_0","and_all__U2741.in1"],
          ["self.ready_in_0","and_all__U2741.out"],
          ["self.valid_in_0","and_all__U2742.in0"],
          ["self.valid_in_2","and_all__U2742.in1"],
          ["and_all__U2743.in0","and_all__U2742.out"],
          ["self.valid_in_3","and_all__U2743.in1"],
          ["and_all__U2744.in0","and_all__U2743.out"],
          ["self.valid_in_4","and_all__U2744.in1"],
          ["and_all__U2745.in0","and_all__U2744.out"],
          ["self.valid_in_5","and_all__U2745.in1"],
          ["and_all__U2746.in0","and_all__U2745.out"],
          ["self.valid_in_6","and_all__U2746.in1"],
          ["and_all__U2747.in0","and_all__U2746.out"],
          ["self.valid_in_7","and_all__U2747.in1"],
          ["and_all__U2748.in0","and_all__U2747.out"],
          ["self.ready_out_0","and_all__U2748.in1"],
          ["self.ready_in_1","and_all__U2748.out"],
          ["self.valid_in_0","and_all__U2749.in0"],
          ["self.valid_in_1","and_all__U2749.in1"],
          ["and_all__U2750.in0","and_all__U2749.out"],
          ["self.valid_in_3","and_all__U2750.in1"],
          ["and_all__U2751.in0","and_all__U2750.out"],
          ["self.valid_in_4","and_all__U2751.in1"],
          ["and_all__U2752.in0","and_all__U2751.out"],
          ["self.valid_in_5","and_all__U2752.in1"],
          ["and_all__U2753.in0","and_all__U2752.out"],
          ["self.valid_in_6","and_all__U2753.in1"],
          ["and_all__U2754.in0","and_all__U2753.out"],
          ["self.valid_in_7","and_all__U2754.in1"],
          ["and_all__U2755.in0","and_all__U2754.out"],
          ["self.ready_out_0","and_all__U2755.in1"],
          ["self.ready_in_2","and_all__U2755.out"],
          ["self.valid_in_0","and_all__U2756.in0"],
          ["self.valid_in_1","and_all__U2756.in1"],
          ["and_all__U2757.in0","and_all__U2756.out"],
          ["self.valid_in_2","and_all__U2757.in1"],
          ["and_all__U2758.in0","and_all__U2757.out"],
          ["self.valid_in_4","and_all__U2758.in1"],
          ["and_all__U2759.in0","and_all__U2758.out"],
          ["self.valid_in_5","and_all__U2759.in1"],
          ["and_all__U2760.in0","and_all__U2759.out"],
          ["self.valid_in_6","and_all__U2760.in1"],
          ["and_all__U2761.in0","and_all__U2760.out"],
          ["self.valid_in_7","and_all__U2761.in1"],
          ["and_all__U2762.in0","and_all__U2761.out"],
          ["self.ready_out_0","and_all__U2762.in1"],
          ["self.ready_in_3","and_all__U2762.out"],
          ["self.valid_in_0","and_all__U2763.in0"],
          ["self.valid_in_1","and_all__U2763.in1"],
          ["and_all__U2764.in0","and_all__U2763.out"],
          ["self.valid_in_2","and_all__U2764.in1"],
          ["and_all__U2765.in0","and_all__U2764.out"],
          ["self.valid_in_3","and_all__U2765.in1"],
          ["and_all__U2766.in0","and_all__U2765.out"],
          ["self.valid_in_5","and_all__U2766.in1"],
          ["and_all__U2767.in0","and_all__U2766.out"],
          ["self.valid_in_6","and_all__U2767.in1"],
          ["and_all__U2768.in0","and_all__U2767.out"],
          ["self.valid_in_7","and_all__U2768.in1"],
          ["and_all__U2769.in0","and_all__U2768.out"],
          ["self.ready_out_0","and_all__U2769.in1"],
          ["self.ready_in_4","and_all__U2769.out"],
          ["self.valid_in_0","and_all__U2770.in0"],
          ["self.valid_in_1","and_all__U2770.in1"],
          ["and_all__U2771.in0","and_all__U2770.out"],
          ["self.valid_in_2","and_all__U2771.in1"],
          ["and_all__U2772.in0","and_all__U2771.out"],
          ["self.valid_in_3","and_all__U2772.in1"],
          ["and_all__U2773.in0","and_all__U2772.out"],
          ["self.valid_in_4","and_all__U2773.in1"],
          ["and_all__U2774.in0","and_all__U2773.out"],
          ["self.valid_in_6","and_all__U2774.in1"],
          ["and_all__U2775.in0","and_all__U2774.out"],
          ["self.valid_in_7","and_all__U2775.in1"],
          ["and_all__U2776.in0","and_all__U2775.out"],
          ["self.ready_out_0","and_all__U2776.in1"],
          ["self.ready_in_5","and_all__U2776.out"],
          ["self.valid_in_0","and_all__U2777.in0"],
          ["self.valid_in_1","and_all__U2777.in1"],
          ["and_all__U2778.in0","and_all__U2777.out"],
          ["self.valid_in_2","and_all__U2778.in1"],
          ["and_all__U2779.in0","and_all__U2778.out"],
          ["self.valid_in_3","and_all__U2779.in1"],
          ["and_all__U2780.in0","and_all__U2779.out"],
          ["self.valid_in_4","and_all__U2780.in1"],
          ["and_all__U2781.in0","and_all__U2780.out"],
          ["self.valid_in_5","and_all__U2781.in1"],
          ["and_all__U2782.in0","and_all__U2781.out"],
          ["self.valid_in_7","and_all__U2782.in1"],
          ["and_all__U2783.in0","and_all__U2782.out"],
          ["self.ready_out_0","and_all__U2783.in1"],
          ["self.ready_in_6","and_all__U2783.out"],
          ["self.valid_in_0","and_all__U2784.in0"],
          ["self.valid_in_1","and_all__U2784.in1"],
          ["and_all__U2785.in0","and_all__U2784.out"],
          ["self.valid_in_2","and_all__U2785.in1"],
          ["and_all__U2786.in0","and_all__U2785.out"],
          ["self.valid_in_3","and_all__U2786.in1"],
          ["and_all__U2787.in0","and_all__U2786.out"],
          ["self.valid_in_4","and_all__U2787.in1"],
          ["and_all__U2788.in0","and_all__U2787.out"],
          ["self.valid_in_5","and_all__U2788.in1"],
          ["and_all__U2789.in0","and_all__U2788.out"],
          ["self.valid_in_6","and_all__U2789.in1"],
          ["and_all__U2790.in0","and_all__U2789.out"],
          ["self.ready_out_0","and_all__U2790.in1"],
          ["self.ready_in_7","and_all__U2790.out"]
        ]
      },
      "flow_ctrl__U29":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U30.out"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U5":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U5.in0","and_all__U4.out"],
          ["self.ready_out_0","and_all__U5.in1"],
          ["self.ready_in_0","and_all__U5.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U31":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U32":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U32.out"]
        ]
      },
      "flow_ctrl__U3262":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3263":{
            "modref":"corebit.and"
          },
          "and_all__U3264":{
            "modref":"corebit.and"
          },
          "and_all__U3265":{
            "modref":"corebit.and"
          },
          "and_all__U3266":{
            "modref":"corebit.and"
          },
          "and_all__U3267":{
            "modref":"corebit.and"
          },
          "and_all__U3268":{
            "modref":"corebit.and"
          },
          "and_all__U3269":{
            "modref":"corebit.and"
          },
          "and_all__U3270":{
            "modref":"corebit.and"
          },
          "and_all__U3271":{
            "modref":"corebit.and"
          },
          "and_all__U3272":{
            "modref":"corebit.and"
          },
          "and_all__U3273":{
            "modref":"corebit.and"
          },
          "and_all__U3274":{
            "modref":"corebit.and"
          },
          "and_all__U3275":{
            "modref":"corebit.and"
          },
          "and_all__U3276":{
            "modref":"corebit.and"
          },
          "and_all__U3277":{
            "modref":"corebit.and"
          },
          "and_all__U3278":{
            "modref":"corebit.and"
          },
          "and_all__U3279":{
            "modref":"corebit.and"
          },
          "and_all__U3280":{
            "modref":"corebit.and"
          },
          "and_all__U3281":{
            "modref":"corebit.and"
          },
          "and_all__U3282":{
            "modref":"corebit.and"
          },
          "and_all__U3283":{
            "modref":"corebit.and"
          },
          "and_all__U3284":{
            "modref":"corebit.and"
          },
          "and_all__U3285":{
            "modref":"corebit.and"
          },
          "and_all__U3286":{
            "modref":"corebit.and"
          },
          "and_all__U3287":{
            "modref":"corebit.and"
          },
          "and_all__U3288":{
            "modref":"corebit.and"
          },
          "and_all__U3289":{
            "modref":"corebit.and"
          },
          "and_all__U3290":{
            "modref":"corebit.and"
          },
          "and_all__U3291":{
            "modref":"corebit.and"
          },
          "and_all__U3292":{
            "modref":"corebit.and"
          },
          "and_all__U3293":{
            "modref":"corebit.and"
          },
          "and_all__U3294":{
            "modref":"corebit.and"
          },
          "and_all__U3295":{
            "modref":"corebit.and"
          },
          "and_all__U3296":{
            "modref":"corebit.and"
          },
          "and_all__U3297":{
            "modref":"corebit.and"
          },
          "and_all__U3298":{
            "modref":"corebit.and"
          },
          "and_all__U3299":{
            "modref":"corebit.and"
          },
          "and_all__U3300":{
            "modref":"corebit.and"
          },
          "and_all__U3301":{
            "modref":"corebit.and"
          },
          "and_all__U3302":{
            "modref":"corebit.and"
          },
          "and_all__U3303":{
            "modref":"corebit.and"
          },
          "and_all__U3304":{
            "modref":"corebit.and"
          },
          "and_all__U3305":{
            "modref":"corebit.and"
          },
          "and_all__U3306":{
            "modref":"corebit.and"
          },
          "and_all__U3307":{
            "modref":"corebit.and"
          },
          "and_all__U3308":{
            "modref":"corebit.and"
          },
          "and_all__U3309":{
            "modref":"corebit.and"
          },
          "and_all__U3310":{
            "modref":"corebit.and"
          },
          "and_all__U3311":{
            "modref":"corebit.and"
          },
          "and_all__U3312":{
            "modref":"corebit.and"
          },
          "and_all__U3313":{
            "modref":"corebit.and"
          },
          "and_all__U3314":{
            "modref":"corebit.and"
          },
          "and_all__U3315":{
            "modref":"corebit.and"
          },
          "and_all__U3316":{
            "modref":"corebit.and"
          },
          "and_all__U3317":{
            "modref":"corebit.and"
          },
          "and_all__U3318":{
            "modref":"corebit.and"
          },
          "and_all__U3319":{
            "modref":"corebit.and"
          },
          "and_all__U3320":{
            "modref":"corebit.and"
          },
          "and_all__U3321":{
            "modref":"corebit.and"
          },
          "and_all__U3322":{
            "modref":"corebit.and"
          },
          "and_all__U3323":{
            "modref":"corebit.and"
          },
          "and_all__U3324":{
            "modref":"corebit.and"
          },
          "and_all__U3325":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3263.in0"],
          ["self.valid_in_1","and_all__U3263.in1"],
          ["and_all__U3264.in0","and_all__U3263.out"],
          ["self.valid_in_2","and_all__U3264.in1"],
          ["and_all__U3265.in0","and_all__U3264.out"],
          ["self.valid_in_3","and_all__U3265.in1"],
          ["and_all__U3266.in0","and_all__U3265.out"],
          ["self.valid_in_4","and_all__U3266.in1"],
          ["and_all__U3267.in0","and_all__U3266.out"],
          ["self.valid_in_5","and_all__U3267.in1"],
          ["and_all__U3268.in0","and_all__U3267.out"],
          ["self.valid_in_6","and_all__U3268.in1"],
          ["and_all__U3269.in0","and_all__U3268.out"],
          ["self.valid_in_7","and_all__U3269.in1"],
          ["self.valid_out_0","and_all__U3269.out"],
          ["self.valid_in_1","and_all__U3270.in0"],
          ["self.valid_in_2","and_all__U3270.in1"],
          ["and_all__U3271.in0","and_all__U3270.out"],
          ["self.valid_in_3","and_all__U3271.in1"],
          ["and_all__U3272.in0","and_all__U3271.out"],
          ["self.valid_in_4","and_all__U3272.in1"],
          ["and_all__U3273.in0","and_all__U3272.out"],
          ["self.valid_in_5","and_all__U3273.in1"],
          ["and_all__U3274.in0","and_all__U3273.out"],
          ["self.valid_in_6","and_all__U3274.in1"],
          ["and_all__U3275.in0","and_all__U3274.out"],
          ["self.valid_in_7","and_all__U3275.in1"],
          ["and_all__U3276.in0","and_all__U3275.out"],
          ["self.ready_out_0","and_all__U3276.in1"],
          ["self.ready_in_0","and_all__U3276.out"],
          ["self.valid_in_0","and_all__U3277.in0"],
          ["self.valid_in_2","and_all__U3277.in1"],
          ["and_all__U3278.in0","and_all__U3277.out"],
          ["self.valid_in_3","and_all__U3278.in1"],
          ["and_all__U3279.in0","and_all__U3278.out"],
          ["self.valid_in_4","and_all__U3279.in1"],
          ["and_all__U3280.in0","and_all__U3279.out"],
          ["self.valid_in_5","and_all__U3280.in1"],
          ["and_all__U3281.in0","and_all__U3280.out"],
          ["self.valid_in_6","and_all__U3281.in1"],
          ["and_all__U3282.in0","and_all__U3281.out"],
          ["self.valid_in_7","and_all__U3282.in1"],
          ["and_all__U3283.in0","and_all__U3282.out"],
          ["self.ready_out_0","and_all__U3283.in1"],
          ["self.ready_in_1","and_all__U3283.out"],
          ["self.valid_in_0","and_all__U3284.in0"],
          ["self.valid_in_1","and_all__U3284.in1"],
          ["and_all__U3285.in0","and_all__U3284.out"],
          ["self.valid_in_3","and_all__U3285.in1"],
          ["and_all__U3286.in0","and_all__U3285.out"],
          ["self.valid_in_4","and_all__U3286.in1"],
          ["and_all__U3287.in0","and_all__U3286.out"],
          ["self.valid_in_5","and_all__U3287.in1"],
          ["and_all__U3288.in0","and_all__U3287.out"],
          ["self.valid_in_6","and_all__U3288.in1"],
          ["and_all__U3289.in0","and_all__U3288.out"],
          ["self.valid_in_7","and_all__U3289.in1"],
          ["and_all__U3290.in0","and_all__U3289.out"],
          ["self.ready_out_0","and_all__U3290.in1"],
          ["self.ready_in_2","and_all__U3290.out"],
          ["self.valid_in_0","and_all__U3291.in0"],
          ["self.valid_in_1","and_all__U3291.in1"],
          ["and_all__U3292.in0","and_all__U3291.out"],
          ["self.valid_in_2","and_all__U3292.in1"],
          ["and_all__U3293.in0","and_all__U3292.out"],
          ["self.valid_in_4","and_all__U3293.in1"],
          ["and_all__U3294.in0","and_all__U3293.out"],
          ["self.valid_in_5","and_all__U3294.in1"],
          ["and_all__U3295.in0","and_all__U3294.out"],
          ["self.valid_in_6","and_all__U3295.in1"],
          ["and_all__U3296.in0","and_all__U3295.out"],
          ["self.valid_in_7","and_all__U3296.in1"],
          ["and_all__U3297.in0","and_all__U3296.out"],
          ["self.ready_out_0","and_all__U3297.in1"],
          ["self.ready_in_3","and_all__U3297.out"],
          ["self.valid_in_0","and_all__U3298.in0"],
          ["self.valid_in_1","and_all__U3298.in1"],
          ["and_all__U3299.in0","and_all__U3298.out"],
          ["self.valid_in_2","and_all__U3299.in1"],
          ["and_all__U3300.in0","and_all__U3299.out"],
          ["self.valid_in_3","and_all__U3300.in1"],
          ["and_all__U3301.in0","and_all__U3300.out"],
          ["self.valid_in_5","and_all__U3301.in1"],
          ["and_all__U3302.in0","and_all__U3301.out"],
          ["self.valid_in_6","and_all__U3302.in1"],
          ["and_all__U3303.in0","and_all__U3302.out"],
          ["self.valid_in_7","and_all__U3303.in1"],
          ["and_all__U3304.in0","and_all__U3303.out"],
          ["self.ready_out_0","and_all__U3304.in1"],
          ["self.ready_in_4","and_all__U3304.out"],
          ["self.valid_in_0","and_all__U3305.in0"],
          ["self.valid_in_1","and_all__U3305.in1"],
          ["and_all__U3306.in0","and_all__U3305.out"],
          ["self.valid_in_2","and_all__U3306.in1"],
          ["and_all__U3307.in0","and_all__U3306.out"],
          ["self.valid_in_3","and_all__U3307.in1"],
          ["and_all__U3308.in0","and_all__U3307.out"],
          ["self.valid_in_4","and_all__U3308.in1"],
          ["and_all__U3309.in0","and_all__U3308.out"],
          ["self.valid_in_6","and_all__U3309.in1"],
          ["and_all__U3310.in0","and_all__U3309.out"],
          ["self.valid_in_7","and_all__U3310.in1"],
          ["and_all__U3311.in0","and_all__U3310.out"],
          ["self.ready_out_0","and_all__U3311.in1"],
          ["self.ready_in_5","and_all__U3311.out"],
          ["self.valid_in_0","and_all__U3312.in0"],
          ["self.valid_in_1","and_all__U3312.in1"],
          ["and_all__U3313.in0","and_all__U3312.out"],
          ["self.valid_in_2","and_all__U3313.in1"],
          ["and_all__U3314.in0","and_all__U3313.out"],
          ["self.valid_in_3","and_all__U3314.in1"],
          ["and_all__U3315.in0","and_all__U3314.out"],
          ["self.valid_in_4","and_all__U3315.in1"],
          ["and_all__U3316.in0","and_all__U3315.out"],
          ["self.valid_in_5","and_all__U3316.in1"],
          ["and_all__U3317.in0","and_all__U3316.out"],
          ["self.valid_in_7","and_all__U3317.in1"],
          ["and_all__U3318.in0","and_all__U3317.out"],
          ["self.ready_out_0","and_all__U3318.in1"],
          ["self.ready_in_6","and_all__U3318.out"],
          ["self.valid_in_0","and_all__U3319.in0"],
          ["self.valid_in_1","and_all__U3319.in1"],
          ["and_all__U3320.in0","and_all__U3319.out"],
          ["self.valid_in_2","and_all__U3320.in1"],
          ["and_all__U3321.in0","and_all__U3320.out"],
          ["self.valid_in_3","and_all__U3321.in1"],
          ["and_all__U3322.in0","and_all__U3321.out"],
          ["self.valid_in_4","and_all__U3322.in1"],
          ["and_all__U3323.in0","and_all__U3322.out"],
          ["self.valid_in_5","and_all__U3323.in1"],
          ["and_all__U3324.in0","and_all__U3323.out"],
          ["self.valid_in_6","and_all__U3324.in1"],
          ["and_all__U3325.in0","and_all__U3324.out"],
          ["self.ready_out_0","and_all__U3325.in1"],
          ["self.ready_in_7","and_all__U3325.out"]
        ]
      },
      "flow_ctrl__U33":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U34":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U34.out"]
        ]
      },
      "flow_ctrl__U3326":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3327":{
            "modref":"corebit.and"
          },
          "and_all__U3328":{
            "modref":"corebit.and"
          },
          "and_all__U3329":{
            "modref":"corebit.and"
          },
          "and_all__U3330":{
            "modref":"corebit.and"
          },
          "and_all__U3331":{
            "modref":"corebit.and"
          },
          "and_all__U3332":{
            "modref":"corebit.and"
          },
          "and_all__U3333":{
            "modref":"corebit.and"
          },
          "and_all__U3334":{
            "modref":"corebit.and"
          },
          "and_all__U3335":{
            "modref":"corebit.and"
          },
          "and_all__U3336":{
            "modref":"corebit.and"
          },
          "and_all__U3337":{
            "modref":"corebit.and"
          },
          "and_all__U3338":{
            "modref":"corebit.and"
          },
          "and_all__U3339":{
            "modref":"corebit.and"
          },
          "and_all__U3340":{
            "modref":"corebit.and"
          },
          "and_all__U3341":{
            "modref":"corebit.and"
          },
          "and_all__U3342":{
            "modref":"corebit.and"
          },
          "and_all__U3343":{
            "modref":"corebit.and"
          },
          "and_all__U3344":{
            "modref":"corebit.and"
          },
          "and_all__U3345":{
            "modref":"corebit.and"
          },
          "and_all__U3346":{
            "modref":"corebit.and"
          },
          "and_all__U3347":{
            "modref":"corebit.and"
          },
          "and_all__U3348":{
            "modref":"corebit.and"
          },
          "and_all__U3349":{
            "modref":"corebit.and"
          },
          "and_all__U3350":{
            "modref":"corebit.and"
          },
          "and_all__U3351":{
            "modref":"corebit.and"
          },
          "and_all__U3352":{
            "modref":"corebit.and"
          },
          "and_all__U3353":{
            "modref":"corebit.and"
          },
          "and_all__U3354":{
            "modref":"corebit.and"
          },
          "and_all__U3355":{
            "modref":"corebit.and"
          },
          "and_all__U3356":{
            "modref":"corebit.and"
          },
          "and_all__U3357":{
            "modref":"corebit.and"
          },
          "and_all__U3358":{
            "modref":"corebit.and"
          },
          "and_all__U3359":{
            "modref":"corebit.and"
          },
          "and_all__U3360":{
            "modref":"corebit.and"
          },
          "and_all__U3361":{
            "modref":"corebit.and"
          },
          "and_all__U3362":{
            "modref":"corebit.and"
          },
          "and_all__U3363":{
            "modref":"corebit.and"
          },
          "and_all__U3364":{
            "modref":"corebit.and"
          },
          "and_all__U3365":{
            "modref":"corebit.and"
          },
          "and_all__U3366":{
            "modref":"corebit.and"
          },
          "and_all__U3367":{
            "modref":"corebit.and"
          },
          "and_all__U3368":{
            "modref":"corebit.and"
          },
          "and_all__U3369":{
            "modref":"corebit.and"
          },
          "and_all__U3370":{
            "modref":"corebit.and"
          },
          "and_all__U3371":{
            "modref":"corebit.and"
          },
          "and_all__U3372":{
            "modref":"corebit.and"
          },
          "and_all__U3373":{
            "modref":"corebit.and"
          },
          "and_all__U3374":{
            "modref":"corebit.and"
          },
          "and_all__U3375":{
            "modref":"corebit.and"
          },
          "and_all__U3376":{
            "modref":"corebit.and"
          },
          "and_all__U3377":{
            "modref":"corebit.and"
          },
          "and_all__U3378":{
            "modref":"corebit.and"
          },
          "and_all__U3379":{
            "modref":"corebit.and"
          },
          "and_all__U3380":{
            "modref":"corebit.and"
          },
          "and_all__U3381":{
            "modref":"corebit.and"
          },
          "and_all__U3382":{
            "modref":"corebit.and"
          },
          "and_all__U3383":{
            "modref":"corebit.and"
          },
          "and_all__U3384":{
            "modref":"corebit.and"
          },
          "and_all__U3385":{
            "modref":"corebit.and"
          },
          "and_all__U3386":{
            "modref":"corebit.and"
          },
          "and_all__U3387":{
            "modref":"corebit.and"
          },
          "and_all__U3388":{
            "modref":"corebit.and"
          },
          "and_all__U3389":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3327.in0"],
          ["self.valid_in_1","and_all__U3327.in1"],
          ["and_all__U3328.in0","and_all__U3327.out"],
          ["self.valid_in_2","and_all__U3328.in1"],
          ["and_all__U3329.in0","and_all__U3328.out"],
          ["self.valid_in_3","and_all__U3329.in1"],
          ["and_all__U3330.in0","and_all__U3329.out"],
          ["self.valid_in_4","and_all__U3330.in1"],
          ["and_all__U3331.in0","and_all__U3330.out"],
          ["self.valid_in_5","and_all__U3331.in1"],
          ["and_all__U3332.in0","and_all__U3331.out"],
          ["self.valid_in_6","and_all__U3332.in1"],
          ["and_all__U3333.in0","and_all__U3332.out"],
          ["self.valid_in_7","and_all__U3333.in1"],
          ["self.valid_out_0","and_all__U3333.out"],
          ["self.valid_in_1","and_all__U3334.in0"],
          ["self.valid_in_2","and_all__U3334.in1"],
          ["and_all__U3335.in0","and_all__U3334.out"],
          ["self.valid_in_3","and_all__U3335.in1"],
          ["and_all__U3336.in0","and_all__U3335.out"],
          ["self.valid_in_4","and_all__U3336.in1"],
          ["and_all__U3337.in0","and_all__U3336.out"],
          ["self.valid_in_5","and_all__U3337.in1"],
          ["and_all__U3338.in0","and_all__U3337.out"],
          ["self.valid_in_6","and_all__U3338.in1"],
          ["and_all__U3339.in0","and_all__U3338.out"],
          ["self.valid_in_7","and_all__U3339.in1"],
          ["and_all__U3340.in0","and_all__U3339.out"],
          ["self.ready_out_0","and_all__U3340.in1"],
          ["self.ready_in_0","and_all__U3340.out"],
          ["self.valid_in_0","and_all__U3341.in0"],
          ["self.valid_in_2","and_all__U3341.in1"],
          ["and_all__U3342.in0","and_all__U3341.out"],
          ["self.valid_in_3","and_all__U3342.in1"],
          ["and_all__U3343.in0","and_all__U3342.out"],
          ["self.valid_in_4","and_all__U3343.in1"],
          ["and_all__U3344.in0","and_all__U3343.out"],
          ["self.valid_in_5","and_all__U3344.in1"],
          ["and_all__U3345.in0","and_all__U3344.out"],
          ["self.valid_in_6","and_all__U3345.in1"],
          ["and_all__U3346.in0","and_all__U3345.out"],
          ["self.valid_in_7","and_all__U3346.in1"],
          ["and_all__U3347.in0","and_all__U3346.out"],
          ["self.ready_out_0","and_all__U3347.in1"],
          ["self.ready_in_1","and_all__U3347.out"],
          ["self.valid_in_0","and_all__U3348.in0"],
          ["self.valid_in_1","and_all__U3348.in1"],
          ["and_all__U3349.in0","and_all__U3348.out"],
          ["self.valid_in_3","and_all__U3349.in1"],
          ["and_all__U3350.in0","and_all__U3349.out"],
          ["self.valid_in_4","and_all__U3350.in1"],
          ["and_all__U3351.in0","and_all__U3350.out"],
          ["self.valid_in_5","and_all__U3351.in1"],
          ["and_all__U3352.in0","and_all__U3351.out"],
          ["self.valid_in_6","and_all__U3352.in1"],
          ["and_all__U3353.in0","and_all__U3352.out"],
          ["self.valid_in_7","and_all__U3353.in1"],
          ["and_all__U3354.in0","and_all__U3353.out"],
          ["self.ready_out_0","and_all__U3354.in1"],
          ["self.ready_in_2","and_all__U3354.out"],
          ["self.valid_in_0","and_all__U3355.in0"],
          ["self.valid_in_1","and_all__U3355.in1"],
          ["and_all__U3356.in0","and_all__U3355.out"],
          ["self.valid_in_2","and_all__U3356.in1"],
          ["and_all__U3357.in0","and_all__U3356.out"],
          ["self.valid_in_4","and_all__U3357.in1"],
          ["and_all__U3358.in0","and_all__U3357.out"],
          ["self.valid_in_5","and_all__U3358.in1"],
          ["and_all__U3359.in0","and_all__U3358.out"],
          ["self.valid_in_6","and_all__U3359.in1"],
          ["and_all__U3360.in0","and_all__U3359.out"],
          ["self.valid_in_7","and_all__U3360.in1"],
          ["and_all__U3361.in0","and_all__U3360.out"],
          ["self.ready_out_0","and_all__U3361.in1"],
          ["self.ready_in_3","and_all__U3361.out"],
          ["self.valid_in_0","and_all__U3362.in0"],
          ["self.valid_in_1","and_all__U3362.in1"],
          ["and_all__U3363.in0","and_all__U3362.out"],
          ["self.valid_in_2","and_all__U3363.in1"],
          ["and_all__U3364.in0","and_all__U3363.out"],
          ["self.valid_in_3","and_all__U3364.in1"],
          ["and_all__U3365.in0","and_all__U3364.out"],
          ["self.valid_in_5","and_all__U3365.in1"],
          ["and_all__U3366.in0","and_all__U3365.out"],
          ["self.valid_in_6","and_all__U3366.in1"],
          ["and_all__U3367.in0","and_all__U3366.out"],
          ["self.valid_in_7","and_all__U3367.in1"],
          ["and_all__U3368.in0","and_all__U3367.out"],
          ["self.ready_out_0","and_all__U3368.in1"],
          ["self.ready_in_4","and_all__U3368.out"],
          ["self.valid_in_0","and_all__U3369.in0"],
          ["self.valid_in_1","and_all__U3369.in1"],
          ["and_all__U3370.in0","and_all__U3369.out"],
          ["self.valid_in_2","and_all__U3370.in1"],
          ["and_all__U3371.in0","and_all__U3370.out"],
          ["self.valid_in_3","and_all__U3371.in1"],
          ["and_all__U3372.in0","and_all__U3371.out"],
          ["self.valid_in_4","and_all__U3372.in1"],
          ["and_all__U3373.in0","and_all__U3372.out"],
          ["self.valid_in_6","and_all__U3373.in1"],
          ["and_all__U3374.in0","and_all__U3373.out"],
          ["self.valid_in_7","and_all__U3374.in1"],
          ["and_all__U3375.in0","and_all__U3374.out"],
          ["self.ready_out_0","and_all__U3375.in1"],
          ["self.ready_in_5","and_all__U3375.out"],
          ["self.valid_in_0","and_all__U3376.in0"],
          ["self.valid_in_1","and_all__U3376.in1"],
          ["and_all__U3377.in0","and_all__U3376.out"],
          ["self.valid_in_2","and_all__U3377.in1"],
          ["and_all__U3378.in0","and_all__U3377.out"],
          ["self.valid_in_3","and_all__U3378.in1"],
          ["and_all__U3379.in0","and_all__U3378.out"],
          ["self.valid_in_4","and_all__U3379.in1"],
          ["and_all__U3380.in0","and_all__U3379.out"],
          ["self.valid_in_5","and_all__U3380.in1"],
          ["and_all__U3381.in0","and_all__U3380.out"],
          ["self.valid_in_7","and_all__U3381.in1"],
          ["and_all__U3382.in0","and_all__U3381.out"],
          ["self.ready_out_0","and_all__U3382.in1"],
          ["self.ready_in_6","and_all__U3382.out"],
          ["self.valid_in_0","and_all__U3383.in0"],
          ["self.valid_in_1","and_all__U3383.in1"],
          ["and_all__U3384.in0","and_all__U3383.out"],
          ["self.valid_in_2","and_all__U3384.in1"],
          ["and_all__U3385.in0","and_all__U3384.out"],
          ["self.valid_in_3","and_all__U3385.in1"],
          ["and_all__U3386.in0","and_all__U3385.out"],
          ["self.valid_in_4","and_all__U3386.in1"],
          ["and_all__U3387.in0","and_all__U3386.out"],
          ["self.valid_in_5","and_all__U3387.in1"],
          ["and_all__U3388.in0","and_all__U3387.out"],
          ["self.valid_in_6","and_all__U3388.in1"],
          ["and_all__U3389.in0","and_all__U3388.out"],
          ["self.ready_out_0","and_all__U3389.in1"],
          ["self.ready_in_7","and_all__U3389.out"]
        ]
      },
      "flow_ctrl__U3390":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3391":{
            "modref":"corebit.and"
          },
          "and_all__U3392":{
            "modref":"corebit.and"
          },
          "and_all__U3393":{
            "modref":"corebit.and"
          },
          "and_all__U3394":{
            "modref":"corebit.and"
          },
          "and_all__U3395":{
            "modref":"corebit.and"
          },
          "and_all__U3396":{
            "modref":"corebit.and"
          },
          "and_all__U3397":{
            "modref":"corebit.and"
          },
          "and_all__U3398":{
            "modref":"corebit.and"
          },
          "and_all__U3399":{
            "modref":"corebit.and"
          },
          "and_all__U3400":{
            "modref":"corebit.and"
          },
          "and_all__U3401":{
            "modref":"corebit.and"
          },
          "and_all__U3402":{
            "modref":"corebit.and"
          },
          "and_all__U3403":{
            "modref":"corebit.and"
          },
          "and_all__U3404":{
            "modref":"corebit.and"
          },
          "and_all__U3405":{
            "modref":"corebit.and"
          },
          "and_all__U3406":{
            "modref":"corebit.and"
          },
          "and_all__U3407":{
            "modref":"corebit.and"
          },
          "and_all__U3408":{
            "modref":"corebit.and"
          },
          "and_all__U3409":{
            "modref":"corebit.and"
          },
          "and_all__U3410":{
            "modref":"corebit.and"
          },
          "and_all__U3411":{
            "modref":"corebit.and"
          },
          "and_all__U3412":{
            "modref":"corebit.and"
          },
          "and_all__U3413":{
            "modref":"corebit.and"
          },
          "and_all__U3414":{
            "modref":"corebit.and"
          },
          "and_all__U3415":{
            "modref":"corebit.and"
          },
          "and_all__U3416":{
            "modref":"corebit.and"
          },
          "and_all__U3417":{
            "modref":"corebit.and"
          },
          "and_all__U3418":{
            "modref":"corebit.and"
          },
          "and_all__U3419":{
            "modref":"corebit.and"
          },
          "and_all__U3420":{
            "modref":"corebit.and"
          },
          "and_all__U3421":{
            "modref":"corebit.and"
          },
          "and_all__U3422":{
            "modref":"corebit.and"
          },
          "and_all__U3423":{
            "modref":"corebit.and"
          },
          "and_all__U3424":{
            "modref":"corebit.and"
          },
          "and_all__U3425":{
            "modref":"corebit.and"
          },
          "and_all__U3426":{
            "modref":"corebit.and"
          },
          "and_all__U3427":{
            "modref":"corebit.and"
          },
          "and_all__U3428":{
            "modref":"corebit.and"
          },
          "and_all__U3429":{
            "modref":"corebit.and"
          },
          "and_all__U3430":{
            "modref":"corebit.and"
          },
          "and_all__U3431":{
            "modref":"corebit.and"
          },
          "and_all__U3432":{
            "modref":"corebit.and"
          },
          "and_all__U3433":{
            "modref":"corebit.and"
          },
          "and_all__U3434":{
            "modref":"corebit.and"
          },
          "and_all__U3435":{
            "modref":"corebit.and"
          },
          "and_all__U3436":{
            "modref":"corebit.and"
          },
          "and_all__U3437":{
            "modref":"corebit.and"
          },
          "and_all__U3438":{
            "modref":"corebit.and"
          },
          "and_all__U3439":{
            "modref":"corebit.and"
          },
          "and_all__U3440":{
            "modref":"corebit.and"
          },
          "and_all__U3441":{
            "modref":"corebit.and"
          },
          "and_all__U3442":{
            "modref":"corebit.and"
          },
          "and_all__U3443":{
            "modref":"corebit.and"
          },
          "and_all__U3444":{
            "modref":"corebit.and"
          },
          "and_all__U3445":{
            "modref":"corebit.and"
          },
          "and_all__U3446":{
            "modref":"corebit.and"
          },
          "and_all__U3447":{
            "modref":"corebit.and"
          },
          "and_all__U3448":{
            "modref":"corebit.and"
          },
          "and_all__U3449":{
            "modref":"corebit.and"
          },
          "and_all__U3450":{
            "modref":"corebit.and"
          },
          "and_all__U3451":{
            "modref":"corebit.and"
          },
          "and_all__U3452":{
            "modref":"corebit.and"
          },
          "and_all__U3453":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3391.in0"],
          ["self.valid_in_1","and_all__U3391.in1"],
          ["and_all__U3392.in0","and_all__U3391.out"],
          ["self.valid_in_2","and_all__U3392.in1"],
          ["and_all__U3393.in0","and_all__U3392.out"],
          ["self.valid_in_3","and_all__U3393.in1"],
          ["and_all__U3394.in0","and_all__U3393.out"],
          ["self.valid_in_4","and_all__U3394.in1"],
          ["and_all__U3395.in0","and_all__U3394.out"],
          ["self.valid_in_5","and_all__U3395.in1"],
          ["and_all__U3396.in0","and_all__U3395.out"],
          ["self.valid_in_6","and_all__U3396.in1"],
          ["and_all__U3397.in0","and_all__U3396.out"],
          ["self.valid_in_7","and_all__U3397.in1"],
          ["self.valid_out_0","and_all__U3397.out"],
          ["self.valid_in_1","and_all__U3398.in0"],
          ["self.valid_in_2","and_all__U3398.in1"],
          ["and_all__U3399.in0","and_all__U3398.out"],
          ["self.valid_in_3","and_all__U3399.in1"],
          ["and_all__U3400.in0","and_all__U3399.out"],
          ["self.valid_in_4","and_all__U3400.in1"],
          ["and_all__U3401.in0","and_all__U3400.out"],
          ["self.valid_in_5","and_all__U3401.in1"],
          ["and_all__U3402.in0","and_all__U3401.out"],
          ["self.valid_in_6","and_all__U3402.in1"],
          ["and_all__U3403.in0","and_all__U3402.out"],
          ["self.valid_in_7","and_all__U3403.in1"],
          ["and_all__U3404.in0","and_all__U3403.out"],
          ["self.ready_out_0","and_all__U3404.in1"],
          ["self.ready_in_0","and_all__U3404.out"],
          ["self.valid_in_0","and_all__U3405.in0"],
          ["self.valid_in_2","and_all__U3405.in1"],
          ["and_all__U3406.in0","and_all__U3405.out"],
          ["self.valid_in_3","and_all__U3406.in1"],
          ["and_all__U3407.in0","and_all__U3406.out"],
          ["self.valid_in_4","and_all__U3407.in1"],
          ["and_all__U3408.in0","and_all__U3407.out"],
          ["self.valid_in_5","and_all__U3408.in1"],
          ["and_all__U3409.in0","and_all__U3408.out"],
          ["self.valid_in_6","and_all__U3409.in1"],
          ["and_all__U3410.in0","and_all__U3409.out"],
          ["self.valid_in_7","and_all__U3410.in1"],
          ["and_all__U3411.in0","and_all__U3410.out"],
          ["self.ready_out_0","and_all__U3411.in1"],
          ["self.ready_in_1","and_all__U3411.out"],
          ["self.valid_in_0","and_all__U3412.in0"],
          ["self.valid_in_1","and_all__U3412.in1"],
          ["and_all__U3413.in0","and_all__U3412.out"],
          ["self.valid_in_3","and_all__U3413.in1"],
          ["and_all__U3414.in0","and_all__U3413.out"],
          ["self.valid_in_4","and_all__U3414.in1"],
          ["and_all__U3415.in0","and_all__U3414.out"],
          ["self.valid_in_5","and_all__U3415.in1"],
          ["and_all__U3416.in0","and_all__U3415.out"],
          ["self.valid_in_6","and_all__U3416.in1"],
          ["and_all__U3417.in0","and_all__U3416.out"],
          ["self.valid_in_7","and_all__U3417.in1"],
          ["and_all__U3418.in0","and_all__U3417.out"],
          ["self.ready_out_0","and_all__U3418.in1"],
          ["self.ready_in_2","and_all__U3418.out"],
          ["self.valid_in_0","and_all__U3419.in0"],
          ["self.valid_in_1","and_all__U3419.in1"],
          ["and_all__U3420.in0","and_all__U3419.out"],
          ["self.valid_in_2","and_all__U3420.in1"],
          ["and_all__U3421.in0","and_all__U3420.out"],
          ["self.valid_in_4","and_all__U3421.in1"],
          ["and_all__U3422.in0","and_all__U3421.out"],
          ["self.valid_in_5","and_all__U3422.in1"],
          ["and_all__U3423.in0","and_all__U3422.out"],
          ["self.valid_in_6","and_all__U3423.in1"],
          ["and_all__U3424.in0","and_all__U3423.out"],
          ["self.valid_in_7","and_all__U3424.in1"],
          ["and_all__U3425.in0","and_all__U3424.out"],
          ["self.ready_out_0","and_all__U3425.in1"],
          ["self.ready_in_3","and_all__U3425.out"],
          ["self.valid_in_0","and_all__U3426.in0"],
          ["self.valid_in_1","and_all__U3426.in1"],
          ["and_all__U3427.in0","and_all__U3426.out"],
          ["self.valid_in_2","and_all__U3427.in1"],
          ["and_all__U3428.in0","and_all__U3427.out"],
          ["self.valid_in_3","and_all__U3428.in1"],
          ["and_all__U3429.in0","and_all__U3428.out"],
          ["self.valid_in_5","and_all__U3429.in1"],
          ["and_all__U3430.in0","and_all__U3429.out"],
          ["self.valid_in_6","and_all__U3430.in1"],
          ["and_all__U3431.in0","and_all__U3430.out"],
          ["self.valid_in_7","and_all__U3431.in1"],
          ["and_all__U3432.in0","and_all__U3431.out"],
          ["self.ready_out_0","and_all__U3432.in1"],
          ["self.ready_in_4","and_all__U3432.out"],
          ["self.valid_in_0","and_all__U3433.in0"],
          ["self.valid_in_1","and_all__U3433.in1"],
          ["and_all__U3434.in0","and_all__U3433.out"],
          ["self.valid_in_2","and_all__U3434.in1"],
          ["and_all__U3435.in0","and_all__U3434.out"],
          ["self.valid_in_3","and_all__U3435.in1"],
          ["and_all__U3436.in0","and_all__U3435.out"],
          ["self.valid_in_4","and_all__U3436.in1"],
          ["and_all__U3437.in0","and_all__U3436.out"],
          ["self.valid_in_6","and_all__U3437.in1"],
          ["and_all__U3438.in0","and_all__U3437.out"],
          ["self.valid_in_7","and_all__U3438.in1"],
          ["and_all__U3439.in0","and_all__U3438.out"],
          ["self.ready_out_0","and_all__U3439.in1"],
          ["self.ready_in_5","and_all__U3439.out"],
          ["self.valid_in_0","and_all__U3440.in0"],
          ["self.valid_in_1","and_all__U3440.in1"],
          ["and_all__U3441.in0","and_all__U3440.out"],
          ["self.valid_in_2","and_all__U3441.in1"],
          ["and_all__U3442.in0","and_all__U3441.out"],
          ["self.valid_in_3","and_all__U3442.in1"],
          ["and_all__U3443.in0","and_all__U3442.out"],
          ["self.valid_in_4","and_all__U3443.in1"],
          ["and_all__U3444.in0","and_all__U3443.out"],
          ["self.valid_in_5","and_all__U3444.in1"],
          ["and_all__U3445.in0","and_all__U3444.out"],
          ["self.valid_in_7","and_all__U3445.in1"],
          ["and_all__U3446.in0","and_all__U3445.out"],
          ["self.ready_out_0","and_all__U3446.in1"],
          ["self.ready_in_6","and_all__U3446.out"],
          ["self.valid_in_0","and_all__U3447.in0"],
          ["self.valid_in_1","and_all__U3447.in1"],
          ["and_all__U3448.in0","and_all__U3447.out"],
          ["self.valid_in_2","and_all__U3448.in1"],
          ["and_all__U3449.in0","and_all__U3448.out"],
          ["self.valid_in_3","and_all__U3449.in1"],
          ["and_all__U3450.in0","and_all__U3449.out"],
          ["self.valid_in_4","and_all__U3450.in1"],
          ["and_all__U3451.in0","and_all__U3450.out"],
          ["self.valid_in_5","and_all__U3451.in1"],
          ["and_all__U3452.in0","and_all__U3451.out"],
          ["self.valid_in_6","and_all__U3452.in1"],
          ["and_all__U3453.in0","and_all__U3452.out"],
          ["self.ready_out_0","and_all__U3453.in1"],
          ["self.ready_in_7","and_all__U3453.out"]
        ]
      },
      "flow_ctrl__U3454":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3455":{
            "modref":"corebit.and"
          },
          "and_all__U3456":{
            "modref":"corebit.and"
          },
          "and_all__U3457":{
            "modref":"corebit.and"
          },
          "and_all__U3458":{
            "modref":"corebit.and"
          },
          "and_all__U3459":{
            "modref":"corebit.and"
          },
          "and_all__U3460":{
            "modref":"corebit.and"
          },
          "and_all__U3461":{
            "modref":"corebit.and"
          },
          "and_all__U3462":{
            "modref":"corebit.and"
          },
          "and_all__U3463":{
            "modref":"corebit.and"
          },
          "and_all__U3464":{
            "modref":"corebit.and"
          },
          "and_all__U3465":{
            "modref":"corebit.and"
          },
          "and_all__U3466":{
            "modref":"corebit.and"
          },
          "and_all__U3467":{
            "modref":"corebit.and"
          },
          "and_all__U3468":{
            "modref":"corebit.and"
          },
          "and_all__U3469":{
            "modref":"corebit.and"
          },
          "and_all__U3470":{
            "modref":"corebit.and"
          },
          "and_all__U3471":{
            "modref":"corebit.and"
          },
          "and_all__U3472":{
            "modref":"corebit.and"
          },
          "and_all__U3473":{
            "modref":"corebit.and"
          },
          "and_all__U3474":{
            "modref":"corebit.and"
          },
          "and_all__U3475":{
            "modref":"corebit.and"
          },
          "and_all__U3476":{
            "modref":"corebit.and"
          },
          "and_all__U3477":{
            "modref":"corebit.and"
          },
          "and_all__U3478":{
            "modref":"corebit.and"
          },
          "and_all__U3479":{
            "modref":"corebit.and"
          },
          "and_all__U3480":{
            "modref":"corebit.and"
          },
          "and_all__U3481":{
            "modref":"corebit.and"
          },
          "and_all__U3482":{
            "modref":"corebit.and"
          },
          "and_all__U3483":{
            "modref":"corebit.and"
          },
          "and_all__U3484":{
            "modref":"corebit.and"
          },
          "and_all__U3485":{
            "modref":"corebit.and"
          },
          "and_all__U3486":{
            "modref":"corebit.and"
          },
          "and_all__U3487":{
            "modref":"corebit.and"
          },
          "and_all__U3488":{
            "modref":"corebit.and"
          },
          "and_all__U3489":{
            "modref":"corebit.and"
          },
          "and_all__U3490":{
            "modref":"corebit.and"
          },
          "and_all__U3491":{
            "modref":"corebit.and"
          },
          "and_all__U3492":{
            "modref":"corebit.and"
          },
          "and_all__U3493":{
            "modref":"corebit.and"
          },
          "and_all__U3494":{
            "modref":"corebit.and"
          },
          "and_all__U3495":{
            "modref":"corebit.and"
          },
          "and_all__U3496":{
            "modref":"corebit.and"
          },
          "and_all__U3497":{
            "modref":"corebit.and"
          },
          "and_all__U3498":{
            "modref":"corebit.and"
          },
          "and_all__U3499":{
            "modref":"corebit.and"
          },
          "and_all__U3500":{
            "modref":"corebit.and"
          },
          "and_all__U3501":{
            "modref":"corebit.and"
          },
          "and_all__U3502":{
            "modref":"corebit.and"
          },
          "and_all__U3503":{
            "modref":"corebit.and"
          },
          "and_all__U3504":{
            "modref":"corebit.and"
          },
          "and_all__U3505":{
            "modref":"corebit.and"
          },
          "and_all__U3506":{
            "modref":"corebit.and"
          },
          "and_all__U3507":{
            "modref":"corebit.and"
          },
          "and_all__U3508":{
            "modref":"corebit.and"
          },
          "and_all__U3509":{
            "modref":"corebit.and"
          },
          "and_all__U3510":{
            "modref":"corebit.and"
          },
          "and_all__U3511":{
            "modref":"corebit.and"
          },
          "and_all__U3512":{
            "modref":"corebit.and"
          },
          "and_all__U3513":{
            "modref":"corebit.and"
          },
          "and_all__U3514":{
            "modref":"corebit.and"
          },
          "and_all__U3515":{
            "modref":"corebit.and"
          },
          "and_all__U3516":{
            "modref":"corebit.and"
          },
          "and_all__U3517":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3455.in0"],
          ["self.valid_in_1","and_all__U3455.in1"],
          ["and_all__U3456.in0","and_all__U3455.out"],
          ["self.valid_in_2","and_all__U3456.in1"],
          ["and_all__U3457.in0","and_all__U3456.out"],
          ["self.valid_in_3","and_all__U3457.in1"],
          ["and_all__U3458.in0","and_all__U3457.out"],
          ["self.valid_in_4","and_all__U3458.in1"],
          ["and_all__U3459.in0","and_all__U3458.out"],
          ["self.valid_in_5","and_all__U3459.in1"],
          ["and_all__U3460.in0","and_all__U3459.out"],
          ["self.valid_in_6","and_all__U3460.in1"],
          ["and_all__U3461.in0","and_all__U3460.out"],
          ["self.valid_in_7","and_all__U3461.in1"],
          ["self.valid_out_0","and_all__U3461.out"],
          ["self.valid_in_1","and_all__U3462.in0"],
          ["self.valid_in_2","and_all__U3462.in1"],
          ["and_all__U3463.in0","and_all__U3462.out"],
          ["self.valid_in_3","and_all__U3463.in1"],
          ["and_all__U3464.in0","and_all__U3463.out"],
          ["self.valid_in_4","and_all__U3464.in1"],
          ["and_all__U3465.in0","and_all__U3464.out"],
          ["self.valid_in_5","and_all__U3465.in1"],
          ["and_all__U3466.in0","and_all__U3465.out"],
          ["self.valid_in_6","and_all__U3466.in1"],
          ["and_all__U3467.in0","and_all__U3466.out"],
          ["self.valid_in_7","and_all__U3467.in1"],
          ["and_all__U3468.in0","and_all__U3467.out"],
          ["self.ready_out_0","and_all__U3468.in1"],
          ["self.ready_in_0","and_all__U3468.out"],
          ["self.valid_in_0","and_all__U3469.in0"],
          ["self.valid_in_2","and_all__U3469.in1"],
          ["and_all__U3470.in0","and_all__U3469.out"],
          ["self.valid_in_3","and_all__U3470.in1"],
          ["and_all__U3471.in0","and_all__U3470.out"],
          ["self.valid_in_4","and_all__U3471.in1"],
          ["and_all__U3472.in0","and_all__U3471.out"],
          ["self.valid_in_5","and_all__U3472.in1"],
          ["and_all__U3473.in0","and_all__U3472.out"],
          ["self.valid_in_6","and_all__U3473.in1"],
          ["and_all__U3474.in0","and_all__U3473.out"],
          ["self.valid_in_7","and_all__U3474.in1"],
          ["and_all__U3475.in0","and_all__U3474.out"],
          ["self.ready_out_0","and_all__U3475.in1"],
          ["self.ready_in_1","and_all__U3475.out"],
          ["self.valid_in_0","and_all__U3476.in0"],
          ["self.valid_in_1","and_all__U3476.in1"],
          ["and_all__U3477.in0","and_all__U3476.out"],
          ["self.valid_in_3","and_all__U3477.in1"],
          ["and_all__U3478.in0","and_all__U3477.out"],
          ["self.valid_in_4","and_all__U3478.in1"],
          ["and_all__U3479.in0","and_all__U3478.out"],
          ["self.valid_in_5","and_all__U3479.in1"],
          ["and_all__U3480.in0","and_all__U3479.out"],
          ["self.valid_in_6","and_all__U3480.in1"],
          ["and_all__U3481.in0","and_all__U3480.out"],
          ["self.valid_in_7","and_all__U3481.in1"],
          ["and_all__U3482.in0","and_all__U3481.out"],
          ["self.ready_out_0","and_all__U3482.in1"],
          ["self.ready_in_2","and_all__U3482.out"],
          ["self.valid_in_0","and_all__U3483.in0"],
          ["self.valid_in_1","and_all__U3483.in1"],
          ["and_all__U3484.in0","and_all__U3483.out"],
          ["self.valid_in_2","and_all__U3484.in1"],
          ["and_all__U3485.in0","and_all__U3484.out"],
          ["self.valid_in_4","and_all__U3485.in1"],
          ["and_all__U3486.in0","and_all__U3485.out"],
          ["self.valid_in_5","and_all__U3486.in1"],
          ["and_all__U3487.in0","and_all__U3486.out"],
          ["self.valid_in_6","and_all__U3487.in1"],
          ["and_all__U3488.in0","and_all__U3487.out"],
          ["self.valid_in_7","and_all__U3488.in1"],
          ["and_all__U3489.in0","and_all__U3488.out"],
          ["self.ready_out_0","and_all__U3489.in1"],
          ["self.ready_in_3","and_all__U3489.out"],
          ["self.valid_in_0","and_all__U3490.in0"],
          ["self.valid_in_1","and_all__U3490.in1"],
          ["and_all__U3491.in0","and_all__U3490.out"],
          ["self.valid_in_2","and_all__U3491.in1"],
          ["and_all__U3492.in0","and_all__U3491.out"],
          ["self.valid_in_3","and_all__U3492.in1"],
          ["and_all__U3493.in0","and_all__U3492.out"],
          ["self.valid_in_5","and_all__U3493.in1"],
          ["and_all__U3494.in0","and_all__U3493.out"],
          ["self.valid_in_6","and_all__U3494.in1"],
          ["and_all__U3495.in0","and_all__U3494.out"],
          ["self.valid_in_7","and_all__U3495.in1"],
          ["and_all__U3496.in0","and_all__U3495.out"],
          ["self.ready_out_0","and_all__U3496.in1"],
          ["self.ready_in_4","and_all__U3496.out"],
          ["self.valid_in_0","and_all__U3497.in0"],
          ["self.valid_in_1","and_all__U3497.in1"],
          ["and_all__U3498.in0","and_all__U3497.out"],
          ["self.valid_in_2","and_all__U3498.in1"],
          ["and_all__U3499.in0","and_all__U3498.out"],
          ["self.valid_in_3","and_all__U3499.in1"],
          ["and_all__U3500.in0","and_all__U3499.out"],
          ["self.valid_in_4","and_all__U3500.in1"],
          ["and_all__U3501.in0","and_all__U3500.out"],
          ["self.valid_in_6","and_all__U3501.in1"],
          ["and_all__U3502.in0","and_all__U3501.out"],
          ["self.valid_in_7","and_all__U3502.in1"],
          ["and_all__U3503.in0","and_all__U3502.out"],
          ["self.ready_out_0","and_all__U3503.in1"],
          ["self.ready_in_5","and_all__U3503.out"],
          ["self.valid_in_0","and_all__U3504.in0"],
          ["self.valid_in_1","and_all__U3504.in1"],
          ["and_all__U3505.in0","and_all__U3504.out"],
          ["self.valid_in_2","and_all__U3505.in1"],
          ["and_all__U3506.in0","and_all__U3505.out"],
          ["self.valid_in_3","and_all__U3506.in1"],
          ["and_all__U3507.in0","and_all__U3506.out"],
          ["self.valid_in_4","and_all__U3507.in1"],
          ["and_all__U3508.in0","and_all__U3507.out"],
          ["self.valid_in_5","and_all__U3508.in1"],
          ["and_all__U3509.in0","and_all__U3508.out"],
          ["self.valid_in_7","and_all__U3509.in1"],
          ["and_all__U3510.in0","and_all__U3509.out"],
          ["self.ready_out_0","and_all__U3510.in1"],
          ["self.ready_in_6","and_all__U3510.out"],
          ["self.valid_in_0","and_all__U3511.in0"],
          ["self.valid_in_1","and_all__U3511.in1"],
          ["and_all__U3512.in0","and_all__U3511.out"],
          ["self.valid_in_2","and_all__U3512.in1"],
          ["and_all__U3513.in0","and_all__U3512.out"],
          ["self.valid_in_3","and_all__U3513.in1"],
          ["and_all__U3514.in0","and_all__U3513.out"],
          ["self.valid_in_4","and_all__U3514.in1"],
          ["and_all__U3515.in0","and_all__U3514.out"],
          ["self.valid_in_5","and_all__U3515.in1"],
          ["and_all__U3516.in0","and_all__U3515.out"],
          ["self.valid_in_6","and_all__U3516.in1"],
          ["and_all__U3517.in0","and_all__U3516.out"],
          ["self.ready_out_0","and_all__U3517.in1"],
          ["self.ready_in_7","and_all__U3517.out"]
        ]
      },
      "flow_ctrl__U35":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U36":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U36.out"]
        ]
      },
      "flow_ctrl__U3518":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3519":{
            "modref":"corebit.and"
          },
          "and_all__U3520":{
            "modref":"corebit.and"
          },
          "and_all__U3521":{
            "modref":"corebit.and"
          },
          "and_all__U3522":{
            "modref":"corebit.and"
          },
          "and_all__U3523":{
            "modref":"corebit.and"
          },
          "and_all__U3524":{
            "modref":"corebit.and"
          },
          "and_all__U3525":{
            "modref":"corebit.and"
          },
          "and_all__U3526":{
            "modref":"corebit.and"
          },
          "and_all__U3527":{
            "modref":"corebit.and"
          },
          "and_all__U3528":{
            "modref":"corebit.and"
          },
          "and_all__U3529":{
            "modref":"corebit.and"
          },
          "and_all__U3530":{
            "modref":"corebit.and"
          },
          "and_all__U3531":{
            "modref":"corebit.and"
          },
          "and_all__U3532":{
            "modref":"corebit.and"
          },
          "and_all__U3533":{
            "modref":"corebit.and"
          },
          "and_all__U3534":{
            "modref":"corebit.and"
          },
          "and_all__U3535":{
            "modref":"corebit.and"
          },
          "and_all__U3536":{
            "modref":"corebit.and"
          },
          "and_all__U3537":{
            "modref":"corebit.and"
          },
          "and_all__U3538":{
            "modref":"corebit.and"
          },
          "and_all__U3539":{
            "modref":"corebit.and"
          },
          "and_all__U3540":{
            "modref":"corebit.and"
          },
          "and_all__U3541":{
            "modref":"corebit.and"
          },
          "and_all__U3542":{
            "modref":"corebit.and"
          },
          "and_all__U3543":{
            "modref":"corebit.and"
          },
          "and_all__U3544":{
            "modref":"corebit.and"
          },
          "and_all__U3545":{
            "modref":"corebit.and"
          },
          "and_all__U3546":{
            "modref":"corebit.and"
          },
          "and_all__U3547":{
            "modref":"corebit.and"
          },
          "and_all__U3548":{
            "modref":"corebit.and"
          },
          "and_all__U3549":{
            "modref":"corebit.and"
          },
          "and_all__U3550":{
            "modref":"corebit.and"
          },
          "and_all__U3551":{
            "modref":"corebit.and"
          },
          "and_all__U3552":{
            "modref":"corebit.and"
          },
          "and_all__U3553":{
            "modref":"corebit.and"
          },
          "and_all__U3554":{
            "modref":"corebit.and"
          },
          "and_all__U3555":{
            "modref":"corebit.and"
          },
          "and_all__U3556":{
            "modref":"corebit.and"
          },
          "and_all__U3557":{
            "modref":"corebit.and"
          },
          "and_all__U3558":{
            "modref":"corebit.and"
          },
          "and_all__U3559":{
            "modref":"corebit.and"
          },
          "and_all__U3560":{
            "modref":"corebit.and"
          },
          "and_all__U3561":{
            "modref":"corebit.and"
          },
          "and_all__U3562":{
            "modref":"corebit.and"
          },
          "and_all__U3563":{
            "modref":"corebit.and"
          },
          "and_all__U3564":{
            "modref":"corebit.and"
          },
          "and_all__U3565":{
            "modref":"corebit.and"
          },
          "and_all__U3566":{
            "modref":"corebit.and"
          },
          "and_all__U3567":{
            "modref":"corebit.and"
          },
          "and_all__U3568":{
            "modref":"corebit.and"
          },
          "and_all__U3569":{
            "modref":"corebit.and"
          },
          "and_all__U3570":{
            "modref":"corebit.and"
          },
          "and_all__U3571":{
            "modref":"corebit.and"
          },
          "and_all__U3572":{
            "modref":"corebit.and"
          },
          "and_all__U3573":{
            "modref":"corebit.and"
          },
          "and_all__U3574":{
            "modref":"corebit.and"
          },
          "and_all__U3575":{
            "modref":"corebit.and"
          },
          "and_all__U3576":{
            "modref":"corebit.and"
          },
          "and_all__U3577":{
            "modref":"corebit.and"
          },
          "and_all__U3578":{
            "modref":"corebit.and"
          },
          "and_all__U3579":{
            "modref":"corebit.and"
          },
          "and_all__U3580":{
            "modref":"corebit.and"
          },
          "and_all__U3581":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3519.in0"],
          ["self.valid_in_1","and_all__U3519.in1"],
          ["and_all__U3520.in0","and_all__U3519.out"],
          ["self.valid_in_2","and_all__U3520.in1"],
          ["and_all__U3521.in0","and_all__U3520.out"],
          ["self.valid_in_3","and_all__U3521.in1"],
          ["and_all__U3522.in0","and_all__U3521.out"],
          ["self.valid_in_4","and_all__U3522.in1"],
          ["and_all__U3523.in0","and_all__U3522.out"],
          ["self.valid_in_5","and_all__U3523.in1"],
          ["and_all__U3524.in0","and_all__U3523.out"],
          ["self.valid_in_6","and_all__U3524.in1"],
          ["and_all__U3525.in0","and_all__U3524.out"],
          ["self.valid_in_7","and_all__U3525.in1"],
          ["self.valid_out_0","and_all__U3525.out"],
          ["self.valid_in_1","and_all__U3526.in0"],
          ["self.valid_in_2","and_all__U3526.in1"],
          ["and_all__U3527.in0","and_all__U3526.out"],
          ["self.valid_in_3","and_all__U3527.in1"],
          ["and_all__U3528.in0","and_all__U3527.out"],
          ["self.valid_in_4","and_all__U3528.in1"],
          ["and_all__U3529.in0","and_all__U3528.out"],
          ["self.valid_in_5","and_all__U3529.in1"],
          ["and_all__U3530.in0","and_all__U3529.out"],
          ["self.valid_in_6","and_all__U3530.in1"],
          ["and_all__U3531.in0","and_all__U3530.out"],
          ["self.valid_in_7","and_all__U3531.in1"],
          ["and_all__U3532.in0","and_all__U3531.out"],
          ["self.ready_out_0","and_all__U3532.in1"],
          ["self.ready_in_0","and_all__U3532.out"],
          ["self.valid_in_0","and_all__U3533.in0"],
          ["self.valid_in_2","and_all__U3533.in1"],
          ["and_all__U3534.in0","and_all__U3533.out"],
          ["self.valid_in_3","and_all__U3534.in1"],
          ["and_all__U3535.in0","and_all__U3534.out"],
          ["self.valid_in_4","and_all__U3535.in1"],
          ["and_all__U3536.in0","and_all__U3535.out"],
          ["self.valid_in_5","and_all__U3536.in1"],
          ["and_all__U3537.in0","and_all__U3536.out"],
          ["self.valid_in_6","and_all__U3537.in1"],
          ["and_all__U3538.in0","and_all__U3537.out"],
          ["self.valid_in_7","and_all__U3538.in1"],
          ["and_all__U3539.in0","and_all__U3538.out"],
          ["self.ready_out_0","and_all__U3539.in1"],
          ["self.ready_in_1","and_all__U3539.out"],
          ["self.valid_in_0","and_all__U3540.in0"],
          ["self.valid_in_1","and_all__U3540.in1"],
          ["and_all__U3541.in0","and_all__U3540.out"],
          ["self.valid_in_3","and_all__U3541.in1"],
          ["and_all__U3542.in0","and_all__U3541.out"],
          ["self.valid_in_4","and_all__U3542.in1"],
          ["and_all__U3543.in0","and_all__U3542.out"],
          ["self.valid_in_5","and_all__U3543.in1"],
          ["and_all__U3544.in0","and_all__U3543.out"],
          ["self.valid_in_6","and_all__U3544.in1"],
          ["and_all__U3545.in0","and_all__U3544.out"],
          ["self.valid_in_7","and_all__U3545.in1"],
          ["and_all__U3546.in0","and_all__U3545.out"],
          ["self.ready_out_0","and_all__U3546.in1"],
          ["self.ready_in_2","and_all__U3546.out"],
          ["self.valid_in_0","and_all__U3547.in0"],
          ["self.valid_in_1","and_all__U3547.in1"],
          ["and_all__U3548.in0","and_all__U3547.out"],
          ["self.valid_in_2","and_all__U3548.in1"],
          ["and_all__U3549.in0","and_all__U3548.out"],
          ["self.valid_in_4","and_all__U3549.in1"],
          ["and_all__U3550.in0","and_all__U3549.out"],
          ["self.valid_in_5","and_all__U3550.in1"],
          ["and_all__U3551.in0","and_all__U3550.out"],
          ["self.valid_in_6","and_all__U3551.in1"],
          ["and_all__U3552.in0","and_all__U3551.out"],
          ["self.valid_in_7","and_all__U3552.in1"],
          ["and_all__U3553.in0","and_all__U3552.out"],
          ["self.ready_out_0","and_all__U3553.in1"],
          ["self.ready_in_3","and_all__U3553.out"],
          ["self.valid_in_0","and_all__U3554.in0"],
          ["self.valid_in_1","and_all__U3554.in1"],
          ["and_all__U3555.in0","and_all__U3554.out"],
          ["self.valid_in_2","and_all__U3555.in1"],
          ["and_all__U3556.in0","and_all__U3555.out"],
          ["self.valid_in_3","and_all__U3556.in1"],
          ["and_all__U3557.in0","and_all__U3556.out"],
          ["self.valid_in_5","and_all__U3557.in1"],
          ["and_all__U3558.in0","and_all__U3557.out"],
          ["self.valid_in_6","and_all__U3558.in1"],
          ["and_all__U3559.in0","and_all__U3558.out"],
          ["self.valid_in_7","and_all__U3559.in1"],
          ["and_all__U3560.in0","and_all__U3559.out"],
          ["self.ready_out_0","and_all__U3560.in1"],
          ["self.ready_in_4","and_all__U3560.out"],
          ["self.valid_in_0","and_all__U3561.in0"],
          ["self.valid_in_1","and_all__U3561.in1"],
          ["and_all__U3562.in0","and_all__U3561.out"],
          ["self.valid_in_2","and_all__U3562.in1"],
          ["and_all__U3563.in0","and_all__U3562.out"],
          ["self.valid_in_3","and_all__U3563.in1"],
          ["and_all__U3564.in0","and_all__U3563.out"],
          ["self.valid_in_4","and_all__U3564.in1"],
          ["and_all__U3565.in0","and_all__U3564.out"],
          ["self.valid_in_6","and_all__U3565.in1"],
          ["and_all__U3566.in0","and_all__U3565.out"],
          ["self.valid_in_7","and_all__U3566.in1"],
          ["and_all__U3567.in0","and_all__U3566.out"],
          ["self.ready_out_0","and_all__U3567.in1"],
          ["self.ready_in_5","and_all__U3567.out"],
          ["self.valid_in_0","and_all__U3568.in0"],
          ["self.valid_in_1","and_all__U3568.in1"],
          ["and_all__U3569.in0","and_all__U3568.out"],
          ["self.valid_in_2","and_all__U3569.in1"],
          ["and_all__U3570.in0","and_all__U3569.out"],
          ["self.valid_in_3","and_all__U3570.in1"],
          ["and_all__U3571.in0","and_all__U3570.out"],
          ["self.valid_in_4","and_all__U3571.in1"],
          ["and_all__U3572.in0","and_all__U3571.out"],
          ["self.valid_in_5","and_all__U3572.in1"],
          ["and_all__U3573.in0","and_all__U3572.out"],
          ["self.valid_in_7","and_all__U3573.in1"],
          ["and_all__U3574.in0","and_all__U3573.out"],
          ["self.ready_out_0","and_all__U3574.in1"],
          ["self.ready_in_6","and_all__U3574.out"],
          ["self.valid_in_0","and_all__U3575.in0"],
          ["self.valid_in_1","and_all__U3575.in1"],
          ["and_all__U3576.in0","and_all__U3575.out"],
          ["self.valid_in_2","and_all__U3576.in1"],
          ["and_all__U3577.in0","and_all__U3576.out"],
          ["self.valid_in_3","and_all__U3577.in1"],
          ["and_all__U3578.in0","and_all__U3577.out"],
          ["self.valid_in_4","and_all__U3578.in1"],
          ["and_all__U3579.in0","and_all__U3578.out"],
          ["self.valid_in_5","and_all__U3579.in1"],
          ["and_all__U3580.in0","and_all__U3579.out"],
          ["self.valid_in_6","and_all__U3580.in1"],
          ["and_all__U3581.in0","and_all__U3580.out"],
          ["self.ready_out_0","and_all__U3581.in1"],
          ["self.ready_in_7","and_all__U3581.out"]
        ]
      },
      "flow_ctrl__U3582":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3583":{
            "modref":"corebit.and"
          },
          "and_all__U3584":{
            "modref":"corebit.and"
          },
          "and_all__U3585":{
            "modref":"corebit.and"
          },
          "and_all__U3586":{
            "modref":"corebit.and"
          },
          "and_all__U3587":{
            "modref":"corebit.and"
          },
          "and_all__U3588":{
            "modref":"corebit.and"
          },
          "and_all__U3589":{
            "modref":"corebit.and"
          },
          "and_all__U3590":{
            "modref":"corebit.and"
          },
          "and_all__U3591":{
            "modref":"corebit.and"
          },
          "and_all__U3592":{
            "modref":"corebit.and"
          },
          "and_all__U3593":{
            "modref":"corebit.and"
          },
          "and_all__U3594":{
            "modref":"corebit.and"
          },
          "and_all__U3595":{
            "modref":"corebit.and"
          },
          "and_all__U3596":{
            "modref":"corebit.and"
          },
          "and_all__U3597":{
            "modref":"corebit.and"
          },
          "and_all__U3598":{
            "modref":"corebit.and"
          },
          "and_all__U3599":{
            "modref":"corebit.and"
          },
          "and_all__U3600":{
            "modref":"corebit.and"
          },
          "and_all__U3601":{
            "modref":"corebit.and"
          },
          "and_all__U3602":{
            "modref":"corebit.and"
          },
          "and_all__U3603":{
            "modref":"corebit.and"
          },
          "and_all__U3604":{
            "modref":"corebit.and"
          },
          "and_all__U3605":{
            "modref":"corebit.and"
          },
          "and_all__U3606":{
            "modref":"corebit.and"
          },
          "and_all__U3607":{
            "modref":"corebit.and"
          },
          "and_all__U3608":{
            "modref":"corebit.and"
          },
          "and_all__U3609":{
            "modref":"corebit.and"
          },
          "and_all__U3610":{
            "modref":"corebit.and"
          },
          "and_all__U3611":{
            "modref":"corebit.and"
          },
          "and_all__U3612":{
            "modref":"corebit.and"
          },
          "and_all__U3613":{
            "modref":"corebit.and"
          },
          "and_all__U3614":{
            "modref":"corebit.and"
          },
          "and_all__U3615":{
            "modref":"corebit.and"
          },
          "and_all__U3616":{
            "modref":"corebit.and"
          },
          "and_all__U3617":{
            "modref":"corebit.and"
          },
          "and_all__U3618":{
            "modref":"corebit.and"
          },
          "and_all__U3619":{
            "modref":"corebit.and"
          },
          "and_all__U3620":{
            "modref":"corebit.and"
          },
          "and_all__U3621":{
            "modref":"corebit.and"
          },
          "and_all__U3622":{
            "modref":"corebit.and"
          },
          "and_all__U3623":{
            "modref":"corebit.and"
          },
          "and_all__U3624":{
            "modref":"corebit.and"
          },
          "and_all__U3625":{
            "modref":"corebit.and"
          },
          "and_all__U3626":{
            "modref":"corebit.and"
          },
          "and_all__U3627":{
            "modref":"corebit.and"
          },
          "and_all__U3628":{
            "modref":"corebit.and"
          },
          "and_all__U3629":{
            "modref":"corebit.and"
          },
          "and_all__U3630":{
            "modref":"corebit.and"
          },
          "and_all__U3631":{
            "modref":"corebit.and"
          },
          "and_all__U3632":{
            "modref":"corebit.and"
          },
          "and_all__U3633":{
            "modref":"corebit.and"
          },
          "and_all__U3634":{
            "modref":"corebit.and"
          },
          "and_all__U3635":{
            "modref":"corebit.and"
          },
          "and_all__U3636":{
            "modref":"corebit.and"
          },
          "and_all__U3637":{
            "modref":"corebit.and"
          },
          "and_all__U3638":{
            "modref":"corebit.and"
          },
          "and_all__U3639":{
            "modref":"corebit.and"
          },
          "and_all__U3640":{
            "modref":"corebit.and"
          },
          "and_all__U3641":{
            "modref":"corebit.and"
          },
          "and_all__U3642":{
            "modref":"corebit.and"
          },
          "and_all__U3643":{
            "modref":"corebit.and"
          },
          "and_all__U3644":{
            "modref":"corebit.and"
          },
          "and_all__U3645":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3583.in0"],
          ["self.valid_in_1","and_all__U3583.in1"],
          ["and_all__U3584.in0","and_all__U3583.out"],
          ["self.valid_in_2","and_all__U3584.in1"],
          ["and_all__U3585.in0","and_all__U3584.out"],
          ["self.valid_in_3","and_all__U3585.in1"],
          ["and_all__U3586.in0","and_all__U3585.out"],
          ["self.valid_in_4","and_all__U3586.in1"],
          ["and_all__U3587.in0","and_all__U3586.out"],
          ["self.valid_in_5","and_all__U3587.in1"],
          ["and_all__U3588.in0","and_all__U3587.out"],
          ["self.valid_in_6","and_all__U3588.in1"],
          ["and_all__U3589.in0","and_all__U3588.out"],
          ["self.valid_in_7","and_all__U3589.in1"],
          ["self.valid_out_0","and_all__U3589.out"],
          ["self.valid_in_1","and_all__U3590.in0"],
          ["self.valid_in_2","and_all__U3590.in1"],
          ["and_all__U3591.in0","and_all__U3590.out"],
          ["self.valid_in_3","and_all__U3591.in1"],
          ["and_all__U3592.in0","and_all__U3591.out"],
          ["self.valid_in_4","and_all__U3592.in1"],
          ["and_all__U3593.in0","and_all__U3592.out"],
          ["self.valid_in_5","and_all__U3593.in1"],
          ["and_all__U3594.in0","and_all__U3593.out"],
          ["self.valid_in_6","and_all__U3594.in1"],
          ["and_all__U3595.in0","and_all__U3594.out"],
          ["self.valid_in_7","and_all__U3595.in1"],
          ["and_all__U3596.in0","and_all__U3595.out"],
          ["self.ready_out_0","and_all__U3596.in1"],
          ["self.ready_in_0","and_all__U3596.out"],
          ["self.valid_in_0","and_all__U3597.in0"],
          ["self.valid_in_2","and_all__U3597.in1"],
          ["and_all__U3598.in0","and_all__U3597.out"],
          ["self.valid_in_3","and_all__U3598.in1"],
          ["and_all__U3599.in0","and_all__U3598.out"],
          ["self.valid_in_4","and_all__U3599.in1"],
          ["and_all__U3600.in0","and_all__U3599.out"],
          ["self.valid_in_5","and_all__U3600.in1"],
          ["and_all__U3601.in0","and_all__U3600.out"],
          ["self.valid_in_6","and_all__U3601.in1"],
          ["and_all__U3602.in0","and_all__U3601.out"],
          ["self.valid_in_7","and_all__U3602.in1"],
          ["and_all__U3603.in0","and_all__U3602.out"],
          ["self.ready_out_0","and_all__U3603.in1"],
          ["self.ready_in_1","and_all__U3603.out"],
          ["self.valid_in_0","and_all__U3604.in0"],
          ["self.valid_in_1","and_all__U3604.in1"],
          ["and_all__U3605.in0","and_all__U3604.out"],
          ["self.valid_in_3","and_all__U3605.in1"],
          ["and_all__U3606.in0","and_all__U3605.out"],
          ["self.valid_in_4","and_all__U3606.in1"],
          ["and_all__U3607.in0","and_all__U3606.out"],
          ["self.valid_in_5","and_all__U3607.in1"],
          ["and_all__U3608.in0","and_all__U3607.out"],
          ["self.valid_in_6","and_all__U3608.in1"],
          ["and_all__U3609.in0","and_all__U3608.out"],
          ["self.valid_in_7","and_all__U3609.in1"],
          ["and_all__U3610.in0","and_all__U3609.out"],
          ["self.ready_out_0","and_all__U3610.in1"],
          ["self.ready_in_2","and_all__U3610.out"],
          ["self.valid_in_0","and_all__U3611.in0"],
          ["self.valid_in_1","and_all__U3611.in1"],
          ["and_all__U3612.in0","and_all__U3611.out"],
          ["self.valid_in_2","and_all__U3612.in1"],
          ["and_all__U3613.in0","and_all__U3612.out"],
          ["self.valid_in_4","and_all__U3613.in1"],
          ["and_all__U3614.in0","and_all__U3613.out"],
          ["self.valid_in_5","and_all__U3614.in1"],
          ["and_all__U3615.in0","and_all__U3614.out"],
          ["self.valid_in_6","and_all__U3615.in1"],
          ["and_all__U3616.in0","and_all__U3615.out"],
          ["self.valid_in_7","and_all__U3616.in1"],
          ["and_all__U3617.in0","and_all__U3616.out"],
          ["self.ready_out_0","and_all__U3617.in1"],
          ["self.ready_in_3","and_all__U3617.out"],
          ["self.valid_in_0","and_all__U3618.in0"],
          ["self.valid_in_1","and_all__U3618.in1"],
          ["and_all__U3619.in0","and_all__U3618.out"],
          ["self.valid_in_2","and_all__U3619.in1"],
          ["and_all__U3620.in0","and_all__U3619.out"],
          ["self.valid_in_3","and_all__U3620.in1"],
          ["and_all__U3621.in0","and_all__U3620.out"],
          ["self.valid_in_5","and_all__U3621.in1"],
          ["and_all__U3622.in0","and_all__U3621.out"],
          ["self.valid_in_6","and_all__U3622.in1"],
          ["and_all__U3623.in0","and_all__U3622.out"],
          ["self.valid_in_7","and_all__U3623.in1"],
          ["and_all__U3624.in0","and_all__U3623.out"],
          ["self.ready_out_0","and_all__U3624.in1"],
          ["self.ready_in_4","and_all__U3624.out"],
          ["self.valid_in_0","and_all__U3625.in0"],
          ["self.valid_in_1","and_all__U3625.in1"],
          ["and_all__U3626.in0","and_all__U3625.out"],
          ["self.valid_in_2","and_all__U3626.in1"],
          ["and_all__U3627.in0","and_all__U3626.out"],
          ["self.valid_in_3","and_all__U3627.in1"],
          ["and_all__U3628.in0","and_all__U3627.out"],
          ["self.valid_in_4","and_all__U3628.in1"],
          ["and_all__U3629.in0","and_all__U3628.out"],
          ["self.valid_in_6","and_all__U3629.in1"],
          ["and_all__U3630.in0","and_all__U3629.out"],
          ["self.valid_in_7","and_all__U3630.in1"],
          ["and_all__U3631.in0","and_all__U3630.out"],
          ["self.ready_out_0","and_all__U3631.in1"],
          ["self.ready_in_5","and_all__U3631.out"],
          ["self.valid_in_0","and_all__U3632.in0"],
          ["self.valid_in_1","and_all__U3632.in1"],
          ["and_all__U3633.in0","and_all__U3632.out"],
          ["self.valid_in_2","and_all__U3633.in1"],
          ["and_all__U3634.in0","and_all__U3633.out"],
          ["self.valid_in_3","and_all__U3634.in1"],
          ["and_all__U3635.in0","and_all__U3634.out"],
          ["self.valid_in_4","and_all__U3635.in1"],
          ["and_all__U3636.in0","and_all__U3635.out"],
          ["self.valid_in_5","and_all__U3636.in1"],
          ["and_all__U3637.in0","and_all__U3636.out"],
          ["self.valid_in_7","and_all__U3637.in1"],
          ["and_all__U3638.in0","and_all__U3637.out"],
          ["self.ready_out_0","and_all__U3638.in1"],
          ["self.ready_in_6","and_all__U3638.out"],
          ["self.valid_in_0","and_all__U3639.in0"],
          ["self.valid_in_1","and_all__U3639.in1"],
          ["and_all__U3640.in0","and_all__U3639.out"],
          ["self.valid_in_2","and_all__U3640.in1"],
          ["and_all__U3641.in0","and_all__U3640.out"],
          ["self.valid_in_3","and_all__U3641.in1"],
          ["and_all__U3642.in0","and_all__U3641.out"],
          ["self.valid_in_4","and_all__U3642.in1"],
          ["and_all__U3643.in0","and_all__U3642.out"],
          ["self.valid_in_5","and_all__U3643.in1"],
          ["and_all__U3644.in0","and_all__U3643.out"],
          ["self.valid_in_6","and_all__U3644.in1"],
          ["and_all__U3645.in0","and_all__U3644.out"],
          ["self.ready_out_0","and_all__U3645.in1"],
          ["self.ready_in_7","and_all__U3645.out"]
        ]
      },
      "flow_ctrl__U3646":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3647":{
            "modref":"corebit.and"
          },
          "and_all__U3648":{
            "modref":"corebit.and"
          },
          "and_all__U3649":{
            "modref":"corebit.and"
          },
          "and_all__U3650":{
            "modref":"corebit.and"
          },
          "and_all__U3651":{
            "modref":"corebit.and"
          },
          "and_all__U3652":{
            "modref":"corebit.and"
          },
          "and_all__U3653":{
            "modref":"corebit.and"
          },
          "and_all__U3654":{
            "modref":"corebit.and"
          },
          "and_all__U3655":{
            "modref":"corebit.and"
          },
          "and_all__U3656":{
            "modref":"corebit.and"
          },
          "and_all__U3657":{
            "modref":"corebit.and"
          },
          "and_all__U3658":{
            "modref":"corebit.and"
          },
          "and_all__U3659":{
            "modref":"corebit.and"
          },
          "and_all__U3660":{
            "modref":"corebit.and"
          },
          "and_all__U3661":{
            "modref":"corebit.and"
          },
          "and_all__U3662":{
            "modref":"corebit.and"
          },
          "and_all__U3663":{
            "modref":"corebit.and"
          },
          "and_all__U3664":{
            "modref":"corebit.and"
          },
          "and_all__U3665":{
            "modref":"corebit.and"
          },
          "and_all__U3666":{
            "modref":"corebit.and"
          },
          "and_all__U3667":{
            "modref":"corebit.and"
          },
          "and_all__U3668":{
            "modref":"corebit.and"
          },
          "and_all__U3669":{
            "modref":"corebit.and"
          },
          "and_all__U3670":{
            "modref":"corebit.and"
          },
          "and_all__U3671":{
            "modref":"corebit.and"
          },
          "and_all__U3672":{
            "modref":"corebit.and"
          },
          "and_all__U3673":{
            "modref":"corebit.and"
          },
          "and_all__U3674":{
            "modref":"corebit.and"
          },
          "and_all__U3675":{
            "modref":"corebit.and"
          },
          "and_all__U3676":{
            "modref":"corebit.and"
          },
          "and_all__U3677":{
            "modref":"corebit.and"
          },
          "and_all__U3678":{
            "modref":"corebit.and"
          },
          "and_all__U3679":{
            "modref":"corebit.and"
          },
          "and_all__U3680":{
            "modref":"corebit.and"
          },
          "and_all__U3681":{
            "modref":"corebit.and"
          },
          "and_all__U3682":{
            "modref":"corebit.and"
          },
          "and_all__U3683":{
            "modref":"corebit.and"
          },
          "and_all__U3684":{
            "modref":"corebit.and"
          },
          "and_all__U3685":{
            "modref":"corebit.and"
          },
          "and_all__U3686":{
            "modref":"corebit.and"
          },
          "and_all__U3687":{
            "modref":"corebit.and"
          },
          "and_all__U3688":{
            "modref":"corebit.and"
          },
          "and_all__U3689":{
            "modref":"corebit.and"
          },
          "and_all__U3690":{
            "modref":"corebit.and"
          },
          "and_all__U3691":{
            "modref":"corebit.and"
          },
          "and_all__U3692":{
            "modref":"corebit.and"
          },
          "and_all__U3693":{
            "modref":"corebit.and"
          },
          "and_all__U3694":{
            "modref":"corebit.and"
          },
          "and_all__U3695":{
            "modref":"corebit.and"
          },
          "and_all__U3696":{
            "modref":"corebit.and"
          },
          "and_all__U3697":{
            "modref":"corebit.and"
          },
          "and_all__U3698":{
            "modref":"corebit.and"
          },
          "and_all__U3699":{
            "modref":"corebit.and"
          },
          "and_all__U3700":{
            "modref":"corebit.and"
          },
          "and_all__U3701":{
            "modref":"corebit.and"
          },
          "and_all__U3702":{
            "modref":"corebit.and"
          },
          "and_all__U3703":{
            "modref":"corebit.and"
          },
          "and_all__U3704":{
            "modref":"corebit.and"
          },
          "and_all__U3705":{
            "modref":"corebit.and"
          },
          "and_all__U3706":{
            "modref":"corebit.and"
          },
          "and_all__U3707":{
            "modref":"corebit.and"
          },
          "and_all__U3708":{
            "modref":"corebit.and"
          },
          "and_all__U3709":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3647.in0"],
          ["self.valid_in_1","and_all__U3647.in1"],
          ["and_all__U3648.in0","and_all__U3647.out"],
          ["self.valid_in_2","and_all__U3648.in1"],
          ["and_all__U3649.in0","and_all__U3648.out"],
          ["self.valid_in_3","and_all__U3649.in1"],
          ["and_all__U3650.in0","and_all__U3649.out"],
          ["self.valid_in_4","and_all__U3650.in1"],
          ["and_all__U3651.in0","and_all__U3650.out"],
          ["self.valid_in_5","and_all__U3651.in1"],
          ["and_all__U3652.in0","and_all__U3651.out"],
          ["self.valid_in_6","and_all__U3652.in1"],
          ["and_all__U3653.in0","and_all__U3652.out"],
          ["self.valid_in_7","and_all__U3653.in1"],
          ["self.valid_out_0","and_all__U3653.out"],
          ["self.valid_in_1","and_all__U3654.in0"],
          ["self.valid_in_2","and_all__U3654.in1"],
          ["and_all__U3655.in0","and_all__U3654.out"],
          ["self.valid_in_3","and_all__U3655.in1"],
          ["and_all__U3656.in0","and_all__U3655.out"],
          ["self.valid_in_4","and_all__U3656.in1"],
          ["and_all__U3657.in0","and_all__U3656.out"],
          ["self.valid_in_5","and_all__U3657.in1"],
          ["and_all__U3658.in0","and_all__U3657.out"],
          ["self.valid_in_6","and_all__U3658.in1"],
          ["and_all__U3659.in0","and_all__U3658.out"],
          ["self.valid_in_7","and_all__U3659.in1"],
          ["and_all__U3660.in0","and_all__U3659.out"],
          ["self.ready_out_0","and_all__U3660.in1"],
          ["self.ready_in_0","and_all__U3660.out"],
          ["self.valid_in_0","and_all__U3661.in0"],
          ["self.valid_in_2","and_all__U3661.in1"],
          ["and_all__U3662.in0","and_all__U3661.out"],
          ["self.valid_in_3","and_all__U3662.in1"],
          ["and_all__U3663.in0","and_all__U3662.out"],
          ["self.valid_in_4","and_all__U3663.in1"],
          ["and_all__U3664.in0","and_all__U3663.out"],
          ["self.valid_in_5","and_all__U3664.in1"],
          ["and_all__U3665.in0","and_all__U3664.out"],
          ["self.valid_in_6","and_all__U3665.in1"],
          ["and_all__U3666.in0","and_all__U3665.out"],
          ["self.valid_in_7","and_all__U3666.in1"],
          ["and_all__U3667.in0","and_all__U3666.out"],
          ["self.ready_out_0","and_all__U3667.in1"],
          ["self.ready_in_1","and_all__U3667.out"],
          ["self.valid_in_0","and_all__U3668.in0"],
          ["self.valid_in_1","and_all__U3668.in1"],
          ["and_all__U3669.in0","and_all__U3668.out"],
          ["self.valid_in_3","and_all__U3669.in1"],
          ["and_all__U3670.in0","and_all__U3669.out"],
          ["self.valid_in_4","and_all__U3670.in1"],
          ["and_all__U3671.in0","and_all__U3670.out"],
          ["self.valid_in_5","and_all__U3671.in1"],
          ["and_all__U3672.in0","and_all__U3671.out"],
          ["self.valid_in_6","and_all__U3672.in1"],
          ["and_all__U3673.in0","and_all__U3672.out"],
          ["self.valid_in_7","and_all__U3673.in1"],
          ["and_all__U3674.in0","and_all__U3673.out"],
          ["self.ready_out_0","and_all__U3674.in1"],
          ["self.ready_in_2","and_all__U3674.out"],
          ["self.valid_in_0","and_all__U3675.in0"],
          ["self.valid_in_1","and_all__U3675.in1"],
          ["and_all__U3676.in0","and_all__U3675.out"],
          ["self.valid_in_2","and_all__U3676.in1"],
          ["and_all__U3677.in0","and_all__U3676.out"],
          ["self.valid_in_4","and_all__U3677.in1"],
          ["and_all__U3678.in0","and_all__U3677.out"],
          ["self.valid_in_5","and_all__U3678.in1"],
          ["and_all__U3679.in0","and_all__U3678.out"],
          ["self.valid_in_6","and_all__U3679.in1"],
          ["and_all__U3680.in0","and_all__U3679.out"],
          ["self.valid_in_7","and_all__U3680.in1"],
          ["and_all__U3681.in0","and_all__U3680.out"],
          ["self.ready_out_0","and_all__U3681.in1"],
          ["self.ready_in_3","and_all__U3681.out"],
          ["self.valid_in_0","and_all__U3682.in0"],
          ["self.valid_in_1","and_all__U3682.in1"],
          ["and_all__U3683.in0","and_all__U3682.out"],
          ["self.valid_in_2","and_all__U3683.in1"],
          ["and_all__U3684.in0","and_all__U3683.out"],
          ["self.valid_in_3","and_all__U3684.in1"],
          ["and_all__U3685.in0","and_all__U3684.out"],
          ["self.valid_in_5","and_all__U3685.in1"],
          ["and_all__U3686.in0","and_all__U3685.out"],
          ["self.valid_in_6","and_all__U3686.in1"],
          ["and_all__U3687.in0","and_all__U3686.out"],
          ["self.valid_in_7","and_all__U3687.in1"],
          ["and_all__U3688.in0","and_all__U3687.out"],
          ["self.ready_out_0","and_all__U3688.in1"],
          ["self.ready_in_4","and_all__U3688.out"],
          ["self.valid_in_0","and_all__U3689.in0"],
          ["self.valid_in_1","and_all__U3689.in1"],
          ["and_all__U3690.in0","and_all__U3689.out"],
          ["self.valid_in_2","and_all__U3690.in1"],
          ["and_all__U3691.in0","and_all__U3690.out"],
          ["self.valid_in_3","and_all__U3691.in1"],
          ["and_all__U3692.in0","and_all__U3691.out"],
          ["self.valid_in_4","and_all__U3692.in1"],
          ["and_all__U3693.in0","and_all__U3692.out"],
          ["self.valid_in_6","and_all__U3693.in1"],
          ["and_all__U3694.in0","and_all__U3693.out"],
          ["self.valid_in_7","and_all__U3694.in1"],
          ["and_all__U3695.in0","and_all__U3694.out"],
          ["self.ready_out_0","and_all__U3695.in1"],
          ["self.ready_in_5","and_all__U3695.out"],
          ["self.valid_in_0","and_all__U3696.in0"],
          ["self.valid_in_1","and_all__U3696.in1"],
          ["and_all__U3697.in0","and_all__U3696.out"],
          ["self.valid_in_2","and_all__U3697.in1"],
          ["and_all__U3698.in0","and_all__U3697.out"],
          ["self.valid_in_3","and_all__U3698.in1"],
          ["and_all__U3699.in0","and_all__U3698.out"],
          ["self.valid_in_4","and_all__U3699.in1"],
          ["and_all__U3700.in0","and_all__U3699.out"],
          ["self.valid_in_5","and_all__U3700.in1"],
          ["and_all__U3701.in0","and_all__U3700.out"],
          ["self.valid_in_7","and_all__U3701.in1"],
          ["and_all__U3702.in0","and_all__U3701.out"],
          ["self.ready_out_0","and_all__U3702.in1"],
          ["self.ready_in_6","and_all__U3702.out"],
          ["self.valid_in_0","and_all__U3703.in0"],
          ["self.valid_in_1","and_all__U3703.in1"],
          ["and_all__U3704.in0","and_all__U3703.out"],
          ["self.valid_in_2","and_all__U3704.in1"],
          ["and_all__U3705.in0","and_all__U3704.out"],
          ["self.valid_in_3","and_all__U3705.in1"],
          ["and_all__U3706.in0","and_all__U3705.out"],
          ["self.valid_in_4","and_all__U3706.in1"],
          ["and_all__U3707.in0","and_all__U3706.out"],
          ["self.valid_in_5","and_all__U3707.in1"],
          ["and_all__U3708.in0","and_all__U3707.out"],
          ["self.valid_in_6","and_all__U3708.in1"],
          ["and_all__U3709.in0","and_all__U3708.out"],
          ["self.ready_out_0","and_all__U3709.in1"],
          ["self.ready_in_7","and_all__U3709.out"]
        ]
      },
      "flow_ctrl__U37":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U38":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U38.out"]
        ]
      },
      "flow_ctrl__U3710":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3711":{
            "modref":"corebit.and"
          },
          "and_all__U3712":{
            "modref":"corebit.and"
          },
          "and_all__U3713":{
            "modref":"corebit.and"
          },
          "and_all__U3714":{
            "modref":"corebit.and"
          },
          "and_all__U3715":{
            "modref":"corebit.and"
          },
          "and_all__U3716":{
            "modref":"corebit.and"
          },
          "and_all__U3717":{
            "modref":"corebit.and"
          },
          "and_all__U3718":{
            "modref":"corebit.and"
          },
          "and_all__U3719":{
            "modref":"corebit.and"
          },
          "and_all__U3720":{
            "modref":"corebit.and"
          },
          "and_all__U3721":{
            "modref":"corebit.and"
          },
          "and_all__U3722":{
            "modref":"corebit.and"
          },
          "and_all__U3723":{
            "modref":"corebit.and"
          },
          "and_all__U3724":{
            "modref":"corebit.and"
          },
          "and_all__U3725":{
            "modref":"corebit.and"
          },
          "and_all__U3726":{
            "modref":"corebit.and"
          },
          "and_all__U3727":{
            "modref":"corebit.and"
          },
          "and_all__U3728":{
            "modref":"corebit.and"
          },
          "and_all__U3729":{
            "modref":"corebit.and"
          },
          "and_all__U3730":{
            "modref":"corebit.and"
          },
          "and_all__U3731":{
            "modref":"corebit.and"
          },
          "and_all__U3732":{
            "modref":"corebit.and"
          },
          "and_all__U3733":{
            "modref":"corebit.and"
          },
          "and_all__U3734":{
            "modref":"corebit.and"
          },
          "and_all__U3735":{
            "modref":"corebit.and"
          },
          "and_all__U3736":{
            "modref":"corebit.and"
          },
          "and_all__U3737":{
            "modref":"corebit.and"
          },
          "and_all__U3738":{
            "modref":"corebit.and"
          },
          "and_all__U3739":{
            "modref":"corebit.and"
          },
          "and_all__U3740":{
            "modref":"corebit.and"
          },
          "and_all__U3741":{
            "modref":"corebit.and"
          },
          "and_all__U3742":{
            "modref":"corebit.and"
          },
          "and_all__U3743":{
            "modref":"corebit.and"
          },
          "and_all__U3744":{
            "modref":"corebit.and"
          },
          "and_all__U3745":{
            "modref":"corebit.and"
          },
          "and_all__U3746":{
            "modref":"corebit.and"
          },
          "and_all__U3747":{
            "modref":"corebit.and"
          },
          "and_all__U3748":{
            "modref":"corebit.and"
          },
          "and_all__U3749":{
            "modref":"corebit.and"
          },
          "and_all__U3750":{
            "modref":"corebit.and"
          },
          "and_all__U3751":{
            "modref":"corebit.and"
          },
          "and_all__U3752":{
            "modref":"corebit.and"
          },
          "and_all__U3753":{
            "modref":"corebit.and"
          },
          "and_all__U3754":{
            "modref":"corebit.and"
          },
          "and_all__U3755":{
            "modref":"corebit.and"
          },
          "and_all__U3756":{
            "modref":"corebit.and"
          },
          "and_all__U3757":{
            "modref":"corebit.and"
          },
          "and_all__U3758":{
            "modref":"corebit.and"
          },
          "and_all__U3759":{
            "modref":"corebit.and"
          },
          "and_all__U3760":{
            "modref":"corebit.and"
          },
          "and_all__U3761":{
            "modref":"corebit.and"
          },
          "and_all__U3762":{
            "modref":"corebit.and"
          },
          "and_all__U3763":{
            "modref":"corebit.and"
          },
          "and_all__U3764":{
            "modref":"corebit.and"
          },
          "and_all__U3765":{
            "modref":"corebit.and"
          },
          "and_all__U3766":{
            "modref":"corebit.and"
          },
          "and_all__U3767":{
            "modref":"corebit.and"
          },
          "and_all__U3768":{
            "modref":"corebit.and"
          },
          "and_all__U3769":{
            "modref":"corebit.and"
          },
          "and_all__U3770":{
            "modref":"corebit.and"
          },
          "and_all__U3771":{
            "modref":"corebit.and"
          },
          "and_all__U3772":{
            "modref":"corebit.and"
          },
          "and_all__U3773":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3711.in0"],
          ["self.valid_in_1","and_all__U3711.in1"],
          ["and_all__U3712.in0","and_all__U3711.out"],
          ["self.valid_in_2","and_all__U3712.in1"],
          ["and_all__U3713.in0","and_all__U3712.out"],
          ["self.valid_in_3","and_all__U3713.in1"],
          ["and_all__U3714.in0","and_all__U3713.out"],
          ["self.valid_in_4","and_all__U3714.in1"],
          ["and_all__U3715.in0","and_all__U3714.out"],
          ["self.valid_in_5","and_all__U3715.in1"],
          ["and_all__U3716.in0","and_all__U3715.out"],
          ["self.valid_in_6","and_all__U3716.in1"],
          ["and_all__U3717.in0","and_all__U3716.out"],
          ["self.valid_in_7","and_all__U3717.in1"],
          ["self.valid_out_0","and_all__U3717.out"],
          ["self.valid_in_1","and_all__U3718.in0"],
          ["self.valid_in_2","and_all__U3718.in1"],
          ["and_all__U3719.in0","and_all__U3718.out"],
          ["self.valid_in_3","and_all__U3719.in1"],
          ["and_all__U3720.in0","and_all__U3719.out"],
          ["self.valid_in_4","and_all__U3720.in1"],
          ["and_all__U3721.in0","and_all__U3720.out"],
          ["self.valid_in_5","and_all__U3721.in1"],
          ["and_all__U3722.in0","and_all__U3721.out"],
          ["self.valid_in_6","and_all__U3722.in1"],
          ["and_all__U3723.in0","and_all__U3722.out"],
          ["self.valid_in_7","and_all__U3723.in1"],
          ["and_all__U3724.in0","and_all__U3723.out"],
          ["self.ready_out_0","and_all__U3724.in1"],
          ["self.ready_in_0","and_all__U3724.out"],
          ["self.valid_in_0","and_all__U3725.in0"],
          ["self.valid_in_2","and_all__U3725.in1"],
          ["and_all__U3726.in0","and_all__U3725.out"],
          ["self.valid_in_3","and_all__U3726.in1"],
          ["and_all__U3727.in0","and_all__U3726.out"],
          ["self.valid_in_4","and_all__U3727.in1"],
          ["and_all__U3728.in0","and_all__U3727.out"],
          ["self.valid_in_5","and_all__U3728.in1"],
          ["and_all__U3729.in0","and_all__U3728.out"],
          ["self.valid_in_6","and_all__U3729.in1"],
          ["and_all__U3730.in0","and_all__U3729.out"],
          ["self.valid_in_7","and_all__U3730.in1"],
          ["and_all__U3731.in0","and_all__U3730.out"],
          ["self.ready_out_0","and_all__U3731.in1"],
          ["self.ready_in_1","and_all__U3731.out"],
          ["self.valid_in_0","and_all__U3732.in0"],
          ["self.valid_in_1","and_all__U3732.in1"],
          ["and_all__U3733.in0","and_all__U3732.out"],
          ["self.valid_in_3","and_all__U3733.in1"],
          ["and_all__U3734.in0","and_all__U3733.out"],
          ["self.valid_in_4","and_all__U3734.in1"],
          ["and_all__U3735.in0","and_all__U3734.out"],
          ["self.valid_in_5","and_all__U3735.in1"],
          ["and_all__U3736.in0","and_all__U3735.out"],
          ["self.valid_in_6","and_all__U3736.in1"],
          ["and_all__U3737.in0","and_all__U3736.out"],
          ["self.valid_in_7","and_all__U3737.in1"],
          ["and_all__U3738.in0","and_all__U3737.out"],
          ["self.ready_out_0","and_all__U3738.in1"],
          ["self.ready_in_2","and_all__U3738.out"],
          ["self.valid_in_0","and_all__U3739.in0"],
          ["self.valid_in_1","and_all__U3739.in1"],
          ["and_all__U3740.in0","and_all__U3739.out"],
          ["self.valid_in_2","and_all__U3740.in1"],
          ["and_all__U3741.in0","and_all__U3740.out"],
          ["self.valid_in_4","and_all__U3741.in1"],
          ["and_all__U3742.in0","and_all__U3741.out"],
          ["self.valid_in_5","and_all__U3742.in1"],
          ["and_all__U3743.in0","and_all__U3742.out"],
          ["self.valid_in_6","and_all__U3743.in1"],
          ["and_all__U3744.in0","and_all__U3743.out"],
          ["self.valid_in_7","and_all__U3744.in1"],
          ["and_all__U3745.in0","and_all__U3744.out"],
          ["self.ready_out_0","and_all__U3745.in1"],
          ["self.ready_in_3","and_all__U3745.out"],
          ["self.valid_in_0","and_all__U3746.in0"],
          ["self.valid_in_1","and_all__U3746.in1"],
          ["and_all__U3747.in0","and_all__U3746.out"],
          ["self.valid_in_2","and_all__U3747.in1"],
          ["and_all__U3748.in0","and_all__U3747.out"],
          ["self.valid_in_3","and_all__U3748.in1"],
          ["and_all__U3749.in0","and_all__U3748.out"],
          ["self.valid_in_5","and_all__U3749.in1"],
          ["and_all__U3750.in0","and_all__U3749.out"],
          ["self.valid_in_6","and_all__U3750.in1"],
          ["and_all__U3751.in0","and_all__U3750.out"],
          ["self.valid_in_7","and_all__U3751.in1"],
          ["and_all__U3752.in0","and_all__U3751.out"],
          ["self.ready_out_0","and_all__U3752.in1"],
          ["self.ready_in_4","and_all__U3752.out"],
          ["self.valid_in_0","and_all__U3753.in0"],
          ["self.valid_in_1","and_all__U3753.in1"],
          ["and_all__U3754.in0","and_all__U3753.out"],
          ["self.valid_in_2","and_all__U3754.in1"],
          ["and_all__U3755.in0","and_all__U3754.out"],
          ["self.valid_in_3","and_all__U3755.in1"],
          ["and_all__U3756.in0","and_all__U3755.out"],
          ["self.valid_in_4","and_all__U3756.in1"],
          ["and_all__U3757.in0","and_all__U3756.out"],
          ["self.valid_in_6","and_all__U3757.in1"],
          ["and_all__U3758.in0","and_all__U3757.out"],
          ["self.valid_in_7","and_all__U3758.in1"],
          ["and_all__U3759.in0","and_all__U3758.out"],
          ["self.ready_out_0","and_all__U3759.in1"],
          ["self.ready_in_5","and_all__U3759.out"],
          ["self.valid_in_0","and_all__U3760.in0"],
          ["self.valid_in_1","and_all__U3760.in1"],
          ["and_all__U3761.in0","and_all__U3760.out"],
          ["self.valid_in_2","and_all__U3761.in1"],
          ["and_all__U3762.in0","and_all__U3761.out"],
          ["self.valid_in_3","and_all__U3762.in1"],
          ["and_all__U3763.in0","and_all__U3762.out"],
          ["self.valid_in_4","and_all__U3763.in1"],
          ["and_all__U3764.in0","and_all__U3763.out"],
          ["self.valid_in_5","and_all__U3764.in1"],
          ["and_all__U3765.in0","and_all__U3764.out"],
          ["self.valid_in_7","and_all__U3765.in1"],
          ["and_all__U3766.in0","and_all__U3765.out"],
          ["self.ready_out_0","and_all__U3766.in1"],
          ["self.ready_in_6","and_all__U3766.out"],
          ["self.valid_in_0","and_all__U3767.in0"],
          ["self.valid_in_1","and_all__U3767.in1"],
          ["and_all__U3768.in0","and_all__U3767.out"],
          ["self.valid_in_2","and_all__U3768.in1"],
          ["and_all__U3769.in0","and_all__U3768.out"],
          ["self.valid_in_3","and_all__U3769.in1"],
          ["and_all__U3770.in0","and_all__U3769.out"],
          ["self.valid_in_4","and_all__U3770.in1"],
          ["and_all__U3771.in0","and_all__U3770.out"],
          ["self.valid_in_5","and_all__U3771.in1"],
          ["and_all__U3772.in0","and_all__U3771.out"],
          ["self.valid_in_6","and_all__U3772.in1"],
          ["and_all__U3773.in0","and_all__U3772.out"],
          ["self.ready_out_0","and_all__U3773.in1"],
          ["self.ready_in_7","and_all__U3773.out"]
        ]
      },
      "flow_ctrl__U39":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U40":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U40.out"]
        ]
      },
      "flow_ctrl__U41":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U42":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U42.out"]
        ]
      },
      "flow_ctrl__U43":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U44":{
            "modref":"corebit.and"
          },
          "and_all__U45":{
            "modref":"corebit.and"
          },
          "and_all__U46":{
            "modref":"corebit.and"
          },
          "and_all__U47":{
            "modref":"corebit.and"
          },
          "and_all__U48":{
            "modref":"corebit.and"
          },
          "and_all__U49":{
            "modref":"corebit.and"
          },
          "and_all__U50":{
            "modref":"corebit.and"
          },
          "and_all__U51":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U44.in0"],
          ["self.valid_in_1","and_all__U44.in1"],
          ["and_all__U45.in0","and_all__U44.out"],
          ["self.valid_in_2","and_all__U45.in1"],
          ["self.valid_out_0","and_all__U45.out"],
          ["self.valid_in_1","and_all__U46.in0"],
          ["self.valid_in_2","and_all__U46.in1"],
          ["and_all__U47.in0","and_all__U46.out"],
          ["self.ready_out_0","and_all__U47.in1"],
          ["self.ready_in_0","and_all__U47.out"],
          ["self.valid_in_0","and_all__U48.in0"],
          ["self.valid_in_2","and_all__U48.in1"],
          ["and_all__U49.in0","and_all__U48.out"],
          ["self.ready_out_0","and_all__U49.in1"],
          ["self.ready_in_1","and_all__U49.out"],
          ["self.valid_in_0","and_all__U50.in0"],
          ["self.valid_in_1","and_all__U50.in1"],
          ["and_all__U51.in0","and_all__U50.out"],
          ["self.ready_out_0","and_all__U51.in1"],
          ["self.ready_in_2","and_all__U51.out"]
        ]
      },
      "flow_ctrl__U52":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U53":{
            "modref":"corebit.and"
          },
          "and_all__U54":{
            "modref":"corebit.and"
          },
          "and_all__U55":{
            "modref":"corebit.and"
          },
          "and_all__U56":{
            "modref":"corebit.and"
          },
          "and_all__U57":{
            "modref":"corebit.and"
          },
          "and_all__U58":{
            "modref":"corebit.and"
          },
          "and_all__U59":{
            "modref":"corebit.and"
          },
          "and_all__U60":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U53.in0"],
          ["self.valid_in_1","and_all__U53.in1"],
          ["and_all__U54.in0","and_all__U53.out"],
          ["self.valid_in_2","and_all__U54.in1"],
          ["self.valid_out_0","and_all__U54.out"],
          ["self.valid_in_1","and_all__U55.in0"],
          ["self.valid_in_2","and_all__U55.in1"],
          ["and_all__U56.in0","and_all__U55.out"],
          ["self.ready_out_0","and_all__U56.in1"],
          ["self.ready_in_0","and_all__U56.out"],
          ["self.valid_in_0","and_all__U57.in0"],
          ["self.valid_in_2","and_all__U57.in1"],
          ["and_all__U58.in0","and_all__U57.out"],
          ["self.ready_out_0","and_all__U58.in1"],
          ["self.ready_in_1","and_all__U58.out"],
          ["self.valid_in_0","and_all__U59.in0"],
          ["self.valid_in_1","and_all__U59.in1"],
          ["and_all__U60.in0","and_all__U59.out"],
          ["self.ready_out_0","and_all__U60.in1"],
          ["self.ready_in_2","and_all__U60.out"]
        ]
      },
      "flow_ctrl__U6":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U8.in0","and_all__U7.out"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_0","and_all__U8.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U61":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U62":{
            "modref":"corebit.and"
          },
          "and_all__U63":{
            "modref":"corebit.and"
          },
          "and_all__U64":{
            "modref":"corebit.and"
          },
          "and_all__U65":{
            "modref":"corebit.and"
          },
          "and_all__U66":{
            "modref":"corebit.and"
          },
          "and_all__U67":{
            "modref":"corebit.and"
          },
          "and_all__U68":{
            "modref":"corebit.and"
          },
          "and_all__U69":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U62.in0"],
          ["self.valid_in_1","and_all__U62.in1"],
          ["and_all__U63.in0","and_all__U62.out"],
          ["self.valid_in_2","and_all__U63.in1"],
          ["self.valid_out_0","and_all__U63.out"],
          ["self.valid_in_1","and_all__U64.in0"],
          ["self.valid_in_2","and_all__U64.in1"],
          ["and_all__U65.in0","and_all__U64.out"],
          ["self.ready_out_0","and_all__U65.in1"],
          ["self.ready_in_0","and_all__U65.out"],
          ["self.valid_in_0","and_all__U66.in0"],
          ["self.valid_in_2","and_all__U66.in1"],
          ["and_all__U67.in0","and_all__U66.out"],
          ["self.ready_out_0","and_all__U67.in1"],
          ["self.ready_in_1","and_all__U67.out"],
          ["self.valid_in_0","and_all__U68.in0"],
          ["self.valid_in_1","and_all__U68.in1"],
          ["and_all__U69.in0","and_all__U68.out"],
          ["self.ready_out_0","and_all__U69.in1"],
          ["self.ready_in_2","and_all__U69.out"]
        ]
      },
      "flow_ctrl__U70":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U71":{
            "modref":"corebit.and"
          },
          "and_all__U72":{
            "modref":"corebit.and"
          },
          "and_all__U73":{
            "modref":"corebit.and"
          },
          "and_all__U74":{
            "modref":"corebit.and"
          },
          "and_all__U75":{
            "modref":"corebit.and"
          },
          "and_all__U76":{
            "modref":"corebit.and"
          },
          "and_all__U77":{
            "modref":"corebit.and"
          },
          "and_all__U78":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U71.in0"],
          ["self.valid_in_1","and_all__U71.in1"],
          ["and_all__U72.in0","and_all__U71.out"],
          ["self.valid_in_2","and_all__U72.in1"],
          ["self.valid_out_0","and_all__U72.out"],
          ["self.valid_in_1","and_all__U73.in0"],
          ["self.valid_in_2","and_all__U73.in1"],
          ["and_all__U74.in0","and_all__U73.out"],
          ["self.ready_out_0","and_all__U74.in1"],
          ["self.ready_in_0","and_all__U74.out"],
          ["self.valid_in_0","and_all__U75.in0"],
          ["self.valid_in_2","and_all__U75.in1"],
          ["and_all__U76.in0","and_all__U75.out"],
          ["self.ready_out_0","and_all__U76.in1"],
          ["self.ready_in_1","and_all__U76.out"],
          ["self.valid_in_0","and_all__U77.in0"],
          ["self.valid_in_1","and_all__U77.in1"],
          ["and_all__U78.in0","and_all__U77.out"],
          ["self.ready_out_0","and_all__U78.in1"],
          ["self.ready_in_2","and_all__U78.out"]
        ]
      },
      "flow_ctrl__U79":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U80":{
            "modref":"corebit.and"
          },
          "and_all__U81":{
            "modref":"corebit.and"
          },
          "and_all__U82":{
            "modref":"corebit.and"
          },
          "and_all__U83":{
            "modref":"corebit.and"
          },
          "and_all__U84":{
            "modref":"corebit.and"
          },
          "and_all__U85":{
            "modref":"corebit.and"
          },
          "and_all__U86":{
            "modref":"corebit.and"
          },
          "and_all__U87":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U80.in0"],
          ["self.valid_in_1","and_all__U80.in1"],
          ["and_all__U81.in0","and_all__U80.out"],
          ["self.valid_in_2","and_all__U81.in1"],
          ["self.valid_out_0","and_all__U81.out"],
          ["self.valid_in_1","and_all__U82.in0"],
          ["self.valid_in_2","and_all__U82.in1"],
          ["and_all__U83.in0","and_all__U82.out"],
          ["self.ready_out_0","and_all__U83.in1"],
          ["self.ready_in_0","and_all__U83.out"],
          ["self.valid_in_0","and_all__U84.in0"],
          ["self.valid_in_2","and_all__U84.in1"],
          ["and_all__U85.in0","and_all__U84.out"],
          ["self.ready_out_0","and_all__U85.in1"],
          ["self.ready_in_1","and_all__U85.out"],
          ["self.valid_in_0","and_all__U86.in0"],
          ["self.valid_in_1","and_all__U86.in1"],
          ["and_all__U87.in0","and_all__U86.out"],
          ["self.ready_out_0","and_all__U87.in1"],
          ["self.ready_in_2","and_all__U87.out"]
        ]
      },
      "flow_ctrl__U88":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U89":{
            "modref":"corebit.and"
          },
          "and_all__U90":{
            "modref":"corebit.and"
          },
          "and_all__U91":{
            "modref":"corebit.and"
          },
          "and_all__U92":{
            "modref":"corebit.and"
          },
          "and_all__U93":{
            "modref":"corebit.and"
          },
          "and_all__U94":{
            "modref":"corebit.and"
          },
          "and_all__U95":{
            "modref":"corebit.and"
          },
          "and_all__U96":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U89.in0"],
          ["self.valid_in_1","and_all__U89.in1"],
          ["and_all__U90.in0","and_all__U89.out"],
          ["self.valid_in_2","and_all__U90.in1"],
          ["self.valid_out_0","and_all__U90.out"],
          ["self.valid_in_1","and_all__U91.in0"],
          ["self.valid_in_2","and_all__U91.in1"],
          ["and_all__U92.in0","and_all__U91.out"],
          ["self.ready_out_0","and_all__U92.in1"],
          ["self.ready_in_0","and_all__U92.out"],
          ["self.valid_in_0","and_all__U93.in0"],
          ["self.valid_in_2","and_all__U93.in1"],
          ["and_all__U94.in0","and_all__U93.out"],
          ["self.ready_out_0","and_all__U94.in1"],
          ["self.ready_in_1","and_all__U94.out"],
          ["self.valid_in_0","and_all__U95.in0"],
          ["self.valid_in_1","and_all__U95.in1"],
          ["and_all__U96.in0","and_all__U95.out"],
          ["self.ready_out_0","and_all__U96.in1"],
          ["self.ready_in_2","and_all__U96.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U11":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U11.in0","and_all__U10.out"],
          ["self.ready_out_0","and_all__U11.in1"],
          ["self.ready_in_0","and_all__U11.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U97":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U100":{
            "modref":"corebit.and"
          },
          "and_all__U101":{
            "modref":"corebit.and"
          },
          "and_all__U102":{
            "modref":"corebit.and"
          },
          "and_all__U103":{
            "modref":"corebit.and"
          },
          "and_all__U104":{
            "modref":"corebit.and"
          },
          "and_all__U105":{
            "modref":"corebit.and"
          },
          "and_all__U98":{
            "modref":"corebit.and"
          },
          "and_all__U99":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_1","and_all__U100.in0"],
          ["self.valid_in_2","and_all__U100.in1"],
          ["and_all__U101.in0","and_all__U100.out"],
          ["self.ready_out_0","and_all__U101.in1"],
          ["self.ready_in_0","and_all__U101.out"],
          ["self.valid_in_0","and_all__U102.in0"],
          ["self.valid_in_2","and_all__U102.in1"],
          ["and_all__U103.in0","and_all__U102.out"],
          ["self.ready_out_0","and_all__U103.in1"],
          ["self.ready_in_1","and_all__U103.out"],
          ["self.valid_in_0","and_all__U104.in0"],
          ["self.valid_in_1","and_all__U104.in1"],
          ["and_all__U105.in0","and_all__U104.out"],
          ["self.ready_out_0","and_all__U105.in1"],
          ["self.ready_in_2","and_all__U105.out"],
          ["self.valid_in_0","and_all__U98.in0"],
          ["self.valid_in_1","and_all__U98.in1"],
          ["and_all__U99.in0","and_all__U98.out"],
          ["self.valid_in_2","and_all__U99.in1"],
          ["self.valid_out_0","and_all__U99.out"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__679.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__682.out"]
        ]
      },
      "hcompute_conv_stencil_10":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_852_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_853_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_854_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_866_867.in0"],
          ["add_conv_stencil_3_865_866.out","add_852_866_867.in1"],
          ["self.out_conv_stencil","add_852_866_867.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_853_864_865.in0"],
          ["add_854_863_864.out","add_853_864_865.in1"],
          ["add_conv_stencil_3_865_866.in1","add_853_864_865.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.out","add_854_863_864.in0"],
          ["add_855_862_863.out","add_854_863_864.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.out","add_855_862_863.in0"],
          ["add_856_861_862.out","add_855_862_863.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.out","add_856_861_862.in0"],
          ["add_857_860_861.out","add_856_861_862.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.out","add_857_860_861.in0"],
          ["add_858_859_860.out","add_857_860_861.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.out","add_858_859_860.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.out","add_858_859_860.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_865_866.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in1"]
        ]
      },
      "hcompute_conv_stencil_11":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_919_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_920_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_921_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_922_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_4_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.out","add_919_933_934.in0"],
          ["add_conv_stencil_4_932_933.out","add_919_933_934.in1"],
          ["self.out_conv_stencil","add_919_933_934.out"],
          ["mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.out","add_920_931_932.in0"],
          ["add_921_930_931.out","add_920_931_932.in1"],
          ["add_conv_stencil_4_932_933.in1","add_920_931_932.out"],
          ["mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.out","add_921_930_931.in0"],
          ["add_922_929_930.out","add_921_930_931.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.out","add_922_929_930.in0"],
          ["add_923_928_929.out","add_922_929_930.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.out","add_923_928_929.in0"],
          ["add_924_927_928.out","add_923_928_929.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.out","add_924_927_928.in0"],
          ["add_925_926_927.out","add_924_927_928.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.out","add_925_926_927.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.out","add_925_926_927.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_4_932_933.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in1"]
        ]
      },
      "hcompute_conv_stencil_12":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_986_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_987_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_988_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_989_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_991_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_992_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_5_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.out","add_986_1000_1001.in0"],
          ["add_conv_stencil_5_999_1000.out","add_986_1000_1001.in1"],
          ["self.out_conv_stencil","add_986_1000_1001.out"],
          ["mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.out","add_987_998_999.in0"],
          ["add_988_997_998.out","add_987_998_999.in1"],
          ["add_conv_stencil_5_999_1000.in1","add_987_998_999.out"],
          ["mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.out","add_988_997_998.in0"],
          ["add_989_996_997.out","add_988_997_998.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.out","add_989_996_997.in0"],
          ["add_990_995_996.out","add_989_996_997.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.out","add_990_995_996.in0"],
          ["add_991_994_995.out","add_990_995_996.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.out","add_991_994_995.in0"],
          ["add_992_993_994.out","add_991_994_995.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.out","add_992_993_994.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.out","add_992_993_994.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_5_999_1000.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in1"]
        ]
      },
      "hcompute_conv_stencil_13":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1053_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1054_1065_1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1055_1064_1065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1056_1063_1064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1057_1062_1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1058_1061_1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1059_1060_1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_6_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.out","add_1053_1067_1068.in0"],
          ["add_conv_stencil_6_1066_1067.out","add_1053_1067_1068.in1"],
          ["self.out_conv_stencil","add_1053_1067_1068.out"],
          ["mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.out","add_1054_1065_1066.in0"],
          ["add_1055_1064_1065.out","add_1054_1065_1066.in1"],
          ["add_conv_stencil_6_1066_1067.in1","add_1054_1065_1066.out"],
          ["mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.out","add_1055_1064_1065.in0"],
          ["add_1056_1063_1064.out","add_1055_1064_1065.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.out","add_1056_1063_1064.in0"],
          ["add_1057_1062_1063.out","add_1056_1063_1064.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.out","add_1057_1062_1063.in0"],
          ["add_1058_1061_1062.out","add_1057_1062_1063.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.out","add_1058_1061_1062.in0"],
          ["add_1059_1060_1061.out","add_1058_1061_1062.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.out","add_1059_1060_1061.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.out","add_1059_1060_1061.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_6_1066_1067.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in1"]
        ]
      },
      "hcompute_conv_stencil_14":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1120_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1121_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1122_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1123_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1124_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1125_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1126_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_7_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.out","add_1120_1134_1135.in0"],
          ["add_conv_stencil_7_1133_1134.out","add_1120_1134_1135.in1"],
          ["self.out_conv_stencil","add_1120_1134_1135.out"],
          ["mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.out","add_1121_1132_1133.in0"],
          ["add_1122_1131_1132.out","add_1121_1132_1133.in1"],
          ["add_conv_stencil_7_1133_1134.in1","add_1121_1132_1133.out"],
          ["mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.out","add_1122_1131_1132.in0"],
          ["add_1123_1130_1131.out","add_1122_1131_1132.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.out","add_1123_1130_1131.in0"],
          ["add_1124_1129_1130.out","add_1123_1130_1131.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.out","add_1124_1129_1130.in0"],
          ["add_1125_1128_1129.out","add_1124_1129_1130.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.out","add_1125_1128_1129.in0"],
          ["add_1126_1127_1128.out","add_1125_1128_1129.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.out","add_1126_1127_1128.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.out","add_1126_1127_1128.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_7_1133_1134.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in1"]
        ]
      },
      "hcompute_conv_stencil_15":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1187_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1189_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1190_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1191_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1192_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1193_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_8_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.out","add_1187_1201_1202.in0"],
          ["add_conv_stencil_8_1200_1201.out","add_1187_1201_1202.in1"],
          ["self.out_conv_stencil","add_1187_1201_1202.out"],
          ["mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.out","add_1188_1199_1200.in0"],
          ["add_1189_1198_1199.out","add_1188_1199_1200.in1"],
          ["add_conv_stencil_8_1200_1201.in1","add_1188_1199_1200.out"],
          ["mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.out","add_1189_1198_1199.in0"],
          ["add_1190_1197_1198.out","add_1189_1198_1199.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.out","add_1190_1197_1198.in0"],
          ["add_1191_1196_1197.out","add_1190_1197_1198.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.out","add_1191_1196_1197.in0"],
          ["add_1192_1195_1196.out","add_1191_1196_1197.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.out","add_1192_1195_1196.in0"],
          ["add_1193_1194_1195.out","add_1192_1195_1196.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.out","add_1193_1194_1195.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.out","add_1193_1194_1195.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_8_1200_1201.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in1"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__685.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__688.out"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__691.out"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__694.out"]
        ]
      },
      "hcompute_conv_stencil_6":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__697.out"]
        ]
      },
      "hcompute_conv_stencil_7":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__700.out"]
        ]
      },
      "hcompute_conv_stencil_8":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_718_732_733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_719_730_731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_720_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_721_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_722_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_723_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_724_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_731_732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.out","add_718_732_733.in0"],
          ["add_conv_stencil_1_731_732.out","add_718_732_733.in1"],
          ["self.out_conv_stencil","add_718_732_733.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.out","add_719_730_731.in0"],
          ["add_720_729_730.out","add_719_730_731.in1"],
          ["add_conv_stencil_1_731_732.in1","add_719_730_731.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.out","add_720_729_730.in0"],
          ["add_721_728_729.out","add_720_729_730.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.out","add_721_728_729.in0"],
          ["add_722_727_728.out","add_721_728_729.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.out","add_722_727_728.in0"],
          ["add_723_726_727.out","add_722_727_728.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.out","add_723_726_727.in0"],
          ["add_724_725_726.out","add_723_726_727.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.out","add_724_725_726.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.out","add_724_725_726.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_731_732.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in1"]
        ]
      },
      "hcompute_conv_stencil_9":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.out","add_785_799_800.in0"],
          ["add_conv_stencil_2_798_799.out","add_785_799_800.in1"],
          ["self.out_conv_stencil","add_785_799_800.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.out","add_786_797_798.in0"],
          ["add_787_796_797.out","add_786_797_798.in1"],
          ["add_conv_stencil_2_798_799.in1","add_786_797_798.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.out","add_787_796_797.in0"],
          ["add_788_795_796.out","add_787_796_797.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.out","add_788_795_796.in0"],
          ["add_789_794_795.out","add_788_795_796.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.out","add_789_794_795.in0"],
          ["add_790_793_794.out","add_789_794_795.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.out","add_790_793_794.in0"],
          ["add_791_792_793.out","add_790_793_794.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.out","add_791_792_793.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.out","add_791_792_793.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_798_799.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read_rready","Bit"],
          ["op_hcompute_conv_stencil_10_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_10_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_rready","Bit"],
          ["op_hcompute_conv_stencil_11_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_11_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_rready","Bit"],
          ["op_hcompute_conv_stencil_12_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_12_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_rready","Bit"],
          ["op_hcompute_conv_stencil_13_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_13_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_rready","Bit"],
          ["op_hcompute_conv_stencil_14_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_14_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_rready","Bit"],
          ["op_hcompute_conv_stencil_15_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_15_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_rready","Bit"],
          ["op_hcompute_conv_stencil_8_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_8_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_rready","Bit"],
          ["op_hcompute_conv_stencil_9_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_9_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U3015":{
            "modref":"corebit.and"
          },
          "and_all__U3016":{
            "modref":"corebit.and"
          },
          "and_all__U3017":{
            "modref":"corebit.and"
          },
          "and_all__U3018":{
            "modref":"corebit.and"
          },
          "and_all__U3019":{
            "modref":"corebit.and"
          },
          "and_all__U3020":{
            "modref":"corebit.and"
          },
          "and_all__U3021":{
            "modref":"corebit.and"
          },
          "and_all__U3022":{
            "modref":"corebit.and"
          },
          "and_all__U3023":{
            "modref":"corebit.and"
          },
          "and_all__U3024":{
            "modref":"corebit.and"
          },
          "and_all__U3025":{
            "modref":"corebit.and"
          },
          "and_all__U3026":{
            "modref":"corebit.and"
          },
          "and_all__U3027":{
            "modref":"corebit.and"
          },
          "and_all__U3028":{
            "modref":"corebit.and"
          },
          "and_all__U3029":{
            "modref":"corebit.and"
          },
          "and_all__U3030":{
            "modref":"corebit.and"
          },
          "and_all__U3031":{
            "modref":"corebit.and"
          },
          "and_all__U3032":{
            "modref":"corebit.and"
          },
          "and_all__U3033":{
            "modref":"corebit.and"
          },
          "and_all__U3034":{
            "modref":"corebit.and"
          },
          "and_all__U3035":{
            "modref":"corebit.and"
          },
          "and_all__U3036":{
            "modref":"corebit.and"
          },
          "and_all__U3037":{
            "modref":"corebit.and"
          },
          "and_all__U3038":{
            "modref":"corebit.and"
          },
          "and_all__U3039":{
            "modref":"corebit.and"
          },
          "and_all__U3040":{
            "modref":"corebit.and"
          },
          "and_all__U3041":{
            "modref":"corebit.and"
          },
          "and_all__U3042":{
            "modref":"corebit.and"
          },
          "and_all__U3043":{
            "modref":"corebit.and"
          },
          "and_all__U3044":{
            "modref":"corebit.and"
          },
          "and_all__U3045":{
            "modref":"corebit.and"
          },
          "and_all__U3046":{
            "modref":"corebit.and"
          },
          "and_all__U3047":{
            "modref":"corebit.and"
          },
          "and_all__U3048":{
            "modref":"corebit.and"
          },
          "and_all__U3049":{
            "modref":"corebit.and"
          },
          "and_all__U3050":{
            "modref":"corebit.and"
          },
          "and_all__U3051":{
            "modref":"corebit.and"
          },
          "and_all__U3052":{
            "modref":"corebit.and"
          },
          "and_all__U3053":{
            "modref":"corebit.and"
          },
          "and_all__U3054":{
            "modref":"corebit.and"
          },
          "and_all__U3055":{
            "modref":"corebit.and"
          },
          "and_all__U3056":{
            "modref":"corebit.and"
          },
          "and_all__U3057":{
            "modref":"corebit.and"
          },
          "and_all__U3058":{
            "modref":"corebit.and"
          },
          "and_all__U3059":{
            "modref":"corebit.and"
          },
          "and_all__U3060":{
            "modref":"corebit.and"
          },
          "and_all__U3061":{
            "modref":"corebit.and"
          },
          "and_all__U3062":{
            "modref":"corebit.and"
          },
          "and_all__U3063":{
            "modref":"corebit.and"
          },
          "and_all__U3064":{
            "modref":"corebit.and"
          },
          "and_all__U3065":{
            "modref":"corebit.and"
          },
          "and_all__U3066":{
            "modref":"corebit.and"
          },
          "and_all__U3067":{
            "modref":"corebit.and"
          },
          "and_all__U3068":{
            "modref":"corebit.and"
          },
          "and_all__U3069":{
            "modref":"corebit.and"
          },
          "and_all__U3070":{
            "modref":"corebit.and"
          },
          "and_all__U3255":{
            "modref":"corebit.and"
          },
          "and_all__U3256":{
            "modref":"corebit.and"
          },
          "and_all__U3257":{
            "modref":"corebit.and"
          },
          "and_all__U3258":{
            "modref":"corebit.and"
          },
          "and_all__U3259":{
            "modref":"corebit.and"
          },
          "and_all__U3260":{
            "modref":"corebit.and"
          },
          "and_all__U3261":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "data_bc_U2791":{
            "modref":"global.data_bc_U2791_pt__U2792"
          },
          "data_bc_U2795":{
            "modref":"global.data_bc_U2795_pt__U2796"
          },
          "data_bc_U2799":{
            "modref":"global.data_bc_U2799_pt__U2800"
          },
          "data_bc_U2803":{
            "modref":"global.data_bc_U2803_pt__U2804"
          },
          "data_bc_U2807":{
            "modref":"global.data_bc_U2807_pt__U2808"
          },
          "data_bc_U2811":{
            "modref":"global.data_bc_U2811_pt__U2812"
          },
          "data_bc_U2815":{
            "modref":"global.data_bc_U2815_pt__U2816"
          },
          "data_bc_U2819":{
            "modref":"global.data_bc_U2819_pt__U2820"
          },
          "data_bc_U2823":{
            "modref":"global.data_bc_U2823_pt__U2824"
          },
          "data_bc_U2827":{
            "modref":"global.data_bc_U2827_pt__U2828"
          },
          "data_bc_U2831":{
            "modref":"global.data_bc_U2831_pt__U2832"
          },
          "data_bc_U2835":{
            "modref":"global.data_bc_U2835_pt__U2836"
          },
          "data_bc_U2839":{
            "modref":"global.data_bc_U2839_pt__U2840"
          },
          "data_bc_U2843":{
            "modref":"global.data_bc_U2843_pt__U2844"
          },
          "data_bc_U2847":{
            "modref":"global.data_bc_U2847_pt__U2848"
          },
          "data_bc_U2851":{
            "modref":"global.data_bc_U2851_pt__U2852"
          },
          "data_bc_U2855":{
            "modref":"global.data_bc_U2855_pt__U2856"
          },
          "data_bc_U2859":{
            "modref":"global.data_bc_U2859_pt__U2860"
          },
          "data_bc_U2863":{
            "modref":"global.data_bc_U2863_pt__U2864"
          },
          "data_bc_U2867":{
            "modref":"global.data_bc_U2867_pt__U2868"
          },
          "data_bc_U2871":{
            "modref":"global.data_bc_U2871_pt__U2872"
          },
          "data_bc_U2875":{
            "modref":"global.data_bc_U2875_pt__U2876"
          },
          "data_bc_U2879":{
            "modref":"global.data_bc_U2879_pt__U2880"
          },
          "data_bc_U2883":{
            "modref":"global.data_bc_U2883_pt__U2884"
          },
          "data_bc_U2887":{
            "modref":"global.data_bc_U2887_pt__U2888"
          },
          "data_bc_U2891":{
            "modref":"global.data_bc_U2891_pt__U2892"
          },
          "data_bc_U2895":{
            "modref":"global.data_bc_U2895_pt__U2896"
          },
          "data_bc_U2899":{
            "modref":"global.data_bc_U2899_pt__U2900"
          },
          "data_bc_U2903":{
            "modref":"global.data_bc_U2903_pt__U2904"
          },
          "data_bc_U2907":{
            "modref":"global.data_bc_U2907_pt__U2908"
          },
          "data_bc_U2911":{
            "modref":"global.data_bc_U2911_pt__U2912"
          },
          "data_bc_U2915":{
            "modref":"global.data_bc_U2915_pt__U2916"
          },
          "data_bc_U2919":{
            "modref":"global.data_bc_U2919_pt__U2920"
          },
          "data_bc_U2923":{
            "modref":"global.data_bc_U2923_pt__U2924"
          },
          "data_bc_U2927":{
            "modref":"global.data_bc_U2927_pt__U2928"
          },
          "data_bc_U2931":{
            "modref":"global.data_bc_U2931_pt__U2932"
          },
          "data_bc_U2935":{
            "modref":"global.data_bc_U2935_pt__U2936"
          },
          "data_bc_U2939":{
            "modref":"global.data_bc_U2939_pt__U2940"
          },
          "data_bc_U2943":{
            "modref":"global.data_bc_U2943_pt__U2944"
          },
          "data_bc_U2947":{
            "modref":"global.data_bc_U2947_pt__U2948"
          },
          "data_bc_U2951":{
            "modref":"global.data_bc_U2951_pt__U2952"
          },
          "data_bc_U2955":{
            "modref":"global.data_bc_U2955_pt__U2956"
          },
          "data_bc_U2959":{
            "modref":"global.data_bc_U2959_pt__U2960"
          },
          "data_bc_U2963":{
            "modref":"global.data_bc_U2963_pt__U2964"
          },
          "data_bc_U2967":{
            "modref":"global.data_bc_U2967_pt__U2968"
          },
          "data_bc_U2971":{
            "modref":"global.data_bc_U2971_pt__U2972"
          },
          "data_bc_U2975":{
            "modref":"global.data_bc_U2975_pt__U2976"
          },
          "data_bc_U2979":{
            "modref":"global.data_bc_U2979_pt__U2980"
          },
          "data_bc_U2983":{
            "modref":"global.data_bc_U2983_pt__U2984"
          },
          "data_bc_U2987":{
            "modref":"global.data_bc_U2987_pt__U2988"
          },
          "data_bc_U2991":{
            "modref":"global.data_bc_U2991_pt__U2992"
          },
          "data_bc_U2995":{
            "modref":"global.data_bc_U2995_pt__U2996"
          },
          "data_bc_U2999":{
            "modref":"global.data_bc_U2999_pt__U3000"
          },
          "data_bc_U3003":{
            "modref":"global.data_bc_U3003_pt__U3004"
          },
          "data_bc_U3007":{
            "modref":"global.data_bc_U3007_pt__U3008"
          },
          "data_bc_U3011":{
            "modref":"global.data_bc_U3011_pt__U3012"
          },
          "hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0"
          },
          "hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_1"
          },
          "hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_2"
          },
          "hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_3"
          },
          "hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_4"
          },
          "hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_5"
          },
          "hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_6"
          },
          "hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_7"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U3093":{
            "modref":"global.aff__U3071"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U3116":{
            "modref":"global.aff__U3094"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U3139":{
            "modref":"global.aff__U3117"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U3162":{
            "modref":"global.aff__U3140"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U3185":{
            "modref":"global.aff__U3163"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U3208":{
            "modref":"global.aff__U3186"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U3231":{
            "modref":"global.aff__U3209"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U3254":{
            "modref":"global.aff__U3232"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_10_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2279"
          },
          "op_hcompute_conv_stencil_11_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2343"
          },
          "op_hcompute_conv_stencil_12_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2407"
          },
          "op_hcompute_conv_stencil_13_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2471"
          },
          "op_hcompute_conv_stencil_14_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2535"
          },
          "op_hcompute_conv_stencil_15_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2599"
          },
          "op_hcompute_conv_stencil_8_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2663"
          },
          "op_hcompute_conv_stencil_9_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2727"
          },
          "valid_bc_U2793":{
            "modref":"global.valid_bc_U2793_pt__U2794"
          },
          "valid_bc_U2797":{
            "modref":"global.valid_bc_U2797_pt__U2798"
          },
          "valid_bc_U2801":{
            "modref":"global.valid_bc_U2801_pt__U2802"
          },
          "valid_bc_U2805":{
            "modref":"global.valid_bc_U2805_pt__U2806"
          },
          "valid_bc_U2809":{
            "modref":"global.valid_bc_U2809_pt__U2810"
          },
          "valid_bc_U2813":{
            "modref":"global.valid_bc_U2813_pt__U2814"
          },
          "valid_bc_U2817":{
            "modref":"global.valid_bc_U2817_pt__U2818"
          },
          "valid_bc_U2821":{
            "modref":"global.valid_bc_U2821_pt__U2822"
          },
          "valid_bc_U2825":{
            "modref":"global.valid_bc_U2825_pt__U2826"
          },
          "valid_bc_U2829":{
            "modref":"global.valid_bc_U2829_pt__U2830"
          },
          "valid_bc_U2833":{
            "modref":"global.valid_bc_U2833_pt__U2834"
          },
          "valid_bc_U2837":{
            "modref":"global.valid_bc_U2837_pt__U2838"
          },
          "valid_bc_U2841":{
            "modref":"global.valid_bc_U2841_pt__U2842"
          },
          "valid_bc_U2845":{
            "modref":"global.valid_bc_U2845_pt__U2846"
          },
          "valid_bc_U2849":{
            "modref":"global.valid_bc_U2849_pt__U2850"
          },
          "valid_bc_U2853":{
            "modref":"global.valid_bc_U2853_pt__U2854"
          },
          "valid_bc_U2857":{
            "modref":"global.valid_bc_U2857_pt__U2858"
          },
          "valid_bc_U2861":{
            "modref":"global.valid_bc_U2861_pt__U2862"
          },
          "valid_bc_U2865":{
            "modref":"global.valid_bc_U2865_pt__U2866"
          },
          "valid_bc_U2869":{
            "modref":"global.valid_bc_U2869_pt__U2870"
          },
          "valid_bc_U2873":{
            "modref":"global.valid_bc_U2873_pt__U2874"
          },
          "valid_bc_U2877":{
            "modref":"global.valid_bc_U2877_pt__U2878"
          },
          "valid_bc_U2881":{
            "modref":"global.valid_bc_U2881_pt__U2882"
          },
          "valid_bc_U2885":{
            "modref":"global.valid_bc_U2885_pt__U2886"
          },
          "valid_bc_U2889":{
            "modref":"global.valid_bc_U2889_pt__U2890"
          },
          "valid_bc_U2893":{
            "modref":"global.valid_bc_U2893_pt__U2894"
          },
          "valid_bc_U2897":{
            "modref":"global.valid_bc_U2897_pt__U2898"
          },
          "valid_bc_U2901":{
            "modref":"global.valid_bc_U2901_pt__U2902"
          },
          "valid_bc_U2905":{
            "modref":"global.valid_bc_U2905_pt__U2906"
          },
          "valid_bc_U2909":{
            "modref":"global.valid_bc_U2909_pt__U2910"
          },
          "valid_bc_U2913":{
            "modref":"global.valid_bc_U2913_pt__U2914"
          },
          "valid_bc_U2917":{
            "modref":"global.valid_bc_U2917_pt__U2918"
          },
          "valid_bc_U2921":{
            "modref":"global.valid_bc_U2921_pt__U2922"
          },
          "valid_bc_U2925":{
            "modref":"global.valid_bc_U2925_pt__U2926"
          },
          "valid_bc_U2929":{
            "modref":"global.valid_bc_U2929_pt__U2930"
          },
          "valid_bc_U2933":{
            "modref":"global.valid_bc_U2933_pt__U2934"
          },
          "valid_bc_U2937":{
            "modref":"global.valid_bc_U2937_pt__U2938"
          },
          "valid_bc_U2941":{
            "modref":"global.valid_bc_U2941_pt__U2942"
          },
          "valid_bc_U2945":{
            "modref":"global.valid_bc_U2945_pt__U2946"
          },
          "valid_bc_U2949":{
            "modref":"global.valid_bc_U2949_pt__U2950"
          },
          "valid_bc_U2953":{
            "modref":"global.valid_bc_U2953_pt__U2954"
          },
          "valid_bc_U2957":{
            "modref":"global.valid_bc_U2957_pt__U2958"
          },
          "valid_bc_U2961":{
            "modref":"global.valid_bc_U2961_pt__U2962"
          },
          "valid_bc_U2965":{
            "modref":"global.valid_bc_U2965_pt__U2966"
          },
          "valid_bc_U2969":{
            "modref":"global.valid_bc_U2969_pt__U2970"
          },
          "valid_bc_U2973":{
            "modref":"global.valid_bc_U2973_pt__U2974"
          },
          "valid_bc_U2977":{
            "modref":"global.valid_bc_U2977_pt__U2978"
          },
          "valid_bc_U2981":{
            "modref":"global.valid_bc_U2981_pt__U2982"
          },
          "valid_bc_U2985":{
            "modref":"global.valid_bc_U2985_pt__U2986"
          },
          "valid_bc_U2989":{
            "modref":"global.valid_bc_U2989_pt__U2990"
          },
          "valid_bc_U2993":{
            "modref":"global.valid_bc_U2993_pt__U2994"
          },
          "valid_bc_U2997":{
            "modref":"global.valid_bc_U2997_pt__U2998"
          },
          "valid_bc_U3001":{
            "modref":"global.valid_bc_U3001_pt__U3002"
          },
          "valid_bc_U3005":{
            "modref":"global.valid_bc_U3005_pt__U3006"
          },
          "valid_bc_U3009":{
            "modref":"global.valid_bc_U3009_pt__U3010"
          },
          "valid_bc_U3013":{
            "modref":"global.valid_bc_U3013_pt__U3014"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_ready_net.out","and_all__U3015.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_ready_net.out","and_all__U3015.in1"],
          ["and_all__U3016.in0","and_all__U3015.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_ready_net.out","and_all__U3016.in1"],
          ["and_all__U3017.in0","and_all__U3016.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_ready_net.out","and_all__U3017.in1"],
          ["and_all__U3018.in0","and_all__U3017.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_ready_net.out","and_all__U3018.in1"],
          ["and_all__U3019.in0","and_all__U3018.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_ready_net.out","and_all__U3019.in1"],
          ["and_all__U3020.in0","and_all__U3019.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_ready_net.out","and_all__U3020.in1"],
          ["and_all__U3021.in0","and_all__U3020.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_net.out","and_all__U3021.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_bc_net.in","and_all__U3021.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_ready_net.out","and_all__U3022.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_ready_net.out","and_all__U3022.in1"],
          ["and_all__U3023.in0","and_all__U3022.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_ready_net.out","and_all__U3023.in1"],
          ["and_all__U3024.in0","and_all__U3023.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_ready_net.out","and_all__U3024.in1"],
          ["and_all__U3025.in0","and_all__U3024.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_ready_net.out","and_all__U3025.in1"],
          ["and_all__U3026.in0","and_all__U3025.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_ready_net.out","and_all__U3026.in1"],
          ["and_all__U3027.in0","and_all__U3026.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_ready_net.out","and_all__U3027.in1"],
          ["and_all__U3028.in0","and_all__U3027.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_net.out","and_all__U3028.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_bc_net.in","and_all__U3028.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_ready_net.out","and_all__U3029.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_ready_net.out","and_all__U3029.in1"],
          ["and_all__U3030.in0","and_all__U3029.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_ready_net.out","and_all__U3030.in1"],
          ["and_all__U3031.in0","and_all__U3030.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_ready_net.out","and_all__U3031.in1"],
          ["and_all__U3032.in0","and_all__U3031.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_ready_net.out","and_all__U3032.in1"],
          ["and_all__U3033.in0","and_all__U3032.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_ready_net.out","and_all__U3033.in1"],
          ["and_all__U3034.in0","and_all__U3033.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_ready_net.out","and_all__U3034.in1"],
          ["and_all__U3035.in0","and_all__U3034.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_net.out","and_all__U3035.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_bc_net.in","and_all__U3035.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_ready_net.out","and_all__U3036.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_ready_net.out","and_all__U3036.in1"],
          ["and_all__U3037.in0","and_all__U3036.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_ready_net.out","and_all__U3037.in1"],
          ["and_all__U3038.in0","and_all__U3037.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_ready_net.out","and_all__U3038.in1"],
          ["and_all__U3039.in0","and_all__U3038.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_ready_net.out","and_all__U3039.in1"],
          ["and_all__U3040.in0","and_all__U3039.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_ready_net.out","and_all__U3040.in1"],
          ["and_all__U3041.in0","and_all__U3040.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_ready_net.out","and_all__U3041.in1"],
          ["and_all__U3042.in0","and_all__U3041.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_net.out","and_all__U3042.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_bc_net.in","and_all__U3042.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_ready_net.out","and_all__U3043.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_ready_net.out","and_all__U3043.in1"],
          ["and_all__U3044.in0","and_all__U3043.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_ready_net.out","and_all__U3044.in1"],
          ["and_all__U3045.in0","and_all__U3044.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_ready_net.out","and_all__U3045.in1"],
          ["and_all__U3046.in0","and_all__U3045.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_ready_net.out","and_all__U3046.in1"],
          ["and_all__U3047.in0","and_all__U3046.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_ready_net.out","and_all__U3047.in1"],
          ["and_all__U3048.in0","and_all__U3047.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_ready_net.out","and_all__U3048.in1"],
          ["and_all__U3049.in0","and_all__U3048.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_net.out","and_all__U3049.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_bc_net.in","and_all__U3049.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_ready_net.out","and_all__U3050.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_ready_net.out","and_all__U3050.in1"],
          ["and_all__U3051.in0","and_all__U3050.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_ready_net.out","and_all__U3051.in1"],
          ["and_all__U3052.in0","and_all__U3051.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_ready_net.out","and_all__U3052.in1"],
          ["and_all__U3053.in0","and_all__U3052.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_ready_net.out","and_all__U3053.in1"],
          ["and_all__U3054.in0","and_all__U3053.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_ready_net.out","and_all__U3054.in1"],
          ["and_all__U3055.in0","and_all__U3054.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_ready_net.out","and_all__U3055.in1"],
          ["and_all__U3056.in0","and_all__U3055.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_net.out","and_all__U3056.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_bc_net.in","and_all__U3056.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_ready_net.out","and_all__U3057.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_ready_net.out","and_all__U3057.in1"],
          ["and_all__U3058.in0","and_all__U3057.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_ready_net.out","and_all__U3058.in1"],
          ["and_all__U3059.in0","and_all__U3058.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_ready_net.out","and_all__U3059.in1"],
          ["and_all__U3060.in0","and_all__U3059.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_ready_net.out","and_all__U3060.in1"],
          ["and_all__U3061.in0","and_all__U3060.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_ready_net.out","and_all__U3061.in1"],
          ["and_all__U3062.in0","and_all__U3061.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_ready_net.out","and_all__U3062.in1"],
          ["and_all__U3063.in0","and_all__U3062.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_net.out","and_all__U3063.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_bc_net.in","and_all__U3063.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_ready_net.out","and_all__U3064.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_ready_net.out","and_all__U3064.in1"],
          ["and_all__U3065.in0","and_all__U3064.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_ready_net.out","and_all__U3065.in1"],
          ["and_all__U3066.in0","and_all__U3065.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_ready_net.out","and_all__U3066.in1"],
          ["and_all__U3067.in0","and_all__U3066.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_ready_net.out","and_all__U3067.in1"],
          ["and_all__U3068.in0","and_all__U3067.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_ready_net.out","and_all__U3068.in1"],
          ["and_all__U3069.in0","and_all__U3068.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_ready_net.out","and_all__U3069.in1"],
          ["and_all__U3070.in0","and_all__U3069.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_net.out","and_all__U3070.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_bc_net.in","and_all__U3070.out"],
          ["bank_0.read_idx_ready","and_all__U3255.in0"],
          ["bank_1.read_idx_ready","and_all__U3255.in1"],
          ["and_all__U3256.in0","and_all__U3255.out"],
          ["bank_2.read_idx_ready","and_all__U3256.in1"],
          ["and_all__U3257.in0","and_all__U3256.out"],
          ["bank_3.read_idx_ready","and_all__U3257.in1"],
          ["and_all__U3258.in0","and_all__U3257.out"],
          ["bank_4.read_idx_ready","and_all__U3258.in1"],
          ["and_all__U3259.in0","and_all__U3258.out"],
          ["bank_5.read_idx_ready","and_all__U3259.in1"],
          ["and_all__U3260.in0","and_all__U3259.out"],
          ["bank_6.read_idx_ready","and_all__U3260.in1"],
          ["and_all__U3261.in0","and_all__U3260.out"],
          ["bank_7.read_idx_ready","and_all__U3261.in1"],
          ["self.op_hcompute_conv_stencil_10_read_rready","and_all__U3261.out"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","bank_0.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.in","bank_0.read_data"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U3093.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U3093.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_0.update_idx_valid"],
          ["self.rst_n","bank_1.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","bank_1.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_ready","bank_1.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_valid","bank_1.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.in","bank_1.read_data"],
          ["hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_out","bank_1.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_in","bank_1.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U3116.out","bank_1.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_1.read_idx_valid"],
          ["zero_cst.out","bank_1.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","bank_1.update_data"],
          ["zero_cst.out","bank_1.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U3116.out","bank_1.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_1.update_idx_valid"],
          ["self.rst_n","bank_2.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","bank_2.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_ready","bank_2.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_valid","bank_2.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.in","bank_2.read_data"],
          ["hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_out","bank_2.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_in","bank_2.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U3139.out","bank_2.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.read_idx_valid"],
          ["zero_cst.out","bank_2.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","bank_2.update_data"],
          ["zero_cst.out","bank_2.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U3139.out","bank_2.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.update_idx_valid"],
          ["self.rst_n","bank_3.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","bank_3.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_ready","bank_3.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_valid","bank_3.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.in","bank_3.read_data"],
          ["hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_out","bank_3.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_in","bank_3.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U3162.out","bank_3.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_3.read_idx_valid"],
          ["zero_cst.out","bank_3.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","bank_3.update_data"],
          ["zero_cst.out","bank_3.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U3162.out","bank_3.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_3.update_idx_valid"],
          ["self.rst_n","bank_4.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write.0","bank_4.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_ready","bank_4.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_valid","bank_4.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.in","bank_4.read_data"],
          ["hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_out","bank_4.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_in","bank_4.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U3185.out","bank_4.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_4.read_idx_valid"],
          ["zero_cst.out","bank_4.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write.0","bank_4.update_data"],
          ["zero_cst.out","bank_4.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U3185.out","bank_4.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_4.update_idx_valid"],
          ["self.rst_n","bank_5.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write.0","bank_5.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_ready","bank_5.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_valid","bank_5.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.in","bank_5.read_data"],
          ["hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_out","bank_5.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_in","bank_5.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U3208.out","bank_5.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_5.read_idx_valid"],
          ["zero_cst.out","bank_5.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write.0","bank_5.update_data"],
          ["zero_cst.out","bank_5.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U3208.out","bank_5.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_5.update_idx_valid"],
          ["self.rst_n","bank_6.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write.0","bank_6.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_ready","bank_6.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_valid","bank_6.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.in","bank_6.read_data"],
          ["hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_out","bank_6.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_in","bank_6.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U3254.out","bank_6.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_6.read_idx_valid"],
          ["zero_cst.out","bank_6.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write.0","bank_6.update_data"],
          ["zero_cst.out","bank_6.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U3254.out","bank_6.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_6.update_idx_valid"],
          ["self.rst_n","bank_7.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write.0","bank_7.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_ready","bank_7.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_valid","bank_7.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.in","bank_7.read_data"],
          ["hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_out","bank_7.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_in","bank_7.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U3231.out","bank_7.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_7.read_idx_valid"],
          ["zero_cst.out","bank_7.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write.0","bank_7.update_data"],
          ["zero_cst.out","bank_7.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U3231.out","bank_7.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_7.update_idx_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2791.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.in","data_bc_U2791.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2795.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.in","data_bc_U2795.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2799.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.in","data_bc_U2799.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2803.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.in","data_bc_U2803.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2807.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.in","data_bc_U2807.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2811.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.in","data_bc_U2811.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2815.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.in","data_bc_U2815.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2819.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.in","data_bc_U2819.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2823.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.in","data_bc_U2823.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2827.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.in","data_bc_U2827.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2831.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.in","data_bc_U2831.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2835.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.in","data_bc_U2835.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2839.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.in","data_bc_U2839.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2843.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.in","data_bc_U2843.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2847.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.in","data_bc_U2847.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2851.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.in","data_bc_U2851.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2855.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.in","data_bc_U2855.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2859.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.in","data_bc_U2859.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2863.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.in","data_bc_U2863.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2867.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.in","data_bc_U2867.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2871.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.in","data_bc_U2871.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2875.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.in","data_bc_U2875.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2879.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.in","data_bc_U2879.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2883.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.in","data_bc_U2883.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2887.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.in","data_bc_U2887.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2891.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.in","data_bc_U2891.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2895.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.in","data_bc_U2895.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2899.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.in","data_bc_U2899.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2903.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.in","data_bc_U2903.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2907.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.in","data_bc_U2907.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2911.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.in","data_bc_U2911.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2915.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.in","data_bc_U2915.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2919.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.in","data_bc_U2919.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2923.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.in","data_bc_U2923.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2927.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.in","data_bc_U2927.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2931.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.in","data_bc_U2931.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2935.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.in","data_bc_U2935.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2939.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.in","data_bc_U2939.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2943.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.in","data_bc_U2943.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2947.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.in","data_bc_U2947.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2951.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.in","data_bc_U2951.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2955.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.in","data_bc_U2955.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2959.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.in","data_bc_U2959.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2963.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.in","data_bc_U2963.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2967.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.in","data_bc_U2967.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2971.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.in","data_bc_U2971.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2975.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.in","data_bc_U2975.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2979.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.in","data_bc_U2979.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2983.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.in","data_bc_U2983.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2987.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.in","data_bc_U2987.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2991.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.in","data_bc_U2991.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2995.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.in","data_bc_U2995.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2999.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.in","data_bc_U2999.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U3003.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.in","data_bc_U3003.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U3007.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.in","data_bc_U3007.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U3011.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.in","data_bc_U3011.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.in","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.in","hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.in","hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.in","hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.in","hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.in","hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.in","hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.in","hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2793.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2797.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2801.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2805.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2809.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2813.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2817.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2821.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2825.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2829.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2833.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2837.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2841.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2845.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2849.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2853.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2857.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2861.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2865.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2869.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2873.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2877.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2881.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2885.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2889.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2893.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2897.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2901.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2905.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2909.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2913.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2917.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2921.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2925.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2929.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2933.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2937.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2941.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2945.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2949.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2953.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2957.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2961.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2965.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2969.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2973.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2977.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2981.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2985.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2989.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2993.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2997.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U3001.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U3005.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U3009.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U3013.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_ready_net.in"],
          ["valid_bc_U2793.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_ready_net.in"],
          ["valid_bc_U2821.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_ready_net.in"],
          ["valid_bc_U2849.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_ready_net.in"],
          ["valid_bc_U2877.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_ready_net.in"],
          ["valid_bc_U2905.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_ready_net.in"],
          ["valid_bc_U2933.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_ready_net.in"],
          ["valid_bc_U2961.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_ready_net.in"],
          ["valid_bc_U2989.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_ready_net.in"],
          ["valid_bc_U2797.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_ready_net.in"],
          ["valid_bc_U2825.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_ready_net.in"],
          ["valid_bc_U2853.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_ready_net.in"],
          ["valid_bc_U2881.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_ready_net.in"],
          ["valid_bc_U2909.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_ready_net.in"],
          ["valid_bc_U2937.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_ready_net.in"],
          ["valid_bc_U2965.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_ready_net.in"],
          ["valid_bc_U2993.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_ready_net.in"],
          ["valid_bc_U2801.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_ready_net.in"],
          ["valid_bc_U2829.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_ready_net.in"],
          ["valid_bc_U2857.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_ready_net.in"],
          ["valid_bc_U2885.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_ready_net.in"],
          ["valid_bc_U2913.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_ready_net.in"],
          ["valid_bc_U2941.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_ready_net.in"],
          ["valid_bc_U2969.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_ready_net.in"],
          ["valid_bc_U2997.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_ready_net.in"],
          ["valid_bc_U2917.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_ready_net.in"],
          ["valid_bc_U2945.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_ready_net.in"],
          ["valid_bc_U2973.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_ready_net.in"],
          ["valid_bc_U3001.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_ready_net.in"],
          ["valid_bc_U2805.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_ready_net.in"],
          ["valid_bc_U2833.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_ready_net.in"],
          ["valid_bc_U2861.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_ready_net.in"],
          ["valid_bc_U2889.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_ready_net.in"],
          ["valid_bc_U2809.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_ready_net.in"],
          ["valid_bc_U2837.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_ready_net.in"],
          ["valid_bc_U2865.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_ready_net.in"],
          ["valid_bc_U2893.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_ready_net.in"],
          ["valid_bc_U2921.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_ready_net.in"],
          ["valid_bc_U2949.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_ready_net.in"],
          ["valid_bc_U2977.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_ready_net.in"],
          ["valid_bc_U3005.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_ready_net.in"],
          ["valid_bc_U2813.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_ready_net.in"],
          ["valid_bc_U2841.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_ready_net.in"],
          ["valid_bc_U2869.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_ready_net.in"],
          ["valid_bc_U2897.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_ready_net.in"],
          ["valid_bc_U2925.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_ready_net.in"],
          ["valid_bc_U2953.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_ready_net.in"],
          ["valid_bc_U2981.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_ready_net.in"],
          ["valid_bc_U3009.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_ready_net.in"],
          ["valid_bc_U2845.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_ready_net.in"],
          ["valid_bc_U2873.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_ready_net.in"],
          ["valid_bc_U2901.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_ready_net.in"],
          ["valid_bc_U2929.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_ready_net.in"],
          ["valid_bc_U2957.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_ready_net.in"],
          ["valid_bc_U2985.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_ready_net.in"],
          ["valid_bc_U3013.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_ready_net.in"],
          ["valid_bc_U2817.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U3093.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U3116.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U3139.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U3162.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U3185.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U3208.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U3231.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U3254.d"],
          ["self.op_hcompute_conv_stencil_11_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_12_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_13_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_14_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_15_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_8_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_9_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_10_read_data_ready","op_hcompute_conv_stencil_10_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_10_read_data_valid","op_hcompute_conv_stencil_10_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_ready","op_hcompute_conv_stencil_11_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_valid","op_hcompute_conv_stencil_11_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_ready","op_hcompute_conv_stencil_12_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_valid","op_hcompute_conv_stencil_12_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_ready","op_hcompute_conv_stencil_13_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_valid","op_hcompute_conv_stencil_13_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_ready","op_hcompute_conv_stencil_14_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_valid","op_hcompute_conv_stencil_14_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_ready","op_hcompute_conv_stencil_15_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_valid","op_hcompute_conv_stencil_15_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_ready","op_hcompute_conv_stencil_8_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_valid","op_hcompute_conv_stencil_8_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_ready","op_hcompute_conv_stencil_9_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_valid","op_hcompute_conv_stencil_9_read_flow_ctrl.valid_out_0"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read_rready","Bit"],
          ["op_hcompute_conv_stencil_10_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_10_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_rready","Bit"],
          ["op_hcompute_conv_stencil_11_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_11_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_rready","Bit"],
          ["op_hcompute_conv_stencil_12_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_12_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_rready","Bit"],
          ["op_hcompute_conv_stencil_13_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_13_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_rready","Bit"],
          ["op_hcompute_conv_stencil_14_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_14_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_rready","Bit"],
          ["op_hcompute_conv_stencil_15_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_15_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_rready","Bit"],
          ["op_hcompute_conv_stencil_8_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_8_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_rready","Bit"],
          ["op_hcompute_conv_stencil_9_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_9_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "_U5339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U5342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U5345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U5348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U5351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U5354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U5357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U5360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U5363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U5366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U5369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U5372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U5375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U5378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U5381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U5384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U5387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U5390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U5393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U5396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U5399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U5402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U5405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U5408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U5411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "_U5414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0019"]}
          },
          "_U5417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001a"]}
          },
          "_U5420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "_U5423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U5426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "_U5429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U5432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "_U5435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "_U5438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0021"]}
          },
          "_U5441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0022"]}
          },
          "_U5444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0023"]}
          },
          "_U5447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0024"]}
          },
          "_U5450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0025"]}
          },
          "_U5453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "_U5456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0027"]}
          },
          "_U5459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0028"]}
          },
          "_U5462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0029"]}
          },
          "_U5465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002a"]}
          },
          "_U5468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002b"]}
          },
          "_U5471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "_U5474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002d"]}
          },
          "_U5477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002e"]}
          },
          "_U5480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002f"]}
          },
          "_U5483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0030"]}
          },
          "_U5486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0031"]}
          },
          "_U5489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0032"]}
          },
          "_U5492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0033"]}
          },
          "_U5495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0034"]}
          },
          "_U5498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0035"]}
          },
          "_U5501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0036"]}
          },
          "_U5504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0037"]}
          },
          "_U5507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0038"]}
          },
          "_U5510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "_U5513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "_U5516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "_U5519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U5522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "_U5525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U5528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "and_all__U5282":{
            "modref":"corebit.and"
          },
          "and_all__U5283":{
            "modref":"corebit.and"
          },
          "and_all__U5284":{
            "modref":"corebit.and"
          },
          "and_all__U5285":{
            "modref":"corebit.and"
          },
          "and_all__U5286":{
            "modref":"corebit.and"
          },
          "and_all__U5287":{
            "modref":"corebit.and"
          },
          "and_all__U5288":{
            "modref":"corebit.and"
          },
          "and_all__U5289":{
            "modref":"corebit.and"
          },
          "and_all__U5290":{
            "modref":"corebit.and"
          },
          "and_all__U5291":{
            "modref":"corebit.and"
          },
          "and_all__U5292":{
            "modref":"corebit.and"
          },
          "and_all__U5293":{
            "modref":"corebit.and"
          },
          "and_all__U5294":{
            "modref":"corebit.and"
          },
          "and_all__U5295":{
            "modref":"corebit.and"
          },
          "and_all__U5296":{
            "modref":"corebit.and"
          },
          "and_all__U5297":{
            "modref":"corebit.and"
          },
          "and_all__U5298":{
            "modref":"corebit.and"
          },
          "and_all__U5299":{
            "modref":"corebit.and"
          },
          "and_all__U5300":{
            "modref":"corebit.and"
          },
          "and_all__U5301":{
            "modref":"corebit.and"
          },
          "and_all__U5302":{
            "modref":"corebit.and"
          },
          "and_all__U5303":{
            "modref":"corebit.and"
          },
          "and_all__U5304":{
            "modref":"corebit.and"
          },
          "and_all__U5305":{
            "modref":"corebit.and"
          },
          "and_all__U5306":{
            "modref":"corebit.and"
          },
          "and_all__U5307":{
            "modref":"corebit.and"
          },
          "and_all__U5308":{
            "modref":"corebit.and"
          },
          "and_all__U5309":{
            "modref":"corebit.and"
          },
          "and_all__U5310":{
            "modref":"corebit.and"
          },
          "and_all__U5311":{
            "modref":"corebit.and"
          },
          "and_all__U5312":{
            "modref":"corebit.and"
          },
          "and_all__U5313":{
            "modref":"corebit.and"
          },
          "and_all__U5314":{
            "modref":"corebit.and"
          },
          "and_all__U5315":{
            "modref":"corebit.and"
          },
          "and_all__U5316":{
            "modref":"corebit.and"
          },
          "and_all__U5317":{
            "modref":"corebit.and"
          },
          "and_all__U5318":{
            "modref":"corebit.and"
          },
          "and_all__U5319":{
            "modref":"corebit.and"
          },
          "and_all__U5320":{
            "modref":"corebit.and"
          },
          "and_all__U5321":{
            "modref":"corebit.and"
          },
          "and_all__U5322":{
            "modref":"corebit.and"
          },
          "and_all__U5323":{
            "modref":"corebit.and"
          },
          "and_all__U5324":{
            "modref":"corebit.and"
          },
          "and_all__U5325":{
            "modref":"corebit.and"
          },
          "and_all__U5326":{
            "modref":"corebit.and"
          },
          "and_all__U5327":{
            "modref":"corebit.and"
          },
          "and_all__U5328":{
            "modref":"corebit.and"
          },
          "and_all__U5329":{
            "modref":"corebit.and"
          },
          "and_all__U5330":{
            "modref":"corebit.and"
          },
          "and_all__U5331":{
            "modref":"corebit.and"
          },
          "and_all__U5332":{
            "modref":"corebit.and"
          },
          "and_all__U5333":{
            "modref":"corebit.and"
          },
          "and_all__U5334":{
            "modref":"corebit.and"
          },
          "and_all__U5335":{
            "modref":"corebit.and"
          },
          "and_all__U5336":{
            "modref":"corebit.and"
          },
          "and_all__U5337":{
            "modref":"corebit.and"
          },
          "and_all__U5340":{
            "modref":"corebit.and"
          },
          "and_all__U5343":{
            "modref":"corebit.and"
          },
          "and_all__U5346":{
            "modref":"corebit.and"
          },
          "and_all__U5349":{
            "modref":"corebit.and"
          },
          "and_all__U5352":{
            "modref":"corebit.and"
          },
          "and_all__U5355":{
            "modref":"corebit.and"
          },
          "and_all__U5358":{
            "modref":"corebit.and"
          },
          "and_all__U5361":{
            "modref":"corebit.and"
          },
          "and_all__U5364":{
            "modref":"corebit.and"
          },
          "and_all__U5367":{
            "modref":"corebit.and"
          },
          "and_all__U5370":{
            "modref":"corebit.and"
          },
          "and_all__U5373":{
            "modref":"corebit.and"
          },
          "and_all__U5376":{
            "modref":"corebit.and"
          },
          "and_all__U5379":{
            "modref":"corebit.and"
          },
          "and_all__U5382":{
            "modref":"corebit.and"
          },
          "and_all__U5385":{
            "modref":"corebit.and"
          },
          "and_all__U5388":{
            "modref":"corebit.and"
          },
          "and_all__U5391":{
            "modref":"corebit.and"
          },
          "and_all__U5394":{
            "modref":"corebit.and"
          },
          "and_all__U5397":{
            "modref":"corebit.and"
          },
          "and_all__U5400":{
            "modref":"corebit.and"
          },
          "and_all__U5403":{
            "modref":"corebit.and"
          },
          "and_all__U5406":{
            "modref":"corebit.and"
          },
          "and_all__U5409":{
            "modref":"corebit.and"
          },
          "and_all__U5412":{
            "modref":"corebit.and"
          },
          "and_all__U5415":{
            "modref":"corebit.and"
          },
          "and_all__U5418":{
            "modref":"corebit.and"
          },
          "and_all__U5421":{
            "modref":"corebit.and"
          },
          "and_all__U5424":{
            "modref":"corebit.and"
          },
          "and_all__U5427":{
            "modref":"corebit.and"
          },
          "and_all__U5430":{
            "modref":"corebit.and"
          },
          "and_all__U5433":{
            "modref":"corebit.and"
          },
          "and_all__U5436":{
            "modref":"corebit.and"
          },
          "and_all__U5439":{
            "modref":"corebit.and"
          },
          "and_all__U5442":{
            "modref":"corebit.and"
          },
          "and_all__U5445":{
            "modref":"corebit.and"
          },
          "and_all__U5448":{
            "modref":"corebit.and"
          },
          "and_all__U5451":{
            "modref":"corebit.and"
          },
          "and_all__U5454":{
            "modref":"corebit.and"
          },
          "and_all__U5457":{
            "modref":"corebit.and"
          },
          "and_all__U5460":{
            "modref":"corebit.and"
          },
          "and_all__U5463":{
            "modref":"corebit.and"
          },
          "and_all__U5466":{
            "modref":"corebit.and"
          },
          "and_all__U5469":{
            "modref":"corebit.and"
          },
          "and_all__U5472":{
            "modref":"corebit.and"
          },
          "and_all__U5475":{
            "modref":"corebit.and"
          },
          "and_all__U5478":{
            "modref":"corebit.and"
          },
          "and_all__U5481":{
            "modref":"corebit.and"
          },
          "and_all__U5484":{
            "modref":"corebit.and"
          },
          "and_all__U5487":{
            "modref":"corebit.and"
          },
          "and_all__U5490":{
            "modref":"corebit.and"
          },
          "and_all__U5493":{
            "modref":"corebit.and"
          },
          "and_all__U5496":{
            "modref":"corebit.and"
          },
          "and_all__U5499":{
            "modref":"corebit.and"
          },
          "and_all__U5502":{
            "modref":"corebit.and"
          },
          "and_all__U5505":{
            "modref":"corebit.and"
          },
          "and_all__U5508":{
            "modref":"corebit.and"
          },
          "and_all__U5511":{
            "modref":"corebit.and"
          },
          "and_all__U5514":{
            "modref":"corebit.and"
          },
          "and_all__U5517":{
            "modref":"corebit.and"
          },
          "and_all__U5520":{
            "modref":"corebit.and"
          },
          "and_all__U5523":{
            "modref":"corebit.and"
          },
          "and_all__U5526":{
            "modref":"corebit.and"
          },
          "and_all__U5529":{
            "modref":"corebit.and"
          },
          "and_all__U5530":{
            "modref":"corebit.and"
          },
          "and_all__U5531":{
            "modref":"corebit.and"
          },
          "and_all__U5532":{
            "modref":"corebit.and"
          },
          "and_all__U5533":{
            "modref":"corebit.and"
          },
          "and_all__U5534":{
            "modref":"corebit.and"
          },
          "and_all__U5535":{
            "modref":"corebit.and"
          },
          "and_all__U5536":{
            "modref":"corebit.and"
          },
          "and_all__U5537":{
            "modref":"corebit.and"
          },
          "and_all__U5538":{
            "modref":"corebit.and"
          },
          "and_all__U5539":{
            "modref":"corebit.and"
          },
          "and_all__U5540":{
            "modref":"corebit.and"
          },
          "and_all__U5541":{
            "modref":"corebit.and"
          },
          "and_all__U5542":{
            "modref":"corebit.and"
          },
          "and_all__U5543":{
            "modref":"corebit.and"
          },
          "and_all__U5544":{
            "modref":"corebit.and"
          },
          "and_all__U5545":{
            "modref":"corebit.and"
          },
          "and_all__U5546":{
            "modref":"corebit.and"
          },
          "and_all__U5547":{
            "modref":"corebit.and"
          },
          "and_all__U5548":{
            "modref":"corebit.and"
          },
          "and_all__U5549":{
            "modref":"corebit.and"
          },
          "and_all__U5550":{
            "modref":"corebit.and"
          },
          "and_all__U5551":{
            "modref":"corebit.and"
          },
          "and_all__U5552":{
            "modref":"corebit.and"
          },
          "and_all__U5553":{
            "modref":"corebit.and"
          },
          "and_all__U5554":{
            "modref":"corebit.and"
          },
          "and_all__U5555":{
            "modref":"corebit.and"
          },
          "and_all__U5556":{
            "modref":"corebit.and"
          },
          "and_all__U5557":{
            "modref":"corebit.and"
          },
          "and_all__U5558":{
            "modref":"corebit.and"
          },
          "and_all__U5559":{
            "modref":"corebit.and"
          },
          "and_all__U5560":{
            "modref":"corebit.and"
          },
          "and_all__U5561":{
            "modref":"corebit.and"
          },
          "and_all__U5562":{
            "modref":"corebit.and"
          },
          "and_all__U5563":{
            "modref":"corebit.and"
          },
          "and_all__U5564":{
            "modref":"corebit.and"
          },
          "and_all__U5565":{
            "modref":"corebit.and"
          },
          "and_all__U5566":{
            "modref":"corebit.and"
          },
          "and_all__U5567":{
            "modref":"corebit.and"
          },
          "and_all__U5568":{
            "modref":"corebit.and"
          },
          "and_all__U5569":{
            "modref":"corebit.and"
          },
          "and_all__U5570":{
            "modref":"corebit.and"
          },
          "and_all__U5571":{
            "modref":"corebit.and"
          },
          "and_all__U5572":{
            "modref":"corebit.and"
          },
          "and_all__U5573":{
            "modref":"corebit.and"
          },
          "and_all__U5574":{
            "modref":"corebit.and"
          },
          "and_all__U5575":{
            "modref":"corebit.and"
          },
          "and_all__U5576":{
            "modref":"corebit.and"
          },
          "and_all__U5577":{
            "modref":"corebit.and"
          },
          "and_all__U5578":{
            "modref":"corebit.and"
          },
          "and_all__U5579":{
            "modref":"corebit.and"
          },
          "and_all__U5580":{
            "modref":"corebit.and"
          },
          "and_all__U5581":{
            "modref":"corebit.and"
          },
          "and_all__U5582":{
            "modref":"corebit.and"
          },
          "and_all__U5583":{
            "modref":"corebit.and"
          },
          "and_all__U5584":{
            "modref":"corebit.and"
          },
          "and_all__U5585":{
            "modref":"corebit.and"
          },
          "and_all__U5586":{
            "modref":"corebit.and"
          },
          "and_all__U5587":{
            "modref":"corebit.and"
          },
          "and_all__U5588":{
            "modref":"corebit.and"
          },
          "and_all__U5589":{
            "modref":"corebit.and"
          },
          "and_all__U5590":{
            "modref":"corebit.and"
          },
          "and_all__U5591":{
            "modref":"corebit.and"
          },
          "and_all__U5592":{
            "modref":"corebit.and"
          },
          "and_all__U5593":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_24":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_24"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_25":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_25"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_26":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_26"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_27":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_27"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_28":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_28"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_29":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_29"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_30":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_30"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_31":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_31"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_32":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_32"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_33":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_33"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_34":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_34"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_35":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_35"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_36":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_36"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_37":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_37"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_38":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_38"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_39":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_39"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_40":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_40"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_41":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_41"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_42":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_42"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_43":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_43"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_44":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_44"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_45":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_45"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_46":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_46"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_47":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_47"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_48":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_48"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_49":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_49"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_50":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_50"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_51":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_51"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_52":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_52"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_53":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_53"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_54":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_54"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_55":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_55"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_56":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_56"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_57":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_57"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_58":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_58"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_59":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_59"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_60":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_60"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_61":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_61"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_62":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_62"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_63":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_63"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809":{
            "modref":"global.aff__U3787"
          },
          "eq_const_U5338":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5341":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5344":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5347":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5350":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5353":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5356":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5359":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5362":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5365":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5368":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5371":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5374":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5377":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5380":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5383":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5386":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5389":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5392":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5395":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5398":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5401":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5404":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5407":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5410":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5413":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5416":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5419":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5422":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5425":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5428":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5431":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5434":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5437":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5440":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5443":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5446":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5449":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5452":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5455":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5458":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5461":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5464":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5467":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5470":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5473":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5476":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5479":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5482":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5485":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5488":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5491":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5494":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5497":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5500":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5503":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5506":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5509":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5512":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5515":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5518":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5521":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5524":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U5527":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0"
          },
          "hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_10"
          },
          "hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_11"
          },
          "hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_12"
          },
          "hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_13"
          },
          "hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_14"
          },
          "hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_15"
          },
          "hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_16"
          },
          "hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_17"
          },
          "hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_18"
          },
          "hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_19"
          },
          "hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_1"
          },
          "hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_20"
          },
          "hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_21"
          },
          "hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_22"
          },
          "hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_23"
          },
          "hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_24"
          },
          "hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_25"
          },
          "hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_26"
          },
          "hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_27"
          },
          "hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_28"
          },
          "hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_29"
          },
          "hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_2"
          },
          "hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_30"
          },
          "hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_31"
          },
          "hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_32"
          },
          "hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_33"
          },
          "hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_34"
          },
          "hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_35"
          },
          "hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_36"
          },
          "hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_37"
          },
          "hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_38"
          },
          "hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_39"
          },
          "hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_3"
          },
          "hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_40"
          },
          "hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_41"
          },
          "hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_42"
          },
          "hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_43"
          },
          "hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_44"
          },
          "hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_45"
          },
          "hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_46"
          },
          "hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_47"
          },
          "hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_48"
          },
          "hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_49"
          },
          "hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_4"
          },
          "hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_50"
          },
          "hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_51"
          },
          "hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_52"
          },
          "hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_53"
          },
          "hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_54"
          },
          "hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_55"
          },
          "hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_56"
          },
          "hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_57"
          },
          "hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_58"
          },
          "hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_59"
          },
          "hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_5"
          },
          "hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_60"
          },
          "hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_61"
          },
          "hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_62"
          },
          "hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_63"
          },
          "hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_6"
          },
          "hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_7"
          },
          "hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_8"
          },
          "hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_9"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_ID_controller":{
            "modref":"global.iterdom_controller__U3774"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3832":{
            "modref":"global.aff__U3810"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3855":{
            "modref":"global.aff__U3833"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3878":{
            "modref":"global.aff__U3856"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3901":{
            "modref":"global.aff__U3879"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3924":{
            "modref":"global.aff__U3902"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3947":{
            "modref":"global.aff__U3925"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3970":{
            "modref":"global.aff__U3948"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3993":{
            "modref":"global.aff__U3971"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U4016":{
            "modref":"global.aff__U3994"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U4039":{
            "modref":"global.aff__U4017"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U4062":{
            "modref":"global.aff__U4040"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U4085":{
            "modref":"global.aff__U4063"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U4108":{
            "modref":"global.aff__U4086"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U4131":{
            "modref":"global.aff__U4109"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U4154":{
            "modref":"global.aff__U4132"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U4177":{
            "modref":"global.aff__U4155"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U4200":{
            "modref":"global.aff__U4178"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U4223":{
            "modref":"global.aff__U4201"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U4246":{
            "modref":"global.aff__U4224"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U4269":{
            "modref":"global.aff__U4247"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U4292":{
            "modref":"global.aff__U4270"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U4315":{
            "modref":"global.aff__U4293"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U4338":{
            "modref":"global.aff__U4316"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U4361":{
            "modref":"global.aff__U4339"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U4384":{
            "modref":"global.aff__U4362"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U4407":{
            "modref":"global.aff__U4385"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U4430":{
            "modref":"global.aff__U4408"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U4453":{
            "modref":"global.aff__U4431"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U4476":{
            "modref":"global.aff__U4454"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4499":{
            "modref":"global.aff__U4477"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4522":{
            "modref":"global.aff__U4500"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4545":{
            "modref":"global.aff__U4523"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4568":{
            "modref":"global.aff__U4546"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4591":{
            "modref":"global.aff__U4569"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4614":{
            "modref":"global.aff__U4592"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4637":{
            "modref":"global.aff__U4615"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4660":{
            "modref":"global.aff__U4638"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4683":{
            "modref":"global.aff__U4661"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4706":{
            "modref":"global.aff__U4684"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4729":{
            "modref":"global.aff__U4707"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4752":{
            "modref":"global.aff__U4730"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4775":{
            "modref":"global.aff__U4753"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4798":{
            "modref":"global.aff__U4776"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4821":{
            "modref":"global.aff__U4799"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4844":{
            "modref":"global.aff__U4822"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4867":{
            "modref":"global.aff__U4845"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4890":{
            "modref":"global.aff__U4868"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4913":{
            "modref":"global.aff__U4891"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4936":{
            "modref":"global.aff__U4914"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4959":{
            "modref":"global.aff__U4937"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4982":{
            "modref":"global.aff__U4960"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U5005":{
            "modref":"global.aff__U4983"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U5028":{
            "modref":"global.aff__U5006"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U5051":{
            "modref":"global.aff__U5029"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U5074":{
            "modref":"global.aff__U5052"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U5097":{
            "modref":"global.aff__U5075"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U5120":{
            "modref":"global.aff__U5098"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U5143":{
            "modref":"global.aff__U5121"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U5166":{
            "modref":"global.aff__U5144"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U5189":{
            "modref":"global.aff__U5167"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U5212":{
            "modref":"global.aff__U5190"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U5235":{
            "modref":"global.aff__U5213"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U5258":{
            "modref":"global.aff__U5236"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U5281":{
            "modref":"global.aff__U5259"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_10_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3262"
          },
          "op_hcompute_conv_stencil_11_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3326"
          },
          "op_hcompute_conv_stencil_12_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3390"
          },
          "op_hcompute_conv_stencil_13_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3454"
          },
          "op_hcompute_conv_stencil_14_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3518"
          },
          "op_hcompute_conv_stencil_15_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3582"
          },
          "op_hcompute_conv_stencil_8_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3646"
          },
          "op_hcompute_conv_stencil_9_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3710"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U5338.in1","_U5339.out"],
          ["eq_const_U5341.in1","_U5342.out"],
          ["eq_const_U5344.in1","_U5345.out"],
          ["eq_const_U5347.in1","_U5348.out"],
          ["eq_const_U5350.in1","_U5351.out"],
          ["eq_const_U5353.in1","_U5354.out"],
          ["eq_const_U5356.in1","_U5357.out"],
          ["eq_const_U5359.in1","_U5360.out"],
          ["eq_const_U5362.in1","_U5363.out"],
          ["eq_const_U5365.in1","_U5366.out"],
          ["eq_const_U5368.in1","_U5369.out"],
          ["eq_const_U5371.in1","_U5372.out"],
          ["eq_const_U5374.in1","_U5375.out"],
          ["eq_const_U5377.in1","_U5378.out"],
          ["eq_const_U5380.in1","_U5381.out"],
          ["eq_const_U5383.in1","_U5384.out"],
          ["eq_const_U5386.in1","_U5387.out"],
          ["eq_const_U5389.in1","_U5390.out"],
          ["eq_const_U5392.in1","_U5393.out"],
          ["eq_const_U5395.in1","_U5396.out"],
          ["eq_const_U5398.in1","_U5399.out"],
          ["eq_const_U5401.in1","_U5402.out"],
          ["eq_const_U5404.in1","_U5405.out"],
          ["eq_const_U5407.in1","_U5408.out"],
          ["eq_const_U5410.in1","_U5411.out"],
          ["eq_const_U5413.in1","_U5414.out"],
          ["eq_const_U5416.in1","_U5417.out"],
          ["eq_const_U5419.in1","_U5420.out"],
          ["eq_const_U5422.in1","_U5423.out"],
          ["eq_const_U5425.in1","_U5426.out"],
          ["eq_const_U5428.in1","_U5429.out"],
          ["eq_const_U5431.in1","_U5432.out"],
          ["eq_const_U5434.in1","_U5435.out"],
          ["eq_const_U5437.in1","_U5438.out"],
          ["eq_const_U5440.in1","_U5441.out"],
          ["eq_const_U5443.in1","_U5444.out"],
          ["eq_const_U5446.in1","_U5447.out"],
          ["eq_const_U5449.in1","_U5450.out"],
          ["eq_const_U5452.in1","_U5453.out"],
          ["eq_const_U5455.in1","_U5456.out"],
          ["eq_const_U5458.in1","_U5459.out"],
          ["eq_const_U5461.in1","_U5462.out"],
          ["eq_const_U5464.in1","_U5465.out"],
          ["eq_const_U5467.in1","_U5468.out"],
          ["eq_const_U5470.in1","_U5471.out"],
          ["eq_const_U5473.in1","_U5474.out"],
          ["eq_const_U5476.in1","_U5477.out"],
          ["eq_const_U5479.in1","_U5480.out"],
          ["eq_const_U5482.in1","_U5483.out"],
          ["eq_const_U5485.in1","_U5486.out"],
          ["eq_const_U5488.in1","_U5489.out"],
          ["eq_const_U5491.in1","_U5492.out"],
          ["eq_const_U5494.in1","_U5495.out"],
          ["eq_const_U5497.in1","_U5498.out"],
          ["eq_const_U5500.in1","_U5501.out"],
          ["eq_const_U5503.in1","_U5504.out"],
          ["eq_const_U5506.in1","_U5507.out"],
          ["eq_const_U5509.in1","_U5510.out"],
          ["eq_const_U5512.in1","_U5513.out"],
          ["eq_const_U5515.in1","_U5516.out"],
          ["eq_const_U5518.in1","_U5519.out"],
          ["eq_const_U5521.in1","_U5522.out"],
          ["eq_const_U5524.in1","_U5525.out"],
          ["eq_const_U5527.in1","_U5528.out"],
          ["bank_2.read_idx_ready","and_all__U5282.in0"],
          ["bank_10.read_idx_ready","and_all__U5282.in1"],
          ["and_all__U5283.in0","and_all__U5282.out"],
          ["bank_18.read_idx_ready","and_all__U5283.in1"],
          ["and_all__U5284.in0","and_all__U5283.out"],
          ["bank_26.read_idx_ready","and_all__U5284.in1"],
          ["and_all__U5285.in0","and_all__U5284.out"],
          ["bank_34.read_idx_ready","and_all__U5285.in1"],
          ["and_all__U5286.in0","and_all__U5285.out"],
          ["bank_42.read_idx_ready","and_all__U5286.in1"],
          ["and_all__U5287.in0","and_all__U5286.out"],
          ["bank_50.read_idx_ready","and_all__U5287.in1"],
          ["and_all__U5288.in0","and_all__U5287.out"],
          ["bank_58.read_idx_ready","and_all__U5288.in1"],
          ["self.op_hcompute_conv_stencil_10_read_rready","and_all__U5288.out"],
          ["bank_3.read_idx_ready","and_all__U5289.in0"],
          ["bank_11.read_idx_ready","and_all__U5289.in1"],
          ["and_all__U5290.in0","and_all__U5289.out"],
          ["bank_19.read_idx_ready","and_all__U5290.in1"],
          ["and_all__U5291.in0","and_all__U5290.out"],
          ["bank_27.read_idx_ready","and_all__U5291.in1"],
          ["and_all__U5292.in0","and_all__U5291.out"],
          ["bank_35.read_idx_ready","and_all__U5292.in1"],
          ["and_all__U5293.in0","and_all__U5292.out"],
          ["bank_43.read_idx_ready","and_all__U5293.in1"],
          ["and_all__U5294.in0","and_all__U5293.out"],
          ["bank_51.read_idx_ready","and_all__U5294.in1"],
          ["and_all__U5295.in0","and_all__U5294.out"],
          ["bank_59.read_idx_ready","and_all__U5295.in1"],
          ["self.op_hcompute_conv_stencil_11_read_rready","and_all__U5295.out"],
          ["bank_4.read_idx_ready","and_all__U5296.in0"],
          ["bank_12.read_idx_ready","and_all__U5296.in1"],
          ["and_all__U5297.in0","and_all__U5296.out"],
          ["bank_20.read_idx_ready","and_all__U5297.in1"],
          ["and_all__U5298.in0","and_all__U5297.out"],
          ["bank_28.read_idx_ready","and_all__U5298.in1"],
          ["and_all__U5299.in0","and_all__U5298.out"],
          ["bank_36.read_idx_ready","and_all__U5299.in1"],
          ["and_all__U5300.in0","and_all__U5299.out"],
          ["bank_44.read_idx_ready","and_all__U5300.in1"],
          ["and_all__U5301.in0","and_all__U5300.out"],
          ["bank_52.read_idx_ready","and_all__U5301.in1"],
          ["and_all__U5302.in0","and_all__U5301.out"],
          ["bank_60.read_idx_ready","and_all__U5302.in1"],
          ["self.op_hcompute_conv_stencil_12_read_rready","and_all__U5302.out"],
          ["bank_5.read_idx_ready","and_all__U5303.in0"],
          ["bank_13.read_idx_ready","and_all__U5303.in1"],
          ["and_all__U5304.in0","and_all__U5303.out"],
          ["bank_21.read_idx_ready","and_all__U5304.in1"],
          ["and_all__U5305.in0","and_all__U5304.out"],
          ["bank_29.read_idx_ready","and_all__U5305.in1"],
          ["and_all__U5306.in0","and_all__U5305.out"],
          ["bank_37.read_idx_ready","and_all__U5306.in1"],
          ["and_all__U5307.in0","and_all__U5306.out"],
          ["bank_45.read_idx_ready","and_all__U5307.in1"],
          ["and_all__U5308.in0","and_all__U5307.out"],
          ["bank_53.read_idx_ready","and_all__U5308.in1"],
          ["and_all__U5309.in0","and_all__U5308.out"],
          ["bank_61.read_idx_ready","and_all__U5309.in1"],
          ["self.op_hcompute_conv_stencil_13_read_rready","and_all__U5309.out"],
          ["bank_6.read_idx_ready","and_all__U5310.in0"],
          ["bank_14.read_idx_ready","and_all__U5310.in1"],
          ["and_all__U5311.in0","and_all__U5310.out"],
          ["bank_22.read_idx_ready","and_all__U5311.in1"],
          ["and_all__U5312.in0","and_all__U5311.out"],
          ["bank_30.read_idx_ready","and_all__U5312.in1"],
          ["and_all__U5313.in0","and_all__U5312.out"],
          ["bank_38.read_idx_ready","and_all__U5313.in1"],
          ["and_all__U5314.in0","and_all__U5313.out"],
          ["bank_46.read_idx_ready","and_all__U5314.in1"],
          ["and_all__U5315.in0","and_all__U5314.out"],
          ["bank_54.read_idx_ready","and_all__U5315.in1"],
          ["and_all__U5316.in0","and_all__U5315.out"],
          ["bank_62.read_idx_ready","and_all__U5316.in1"],
          ["self.op_hcompute_conv_stencil_14_read_rready","and_all__U5316.out"],
          ["bank_7.read_idx_ready","and_all__U5317.in0"],
          ["bank_15.read_idx_ready","and_all__U5317.in1"],
          ["and_all__U5318.in0","and_all__U5317.out"],
          ["bank_23.read_idx_ready","and_all__U5318.in1"],
          ["and_all__U5319.in0","and_all__U5318.out"],
          ["bank_31.read_idx_ready","and_all__U5319.in1"],
          ["and_all__U5320.in0","and_all__U5319.out"],
          ["bank_39.read_idx_ready","and_all__U5320.in1"],
          ["and_all__U5321.in0","and_all__U5320.out"],
          ["bank_47.read_idx_ready","and_all__U5321.in1"],
          ["and_all__U5322.in0","and_all__U5321.out"],
          ["bank_55.read_idx_ready","and_all__U5322.in1"],
          ["and_all__U5323.in0","and_all__U5322.out"],
          ["bank_63.read_idx_ready","and_all__U5323.in1"],
          ["self.op_hcompute_conv_stencil_15_read_rready","and_all__U5323.out"],
          ["bank_0.read_idx_ready","and_all__U5324.in0"],
          ["bank_8.read_idx_ready","and_all__U5324.in1"],
          ["and_all__U5325.in0","and_all__U5324.out"],
          ["bank_16.read_idx_ready","and_all__U5325.in1"],
          ["and_all__U5326.in0","and_all__U5325.out"],
          ["bank_24.read_idx_ready","and_all__U5326.in1"],
          ["and_all__U5327.in0","and_all__U5326.out"],
          ["bank_32.read_idx_ready","and_all__U5327.in1"],
          ["and_all__U5328.in0","and_all__U5327.out"],
          ["bank_40.read_idx_ready","and_all__U5328.in1"],
          ["and_all__U5329.in0","and_all__U5328.out"],
          ["bank_48.read_idx_ready","and_all__U5329.in1"],
          ["and_all__U5330.in0","and_all__U5329.out"],
          ["bank_56.read_idx_ready","and_all__U5330.in1"],
          ["self.op_hcompute_conv_stencil_8_read_rready","and_all__U5330.out"],
          ["bank_1.read_idx_ready","and_all__U5331.in0"],
          ["bank_9.read_idx_ready","and_all__U5331.in1"],
          ["and_all__U5332.in0","and_all__U5331.out"],
          ["bank_17.read_idx_ready","and_all__U5332.in1"],
          ["and_all__U5333.in0","and_all__U5332.out"],
          ["bank_25.read_idx_ready","and_all__U5333.in1"],
          ["and_all__U5334.in0","and_all__U5333.out"],
          ["bank_33.read_idx_ready","and_all__U5334.in1"],
          ["and_all__U5335.in0","and_all__U5334.out"],
          ["bank_41.read_idx_ready","and_all__U5335.in1"],
          ["and_all__U5336.in0","and_all__U5335.out"],
          ["bank_49.read_idx_ready","and_all__U5336.in1"],
          ["and_all__U5337.in0","and_all__U5336.out"],
          ["bank_57.read_idx_ready","and_all__U5337.in1"],
          ["self.op_hcompute_conv_stencil_9_read_rready","and_all__U5337.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5340.in0"],
          ["eq_const_U5338.out","and_all__U5340.in1"],
          ["bank_0.push_data_valid","and_all__U5340.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5343.in0"],
          ["eq_const_U5341.out","and_all__U5343.in1"],
          ["bank_1.push_data_valid","and_all__U5343.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5346.in0"],
          ["eq_const_U5344.out","and_all__U5346.in1"],
          ["bank_2.push_data_valid","and_all__U5346.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5349.in0"],
          ["eq_const_U5347.out","and_all__U5349.in1"],
          ["bank_3.push_data_valid","and_all__U5349.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5352.in0"],
          ["eq_const_U5350.out","and_all__U5352.in1"],
          ["bank_4.push_data_valid","and_all__U5352.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5355.in0"],
          ["eq_const_U5353.out","and_all__U5355.in1"],
          ["bank_5.push_data_valid","and_all__U5355.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5358.in0"],
          ["eq_const_U5356.out","and_all__U5358.in1"],
          ["bank_6.push_data_valid","and_all__U5358.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5361.in0"],
          ["eq_const_U5359.out","and_all__U5361.in1"],
          ["bank_7.push_data_valid","and_all__U5361.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5364.in0"],
          ["eq_const_U5362.out","and_all__U5364.in1"],
          ["bank_8.push_data_valid","and_all__U5364.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5367.in0"],
          ["eq_const_U5365.out","and_all__U5367.in1"],
          ["bank_9.push_data_valid","and_all__U5367.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5370.in0"],
          ["eq_const_U5368.out","and_all__U5370.in1"],
          ["bank_10.push_data_valid","and_all__U5370.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5373.in0"],
          ["eq_const_U5371.out","and_all__U5373.in1"],
          ["bank_11.push_data_valid","and_all__U5373.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5376.in0"],
          ["eq_const_U5374.out","and_all__U5376.in1"],
          ["bank_12.push_data_valid","and_all__U5376.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5379.in0"],
          ["eq_const_U5377.out","and_all__U5379.in1"],
          ["bank_13.push_data_valid","and_all__U5379.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5382.in0"],
          ["eq_const_U5380.out","and_all__U5382.in1"],
          ["bank_14.push_data_valid","and_all__U5382.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5385.in0"],
          ["eq_const_U5383.out","and_all__U5385.in1"],
          ["bank_15.push_data_valid","and_all__U5385.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5388.in0"],
          ["eq_const_U5386.out","and_all__U5388.in1"],
          ["bank_16.push_data_valid","and_all__U5388.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5391.in0"],
          ["eq_const_U5389.out","and_all__U5391.in1"],
          ["bank_17.push_data_valid","and_all__U5391.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5394.in0"],
          ["eq_const_U5392.out","and_all__U5394.in1"],
          ["bank_18.push_data_valid","and_all__U5394.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5397.in0"],
          ["eq_const_U5395.out","and_all__U5397.in1"],
          ["bank_19.push_data_valid","and_all__U5397.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5400.in0"],
          ["eq_const_U5398.out","and_all__U5400.in1"],
          ["bank_20.push_data_valid","and_all__U5400.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5403.in0"],
          ["eq_const_U5401.out","and_all__U5403.in1"],
          ["bank_21.push_data_valid","and_all__U5403.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5406.in0"],
          ["eq_const_U5404.out","and_all__U5406.in1"],
          ["bank_22.push_data_valid","and_all__U5406.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5409.in0"],
          ["eq_const_U5407.out","and_all__U5409.in1"],
          ["bank_23.push_data_valid","and_all__U5409.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5412.in0"],
          ["eq_const_U5410.out","and_all__U5412.in1"],
          ["bank_24.push_data_valid","and_all__U5412.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5415.in0"],
          ["eq_const_U5413.out","and_all__U5415.in1"],
          ["bank_25.push_data_valid","and_all__U5415.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5418.in0"],
          ["eq_const_U5416.out","and_all__U5418.in1"],
          ["bank_26.push_data_valid","and_all__U5418.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5421.in0"],
          ["eq_const_U5419.out","and_all__U5421.in1"],
          ["bank_27.push_data_valid","and_all__U5421.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5424.in0"],
          ["eq_const_U5422.out","and_all__U5424.in1"],
          ["bank_28.push_data_valid","and_all__U5424.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5427.in0"],
          ["eq_const_U5425.out","and_all__U5427.in1"],
          ["bank_29.push_data_valid","and_all__U5427.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5430.in0"],
          ["eq_const_U5428.out","and_all__U5430.in1"],
          ["bank_30.push_data_valid","and_all__U5430.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5433.in0"],
          ["eq_const_U5431.out","and_all__U5433.in1"],
          ["bank_31.push_data_valid","and_all__U5433.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5436.in0"],
          ["eq_const_U5434.out","and_all__U5436.in1"],
          ["bank_32.push_data_valid","and_all__U5436.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5439.in0"],
          ["eq_const_U5437.out","and_all__U5439.in1"],
          ["bank_33.push_data_valid","and_all__U5439.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5442.in0"],
          ["eq_const_U5440.out","and_all__U5442.in1"],
          ["bank_34.push_data_valid","and_all__U5442.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5445.in0"],
          ["eq_const_U5443.out","and_all__U5445.in1"],
          ["bank_35.push_data_valid","and_all__U5445.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5448.in0"],
          ["eq_const_U5446.out","and_all__U5448.in1"],
          ["bank_36.push_data_valid","and_all__U5448.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5451.in0"],
          ["eq_const_U5449.out","and_all__U5451.in1"],
          ["bank_37.push_data_valid","and_all__U5451.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5454.in0"],
          ["eq_const_U5452.out","and_all__U5454.in1"],
          ["bank_38.push_data_valid","and_all__U5454.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5457.in0"],
          ["eq_const_U5455.out","and_all__U5457.in1"],
          ["bank_39.push_data_valid","and_all__U5457.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5460.in0"],
          ["eq_const_U5458.out","and_all__U5460.in1"],
          ["bank_40.push_data_valid","and_all__U5460.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5463.in0"],
          ["eq_const_U5461.out","and_all__U5463.in1"],
          ["bank_41.push_data_valid","and_all__U5463.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5466.in0"],
          ["eq_const_U5464.out","and_all__U5466.in1"],
          ["bank_42.push_data_valid","and_all__U5466.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5469.in0"],
          ["eq_const_U5467.out","and_all__U5469.in1"],
          ["bank_43.push_data_valid","and_all__U5469.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5472.in0"],
          ["eq_const_U5470.out","and_all__U5472.in1"],
          ["bank_44.push_data_valid","and_all__U5472.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5475.in0"],
          ["eq_const_U5473.out","and_all__U5475.in1"],
          ["bank_45.push_data_valid","and_all__U5475.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5478.in0"],
          ["eq_const_U5476.out","and_all__U5478.in1"],
          ["bank_46.push_data_valid","and_all__U5478.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5481.in0"],
          ["eq_const_U5479.out","and_all__U5481.in1"],
          ["bank_47.push_data_valid","and_all__U5481.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5484.in0"],
          ["eq_const_U5482.out","and_all__U5484.in1"],
          ["bank_48.push_data_valid","and_all__U5484.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5487.in0"],
          ["eq_const_U5485.out","and_all__U5487.in1"],
          ["bank_49.push_data_valid","and_all__U5487.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5490.in0"],
          ["eq_const_U5488.out","and_all__U5490.in1"],
          ["bank_50.push_data_valid","and_all__U5490.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5493.in0"],
          ["eq_const_U5491.out","and_all__U5493.in1"],
          ["bank_51.push_data_valid","and_all__U5493.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5496.in0"],
          ["eq_const_U5494.out","and_all__U5496.in1"],
          ["bank_52.push_data_valid","and_all__U5496.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5499.in0"],
          ["eq_const_U5497.out","and_all__U5499.in1"],
          ["bank_53.push_data_valid","and_all__U5499.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5502.in0"],
          ["eq_const_U5500.out","and_all__U5502.in1"],
          ["bank_54.push_data_valid","and_all__U5502.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5505.in0"],
          ["eq_const_U5503.out","and_all__U5505.in1"],
          ["bank_55.push_data_valid","and_all__U5505.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5508.in0"],
          ["eq_const_U5506.out","and_all__U5508.in1"],
          ["bank_56.push_data_valid","and_all__U5508.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5511.in0"],
          ["eq_const_U5509.out","and_all__U5511.in1"],
          ["bank_57.push_data_valid","and_all__U5511.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5514.in0"],
          ["eq_const_U5512.out","and_all__U5514.in1"],
          ["bank_58.push_data_valid","and_all__U5514.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5517.in0"],
          ["eq_const_U5515.out","and_all__U5517.in1"],
          ["bank_59.push_data_valid","and_all__U5517.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5520.in0"],
          ["eq_const_U5518.out","and_all__U5520.in1"],
          ["bank_60.push_data_valid","and_all__U5520.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5523.in0"],
          ["eq_const_U5521.out","and_all__U5523.in1"],
          ["bank_61.push_data_valid","and_all__U5523.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5526.in0"],
          ["eq_const_U5524.out","and_all__U5526.in1"],
          ["bank_62.push_data_valid","and_all__U5526.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U5529.in0"],
          ["eq_const_U5527.out","and_all__U5529.in1"],
          ["bank_63.push_data_valid","and_all__U5529.out"],
          ["bank_0.push_data_ready","and_all__U5530.in0"],
          ["bank_1.push_data_ready","and_all__U5530.in1"],
          ["and_all__U5531.in0","and_all__U5530.out"],
          ["bank_2.push_data_ready","and_all__U5531.in1"],
          ["and_all__U5532.in0","and_all__U5531.out"],
          ["bank_3.push_data_ready","and_all__U5532.in1"],
          ["and_all__U5533.in0","and_all__U5532.out"],
          ["bank_4.push_data_ready","and_all__U5533.in1"],
          ["and_all__U5534.in0","and_all__U5533.out"],
          ["bank_5.push_data_ready","and_all__U5534.in1"],
          ["and_all__U5535.in0","and_all__U5534.out"],
          ["bank_6.push_data_ready","and_all__U5535.in1"],
          ["and_all__U5536.in0","and_all__U5535.out"],
          ["bank_7.push_data_ready","and_all__U5536.in1"],
          ["and_all__U5537.in0","and_all__U5536.out"],
          ["bank_8.push_data_ready","and_all__U5537.in1"],
          ["and_all__U5538.in0","and_all__U5537.out"],
          ["bank_9.push_data_ready","and_all__U5538.in1"],
          ["and_all__U5539.in0","and_all__U5538.out"],
          ["bank_10.push_data_ready","and_all__U5539.in1"],
          ["and_all__U5540.in0","and_all__U5539.out"],
          ["bank_11.push_data_ready","and_all__U5540.in1"],
          ["and_all__U5541.in0","and_all__U5540.out"],
          ["bank_12.push_data_ready","and_all__U5541.in1"],
          ["and_all__U5542.in0","and_all__U5541.out"],
          ["bank_13.push_data_ready","and_all__U5542.in1"],
          ["and_all__U5543.in0","and_all__U5542.out"],
          ["bank_14.push_data_ready","and_all__U5543.in1"],
          ["and_all__U5544.in0","and_all__U5543.out"],
          ["bank_15.push_data_ready","and_all__U5544.in1"],
          ["and_all__U5545.in0","and_all__U5544.out"],
          ["bank_16.push_data_ready","and_all__U5545.in1"],
          ["and_all__U5546.in0","and_all__U5545.out"],
          ["bank_17.push_data_ready","and_all__U5546.in1"],
          ["and_all__U5547.in0","and_all__U5546.out"],
          ["bank_18.push_data_ready","and_all__U5547.in1"],
          ["and_all__U5548.in0","and_all__U5547.out"],
          ["bank_19.push_data_ready","and_all__U5548.in1"],
          ["and_all__U5549.in0","and_all__U5548.out"],
          ["bank_20.push_data_ready","and_all__U5549.in1"],
          ["and_all__U5550.in0","and_all__U5549.out"],
          ["bank_21.push_data_ready","and_all__U5550.in1"],
          ["and_all__U5551.in0","and_all__U5550.out"],
          ["bank_22.push_data_ready","and_all__U5551.in1"],
          ["and_all__U5552.in0","and_all__U5551.out"],
          ["bank_23.push_data_ready","and_all__U5552.in1"],
          ["and_all__U5553.in0","and_all__U5552.out"],
          ["bank_24.push_data_ready","and_all__U5553.in1"],
          ["and_all__U5554.in0","and_all__U5553.out"],
          ["bank_25.push_data_ready","and_all__U5554.in1"],
          ["and_all__U5555.in0","and_all__U5554.out"],
          ["bank_26.push_data_ready","and_all__U5555.in1"],
          ["and_all__U5556.in0","and_all__U5555.out"],
          ["bank_27.push_data_ready","and_all__U5556.in1"],
          ["and_all__U5557.in0","and_all__U5556.out"],
          ["bank_28.push_data_ready","and_all__U5557.in1"],
          ["and_all__U5558.in0","and_all__U5557.out"],
          ["bank_29.push_data_ready","and_all__U5558.in1"],
          ["and_all__U5559.in0","and_all__U5558.out"],
          ["bank_30.push_data_ready","and_all__U5559.in1"],
          ["and_all__U5560.in0","and_all__U5559.out"],
          ["bank_31.push_data_ready","and_all__U5560.in1"],
          ["and_all__U5561.in0","and_all__U5560.out"],
          ["bank_32.push_data_ready","and_all__U5561.in1"],
          ["and_all__U5562.in0","and_all__U5561.out"],
          ["bank_33.push_data_ready","and_all__U5562.in1"],
          ["and_all__U5563.in0","and_all__U5562.out"],
          ["bank_34.push_data_ready","and_all__U5563.in1"],
          ["and_all__U5564.in0","and_all__U5563.out"],
          ["bank_35.push_data_ready","and_all__U5564.in1"],
          ["and_all__U5565.in0","and_all__U5564.out"],
          ["bank_36.push_data_ready","and_all__U5565.in1"],
          ["and_all__U5566.in0","and_all__U5565.out"],
          ["bank_37.push_data_ready","and_all__U5566.in1"],
          ["and_all__U5567.in0","and_all__U5566.out"],
          ["bank_38.push_data_ready","and_all__U5567.in1"],
          ["and_all__U5568.in0","and_all__U5567.out"],
          ["bank_39.push_data_ready","and_all__U5568.in1"],
          ["and_all__U5569.in0","and_all__U5568.out"],
          ["bank_40.push_data_ready","and_all__U5569.in1"],
          ["and_all__U5570.in0","and_all__U5569.out"],
          ["bank_41.push_data_ready","and_all__U5570.in1"],
          ["and_all__U5571.in0","and_all__U5570.out"],
          ["bank_42.push_data_ready","and_all__U5571.in1"],
          ["and_all__U5572.in0","and_all__U5571.out"],
          ["bank_43.push_data_ready","and_all__U5572.in1"],
          ["and_all__U5573.in0","and_all__U5572.out"],
          ["bank_44.push_data_ready","and_all__U5573.in1"],
          ["and_all__U5574.in0","and_all__U5573.out"],
          ["bank_45.push_data_ready","and_all__U5574.in1"],
          ["and_all__U5575.in0","and_all__U5574.out"],
          ["bank_46.push_data_ready","and_all__U5575.in1"],
          ["and_all__U5576.in0","and_all__U5575.out"],
          ["bank_47.push_data_ready","and_all__U5576.in1"],
          ["and_all__U5577.in0","and_all__U5576.out"],
          ["bank_48.push_data_ready","and_all__U5577.in1"],
          ["and_all__U5578.in0","and_all__U5577.out"],
          ["bank_49.push_data_ready","and_all__U5578.in1"],
          ["and_all__U5579.in0","and_all__U5578.out"],
          ["bank_50.push_data_ready","and_all__U5579.in1"],
          ["and_all__U5580.in0","and_all__U5579.out"],
          ["bank_51.push_data_ready","and_all__U5580.in1"],
          ["and_all__U5581.in0","and_all__U5580.out"],
          ["bank_52.push_data_ready","and_all__U5581.in1"],
          ["and_all__U5582.in0","and_all__U5581.out"],
          ["bank_53.push_data_ready","and_all__U5582.in1"],
          ["and_all__U5583.in0","and_all__U5582.out"],
          ["bank_54.push_data_ready","and_all__U5583.in1"],
          ["and_all__U5584.in0","and_all__U5583.out"],
          ["bank_55.push_data_ready","and_all__U5584.in1"],
          ["and_all__U5585.in0","and_all__U5584.out"],
          ["bank_56.push_data_ready","and_all__U5585.in1"],
          ["and_all__U5586.in0","and_all__U5585.out"],
          ["bank_57.push_data_ready","and_all__U5586.in1"],
          ["and_all__U5587.in0","and_all__U5586.out"],
          ["bank_58.push_data_ready","and_all__U5587.in1"],
          ["and_all__U5588.in0","and_all__U5587.out"],
          ["bank_59.push_data_ready","and_all__U5588.in1"],
          ["and_all__U5589.in0","and_all__U5588.out"],
          ["bank_60.push_data_ready","and_all__U5589.in1"],
          ["and_all__U5590.in0","and_all__U5589.out"],
          ["bank_61.push_data_ready","and_all__U5590.in1"],
          ["and_all__U5591.in0","and_all__U5590.out"],
          ["bank_62.push_data_ready","and_all__U5591.in1"],
          ["and_all__U5592.in0","and_all__U5591.out"],
          ["bank_63.push_data_ready","and_all__U5592.in1"],
          ["and_all__U5593.in0","and_all__U5592.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","and_all__U5592.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","and_all__U5593.in1"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_ID_controller.enable","and_all__U5593.out"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.in","bank_0.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4936.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4936.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.update_idx_valid"],
          ["self.rst_n","bank_1.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.in","bank_1.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_out","bank_1.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_in","bank_1.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U5281.out","bank_1.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.read_idx_valid"],
          ["zero_cst.out","bank_1.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.update_data"],
          ["zero_cst.out","bank_1.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U5281.out","bank_1.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.update_idx_valid"],
          ["self.rst_n","bank_10.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.in","bank_10.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.ready_out","bank_10.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.valid_in","bank_10.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3855.out","bank_10.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_10.read_idx_valid"],
          ["zero_cst.out","bank_10.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.update_data"],
          ["zero_cst.out","bank_10.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3855.out","bank_10.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_10.update_idx_valid"],
          ["self.rst_n","bank_11.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.in","bank_11.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.ready_out","bank_11.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.valid_in","bank_11.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U4039.out","bank_11.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_11.read_idx_valid"],
          ["zero_cst.out","bank_11.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.update_data"],
          ["zero_cst.out","bank_11.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U4039.out","bank_11.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_11.update_idx_valid"],
          ["self.rst_n","bank_12.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.in","bank_12.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.ready_out","bank_12.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.valid_in","bank_12.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U4223.out","bank_12.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_12.read_idx_valid"],
          ["zero_cst.out","bank_12.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.update_data"],
          ["zero_cst.out","bank_12.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U4223.out","bank_12.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_12.update_idx_valid"],
          ["self.rst_n","bank_13.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.in","bank_13.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.ready_out","bank_13.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.valid_in","bank_13.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U4407.out","bank_13.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_13.read_idx_valid"],
          ["zero_cst.out","bank_13.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.update_data"],
          ["zero_cst.out","bank_13.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U4407.out","bank_13.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_13.update_idx_valid"],
          ["self.rst_n","bank_14.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.in","bank_14.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.ready_out","bank_14.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.valid_in","bank_14.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4591.out","bank_14.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_14.read_idx_valid"],
          ["zero_cst.out","bank_14.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.update_data"],
          ["zero_cst.out","bank_14.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4591.out","bank_14.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_14.update_idx_valid"],
          ["self.rst_n","bank_15.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.in","bank_15.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.ready_out","bank_15.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.valid_in","bank_15.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4775.out","bank_15.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_15.read_idx_valid"],
          ["zero_cst.out","bank_15.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.update_data"],
          ["zero_cst.out","bank_15.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4775.out","bank_15.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_15.update_idx_valid"],
          ["self.rst_n","bank_16.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.in","bank_16.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.ready_out","bank_16.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.valid_in","bank_16.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4982.out","bank_16.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_16.read_idx_valid"],
          ["zero_cst.out","bank_16.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.update_data"],
          ["zero_cst.out","bank_16.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4982.out","bank_16.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_16.update_idx_valid"],
          ["self.rst_n","bank_17.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.in","bank_17.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.ready_out","bank_17.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.valid_in","bank_17.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U5143.out","bank_17.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_17.read_idx_valid"],
          ["zero_cst.out","bank_17.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.update_data"],
          ["zero_cst.out","bank_17.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U5143.out","bank_17.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_17.update_idx_valid"],
          ["self.rst_n","bank_18.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.in","bank_18.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.ready_out","bank_18.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.valid_in","bank_18.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3878.out","bank_18.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_18.read_idx_valid"],
          ["zero_cst.out","bank_18.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.update_data"],
          ["zero_cst.out","bank_18.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3878.out","bank_18.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_18.update_idx_valid"],
          ["self.rst_n","bank_19.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.in","bank_19.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.ready_out","bank_19.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.valid_in","bank_19.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U4062.out","bank_19.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_19.read_idx_valid"],
          ["zero_cst.out","bank_19.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.update_data"],
          ["zero_cst.out","bank_19.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U4062.out","bank_19.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_19.update_idx_valid"],
          ["self.rst_n","bank_2.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.in","bank_2.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_out","bank_2.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_in","bank_2.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3832.out","bank_2.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.read_idx_valid"],
          ["zero_cst.out","bank_2.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.update_data"],
          ["zero_cst.out","bank_2.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3832.out","bank_2.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.update_idx_valid"],
          ["self.rst_n","bank_20.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.in","bank_20.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.ready_out","bank_20.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.valid_in","bank_20.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U4246.out","bank_20.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_20.read_idx_valid"],
          ["zero_cst.out","bank_20.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.update_data"],
          ["zero_cst.out","bank_20.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U4246.out","bank_20.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_20.update_idx_valid"],
          ["self.rst_n","bank_21.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.in","bank_21.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.ready_out","bank_21.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.valid_in","bank_21.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U4430.out","bank_21.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_21.read_idx_valid"],
          ["zero_cst.out","bank_21.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.update_data"],
          ["zero_cst.out","bank_21.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U4430.out","bank_21.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_21.update_idx_valid"],
          ["self.rst_n","bank_22.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.in","bank_22.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.ready_out","bank_22.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.valid_in","bank_22.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4614.out","bank_22.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_22.read_idx_valid"],
          ["zero_cst.out","bank_22.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.update_data"],
          ["zero_cst.out","bank_22.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4614.out","bank_22.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_22.update_idx_valid"],
          ["self.rst_n","bank_23.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.in","bank_23.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.ready_out","bank_23.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.valid_in","bank_23.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4798.out","bank_23.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_23.read_idx_valid"],
          ["zero_cst.out","bank_23.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.update_data"],
          ["zero_cst.out","bank_23.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4798.out","bank_23.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_23.update_idx_valid"],
          ["self.rst_n","bank_24.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_24.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.in","bank_24.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.ready_out","bank_24.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.valid_in","bank_24.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U5005.out","bank_24.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_24.read_idx_valid"],
          ["zero_cst.out","bank_24.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_24.update_data"],
          ["zero_cst.out","bank_24.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U5005.out","bank_24.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_24.update_idx_valid"],
          ["self.rst_n","bank_25.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_25.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.in","bank_25.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.ready_out","bank_25.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.valid_in","bank_25.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U5166.out","bank_25.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_25.read_idx_valid"],
          ["zero_cst.out","bank_25.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_25.update_data"],
          ["zero_cst.out","bank_25.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U5166.out","bank_25.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_25.update_idx_valid"],
          ["self.rst_n","bank_26.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_26.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.in","bank_26.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.ready_out","bank_26.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.valid_in","bank_26.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3901.out","bank_26.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_26.read_idx_valid"],
          ["zero_cst.out","bank_26.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_26.update_data"],
          ["zero_cst.out","bank_26.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3901.out","bank_26.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_26.update_idx_valid"],
          ["self.rst_n","bank_27.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_27.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.in","bank_27.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.ready_out","bank_27.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.valid_in","bank_27.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U4085.out","bank_27.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_27.read_idx_valid"],
          ["zero_cst.out","bank_27.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_27.update_data"],
          ["zero_cst.out","bank_27.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U4085.out","bank_27.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_27.update_idx_valid"],
          ["self.rst_n","bank_28.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_28.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.in","bank_28.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.ready_out","bank_28.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.valid_in","bank_28.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U4269.out","bank_28.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_28.read_idx_valid"],
          ["zero_cst.out","bank_28.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_28.update_data"],
          ["zero_cst.out","bank_28.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U4269.out","bank_28.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_28.update_idx_valid"],
          ["self.rst_n","bank_29.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_29.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.in","bank_29.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.ready_out","bank_29.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.valid_in","bank_29.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U4453.out","bank_29.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_29.read_idx_valid"],
          ["zero_cst.out","bank_29.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_29.update_data"],
          ["zero_cst.out","bank_29.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U4453.out","bank_29.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_29.update_idx_valid"],
          ["self.rst_n","bank_3.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.in","bank_3.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_out","bank_3.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_in","bank_3.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U4016.out","bank_3.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.read_idx_valid"],
          ["zero_cst.out","bank_3.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.update_data"],
          ["zero_cst.out","bank_3.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U4016.out","bank_3.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.update_idx_valid"],
          ["self.rst_n","bank_30.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_30.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.in","bank_30.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.ready_out","bank_30.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.valid_in","bank_30.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4637.out","bank_30.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_30.read_idx_valid"],
          ["zero_cst.out","bank_30.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_30.update_data"],
          ["zero_cst.out","bank_30.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4637.out","bank_30.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_30.update_idx_valid"],
          ["self.rst_n","bank_31.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_31.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.in","bank_31.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.ready_out","bank_31.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.valid_in","bank_31.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4821.out","bank_31.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_31.read_idx_valid"],
          ["zero_cst.out","bank_31.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_31.update_data"],
          ["zero_cst.out","bank_31.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4821.out","bank_31.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_31.update_idx_valid"],
          ["self.rst_n","bank_32.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_32.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.in","bank_32.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.ready_out","bank_32.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.valid_in","bank_32.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U5028.out","bank_32.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_32.read_idx_valid"],
          ["zero_cst.out","bank_32.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_32.update_data"],
          ["zero_cst.out","bank_32.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U5028.out","bank_32.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_32.update_idx_valid"],
          ["self.rst_n","bank_33.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_33.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.in","bank_33.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.ready_out","bank_33.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.valid_in","bank_33.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U5189.out","bank_33.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_33.read_idx_valid"],
          ["zero_cst.out","bank_33.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_33.update_data"],
          ["zero_cst.out","bank_33.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U5189.out","bank_33.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_33.update_idx_valid"],
          ["self.rst_n","bank_34.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_34.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.in","bank_34.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.ready_out","bank_34.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.valid_in","bank_34.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3924.out","bank_34.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_34.read_idx_valid"],
          ["zero_cst.out","bank_34.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_34.update_data"],
          ["zero_cst.out","bank_34.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3924.out","bank_34.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_34.update_idx_valid"],
          ["self.rst_n","bank_35.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_35.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.in","bank_35.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.ready_out","bank_35.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.valid_in","bank_35.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U4108.out","bank_35.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_35.read_idx_valid"],
          ["zero_cst.out","bank_35.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_35.update_data"],
          ["zero_cst.out","bank_35.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U4108.out","bank_35.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_35.update_idx_valid"],
          ["self.rst_n","bank_36.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_36.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.in","bank_36.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.ready_out","bank_36.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.valid_in","bank_36.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U4292.out","bank_36.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_36.read_idx_valid"],
          ["zero_cst.out","bank_36.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_36.update_data"],
          ["zero_cst.out","bank_36.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U4292.out","bank_36.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_36.update_idx_valid"],
          ["self.rst_n","bank_37.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_37.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.in","bank_37.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.ready_out","bank_37.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.valid_in","bank_37.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U4476.out","bank_37.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_37.read_idx_valid"],
          ["zero_cst.out","bank_37.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_37.update_data"],
          ["zero_cst.out","bank_37.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U4476.out","bank_37.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_37.update_idx_valid"],
          ["self.rst_n","bank_38.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_38.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.in","bank_38.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.ready_out","bank_38.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.valid_in","bank_38.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4660.out","bank_38.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_38.read_idx_valid"],
          ["zero_cst.out","bank_38.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_38.update_data"],
          ["zero_cst.out","bank_38.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4660.out","bank_38.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_38.update_idx_valid"],
          ["self.rst_n","bank_39.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_39.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.in","bank_39.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.ready_out","bank_39.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.valid_in","bank_39.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4844.out","bank_39.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_39.read_idx_valid"],
          ["zero_cst.out","bank_39.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_39.update_data"],
          ["zero_cst.out","bank_39.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4844.out","bank_39.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_39.update_idx_valid"],
          ["self.rst_n","bank_4.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.in","bank_4.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_out","bank_4.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_in","bank_4.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U4200.out","bank_4.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.read_idx_valid"],
          ["zero_cst.out","bank_4.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.update_data"],
          ["zero_cst.out","bank_4.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U4200.out","bank_4.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.update_idx_valid"],
          ["self.rst_n","bank_40.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_40.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.in","bank_40.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.ready_out","bank_40.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.valid_in","bank_40.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U5051.out","bank_40.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_40.read_idx_valid"],
          ["zero_cst.out","bank_40.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_40.update_data"],
          ["zero_cst.out","bank_40.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U5051.out","bank_40.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_40.update_idx_valid"],
          ["self.rst_n","bank_41.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_41.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.in","bank_41.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.ready_out","bank_41.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.valid_in","bank_41.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U5212.out","bank_41.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_41.read_idx_valid"],
          ["zero_cst.out","bank_41.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_41.update_data"],
          ["zero_cst.out","bank_41.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U5212.out","bank_41.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_41.update_idx_valid"],
          ["self.rst_n","bank_42.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_42.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.in","bank_42.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.ready_out","bank_42.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.valid_in","bank_42.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3947.out","bank_42.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_42.read_idx_valid"],
          ["zero_cst.out","bank_42.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_42.update_data"],
          ["zero_cst.out","bank_42.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3947.out","bank_42.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_42.update_idx_valid"],
          ["self.rst_n","bank_43.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_43.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.in","bank_43.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.ready_out","bank_43.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.valid_in","bank_43.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U4131.out","bank_43.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_43.read_idx_valid"],
          ["zero_cst.out","bank_43.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_43.update_data"],
          ["zero_cst.out","bank_43.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U4131.out","bank_43.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_43.update_idx_valid"],
          ["self.rst_n","bank_44.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_44.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.in","bank_44.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.ready_out","bank_44.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.valid_in","bank_44.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U4315.out","bank_44.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_44.read_idx_valid"],
          ["zero_cst.out","bank_44.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_44.update_data"],
          ["zero_cst.out","bank_44.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U4315.out","bank_44.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_44.update_idx_valid"],
          ["self.rst_n","bank_45.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_45.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.in","bank_45.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.ready_out","bank_45.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.valid_in","bank_45.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4499.out","bank_45.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_45.read_idx_valid"],
          ["zero_cst.out","bank_45.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_45.update_data"],
          ["zero_cst.out","bank_45.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4499.out","bank_45.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_45.update_idx_valid"],
          ["self.rst_n","bank_46.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_46.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.in","bank_46.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.ready_out","bank_46.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.valid_in","bank_46.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4683.out","bank_46.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_46.read_idx_valid"],
          ["zero_cst.out","bank_46.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_46.update_data"],
          ["zero_cst.out","bank_46.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4683.out","bank_46.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_46.update_idx_valid"],
          ["self.rst_n","bank_47.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_47.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.in","bank_47.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.ready_out","bank_47.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.valid_in","bank_47.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4867.out","bank_47.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_47.read_idx_valid"],
          ["zero_cst.out","bank_47.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_47.update_data"],
          ["zero_cst.out","bank_47.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4867.out","bank_47.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_47.update_idx_valid"],
          ["self.rst_n","bank_48.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_48.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.in","bank_48.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.ready_out","bank_48.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.valid_in","bank_48.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U5097.out","bank_48.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_48.read_idx_valid"],
          ["zero_cst.out","bank_48.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_48.update_data"],
          ["zero_cst.out","bank_48.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U5097.out","bank_48.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_48.update_idx_valid"],
          ["self.rst_n","bank_49.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_49.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.in","bank_49.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.ready_out","bank_49.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.valid_in","bank_49.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U5258.out","bank_49.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_49.read_idx_valid"],
          ["zero_cst.out","bank_49.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_49.update_data"],
          ["zero_cst.out","bank_49.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U5258.out","bank_49.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_49.update_idx_valid"],
          ["self.rst_n","bank_5.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.in","bank_5.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_out","bank_5.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_in","bank_5.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U4384.out","bank_5.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.read_idx_valid"],
          ["zero_cst.out","bank_5.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.update_data"],
          ["zero_cst.out","bank_5.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U4384.out","bank_5.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.update_idx_valid"],
          ["self.rst_n","bank_50.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_50.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.in","bank_50.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.ready_out","bank_50.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.valid_in","bank_50.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3993.out","bank_50.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_50.read_idx_valid"],
          ["zero_cst.out","bank_50.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_50.update_data"],
          ["zero_cst.out","bank_50.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3993.out","bank_50.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_50.update_idx_valid"],
          ["self.rst_n","bank_51.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_51.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.in","bank_51.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.ready_out","bank_51.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.valid_in","bank_51.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U4177.out","bank_51.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_51.read_idx_valid"],
          ["zero_cst.out","bank_51.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_51.update_data"],
          ["zero_cst.out","bank_51.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U4177.out","bank_51.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_51.update_idx_valid"],
          ["self.rst_n","bank_52.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_52.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.in","bank_52.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.ready_out","bank_52.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.valid_in","bank_52.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U4361.out","bank_52.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_52.read_idx_valid"],
          ["zero_cst.out","bank_52.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_52.update_data"],
          ["zero_cst.out","bank_52.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U4361.out","bank_52.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_52.update_idx_valid"],
          ["self.rst_n","bank_53.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_53.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.in","bank_53.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.ready_out","bank_53.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.valid_in","bank_53.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4545.out","bank_53.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_53.read_idx_valid"],
          ["zero_cst.out","bank_53.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_53.update_data"],
          ["zero_cst.out","bank_53.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4545.out","bank_53.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_53.update_idx_valid"],
          ["self.rst_n","bank_54.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_54.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.in","bank_54.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.ready_out","bank_54.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.valid_in","bank_54.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4729.out","bank_54.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_54.read_idx_valid"],
          ["zero_cst.out","bank_54.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_54.update_data"],
          ["zero_cst.out","bank_54.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4729.out","bank_54.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_54.update_idx_valid"],
          ["self.rst_n","bank_55.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_55.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.in","bank_55.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.ready_out","bank_55.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.valid_in","bank_55.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4913.out","bank_55.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_55.read_idx_valid"],
          ["zero_cst.out","bank_55.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_55.update_data"],
          ["zero_cst.out","bank_55.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4913.out","bank_55.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_55.update_idx_valid"],
          ["self.rst_n","bank_56.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_56.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.in","bank_56.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.ready_out","bank_56.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.valid_in","bank_56.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U5074.out","bank_56.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_56.read_idx_valid"],
          ["zero_cst.out","bank_56.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_56.update_data"],
          ["zero_cst.out","bank_56.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U5074.out","bank_56.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_56.update_idx_valid"],
          ["self.rst_n","bank_57.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_57.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.in","bank_57.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.ready_out","bank_57.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.valid_in","bank_57.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U5235.out","bank_57.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_57.read_idx_valid"],
          ["zero_cst.out","bank_57.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_57.update_data"],
          ["zero_cst.out","bank_57.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U5235.out","bank_57.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_57.update_idx_valid"],
          ["self.rst_n","bank_58.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_58.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.in","bank_58.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.ready_out","bank_58.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.valid_in","bank_58.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3970.out","bank_58.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_58.read_idx_valid"],
          ["zero_cst.out","bank_58.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_58.update_data"],
          ["zero_cst.out","bank_58.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3970.out","bank_58.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_58.update_idx_valid"],
          ["self.rst_n","bank_59.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_59.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.in","bank_59.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.ready_out","bank_59.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.valid_in","bank_59.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U4154.out","bank_59.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_59.read_idx_valid"],
          ["zero_cst.out","bank_59.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_59.update_data"],
          ["zero_cst.out","bank_59.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U4154.out","bank_59.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_59.update_idx_valid"],
          ["self.rst_n","bank_6.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.in","bank_6.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_out","bank_6.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_in","bank_6.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4568.out","bank_6.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.read_idx_valid"],
          ["zero_cst.out","bank_6.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.update_data"],
          ["zero_cst.out","bank_6.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4568.out","bank_6.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.update_idx_valid"],
          ["self.rst_n","bank_60.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_60.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.in","bank_60.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.ready_out","bank_60.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.valid_in","bank_60.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U4338.out","bank_60.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_60.read_idx_valid"],
          ["zero_cst.out","bank_60.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_60.update_data"],
          ["zero_cst.out","bank_60.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U4338.out","bank_60.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_60.update_idx_valid"],
          ["self.rst_n","bank_61.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_61.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.in","bank_61.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.ready_out","bank_61.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.valid_in","bank_61.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4522.out","bank_61.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_61.read_idx_valid"],
          ["zero_cst.out","bank_61.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_61.update_data"],
          ["zero_cst.out","bank_61.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4522.out","bank_61.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_61.update_idx_valid"],
          ["self.rst_n","bank_62.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_62.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.in","bank_62.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.ready_out","bank_62.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.valid_in","bank_62.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4706.out","bank_62.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_62.read_idx_valid"],
          ["zero_cst.out","bank_62.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_62.update_data"],
          ["zero_cst.out","bank_62.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4706.out","bank_62.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_62.update_idx_valid"],
          ["self.rst_n","bank_63.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_63.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.in","bank_63.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.ready_out","bank_63.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.valid_in","bank_63.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4890.out","bank_63.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_63.read_idx_valid"],
          ["zero_cst.out","bank_63.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_63.update_data"],
          ["zero_cst.out","bank_63.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4890.out","bank_63.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_63.update_idx_valid"],
          ["self.rst_n","bank_7.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.in","bank_7.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_out","bank_7.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_in","bank_7.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4752.out","bank_7.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.read_idx_valid"],
          ["zero_cst.out","bank_7.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.update_data"],
          ["zero_cst.out","bank_7.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4752.out","bank_7.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.update_idx_valid"],
          ["self.rst_n","bank_8.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.in","bank_8.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.ready_out","bank_8.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.valid_in","bank_8.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4959.out","bank_8.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_8.read_idx_valid"],
          ["zero_cst.out","bank_8.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.update_data"],
          ["zero_cst.out","bank_8.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4959.out","bank_8.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_8.update_idx_valid"],
          ["self.rst_n","bank_9.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.in","bank_9.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.ready_out","bank_9.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.valid_in","bank_9.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U5120.out","bank_9.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_9.read_idx_valid"],
          ["zero_cst.out","bank_9.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.update_data"],
          ["zero_cst.out","bank_9.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U5120.out","bank_9.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_9.update_idx_valid"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_ID_controller.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.d"],
          ["eq_const_U5338.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5341.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5344.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5347.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5350.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5353.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5356.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5359.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5362.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5365.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5368.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5371.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5374.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5377.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5380.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5383.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5386.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5389.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5392.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5395.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5398.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5401.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5404.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5407.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5410.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5413.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5416.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5419.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5422.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5425.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5428.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5431.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5434.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5437.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5440.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5443.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5446.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5449.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5452.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5455.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5458.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5461.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5464.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5467.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5470.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5473.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5476.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5479.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5482.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5485.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5488.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5491.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5494.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5497.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5500.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5503.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5506.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5509.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5512.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5515.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5518.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5521.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5524.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["eq_const_U5527.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3809.out"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_ready_net.out","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_valid_net.in","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_ready_net.out","hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_valid_net.in","hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_ready_net.out","hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_valid_net.in","hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_ready_net.out","hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_valid_net.in","hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_ready_net.out","hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_valid_net.in","hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_ready_net.out","hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_valid_net.in","hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_ready_net.out","hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_valid_net.in","hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_ready_net.out","hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_valid_net.in","hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_ready_net.out","hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_valid_net.in","hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_ready_net.out","hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_valid_net.in","hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_ready_net.out","hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_valid_net.in","hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_ready_net.out","hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_valid_net.in","hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_ready_net.out","hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_valid_net.in","hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_ready_net.out","hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_valid_net.in","hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_ready_net.out","hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_valid_net.in","hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_ready_net.out","hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_valid_net.in","hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_ready_net.out","hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_valid_net.in","hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_ready_net.out","hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_valid_net.in","hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_ready_net.out","hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_valid_net.in","hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_ready_net.out","hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_valid_net.in","hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_ready_net.out","hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_valid_net.in","hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_ready_net.out","hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_valid_net.in","hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_ready_net.out","hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_valid_net.in","hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_ready_net.out","hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_valid_net.in","hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_ready_net.out","hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_valid_net.in","hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_ready_net.out","hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_valid_net.in","hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_ready_net.out","hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_valid_net.in","hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_ready_net.out","hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_valid_net.in","hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_ready_net.out","hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_valid_net.in","hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_ready_net.out","hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_valid_net.in","hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_ready_net.out","hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_valid_net.in","hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_ready_net.out","hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_valid_net.in","hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_ready_net.out","hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_valid_net.in","hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_ready_net.out","hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_valid_net.in","hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_ready_net.out","hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_valid_net.in","hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_ready_net.out","hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_valid_net.in","hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_ready_net.out","hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_valid_net.in","hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_ready_net.out","hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_valid_net.in","hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_ready_net.out","hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_valid_net.in","hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_ready_net.out","hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_valid_net.in","hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_ready_net.out","hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_valid_net.in","hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_ready_net.out","hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_valid_net.in","hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_ready_net.out","hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_valid_net.in","hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_ready_net.out","hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_valid_net.in","hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_ready_net.out","hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_valid_net.in","hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_ready_net.out","hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_valid_net.in","hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_ready_net.out","hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_valid_net.in","hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_ready_net.out","hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_valid_net.in","hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_ready_net.out","hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_valid_net.in","hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_ready_net.out","hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_valid_net.in","hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_ready_net.out","hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_valid_net.in","hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_ready_net.out","hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_valid_net.in","hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_ready_net.out","hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_valid_net.in","hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_ready_net.out","hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_valid_net.in","hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_ready_net.out","hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_valid_net.in","hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_ready_net.out","hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_valid_net.in","hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_ready_net.out","hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_valid_net.in","hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_ready_net.out","hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_valid_net.in","hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_ready_net.out","hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_valid_net.in","hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_ready_net.out","hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_valid_net.in","hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_ready_net.out","hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_valid_net.in","hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_ready_net.out","hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_valid_net.in","hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_ready_net.out","hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_valid_net.in","hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_ready_net.out","hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_valid_net.in","hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3832.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3855.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3878.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3901.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3924.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3947.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3970.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3993.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U4016.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U4039.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U4062.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U4085.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U4108.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U4131.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U4154.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U4177.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U4200.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U4223.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U4246.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U4269.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U4292.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U4315.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U4338.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U4361.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U4384.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U4407.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U4430.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U4453.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U4476.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4499.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4522.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4545.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4568.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4591.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4614.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4637.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4660.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4683.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4706.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4729.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4752.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4775.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4798.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4821.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4844.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4867.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4890.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4913.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4936.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4959.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4982.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U5005.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U5028.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U5051.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U5074.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U5097.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U5120.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U5143.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U5166.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U5189.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U5212.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U5235.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U5258.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U5281.d"],
          ["self.op_hcompute_conv_stencil_10_read_data_ready","op_hcompute_conv_stencil_10_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_10_read_data_valid","op_hcompute_conv_stencil_10_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_ready","op_hcompute_conv_stencil_11_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_valid","op_hcompute_conv_stencil_11_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_ready","op_hcompute_conv_stencil_12_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_valid","op_hcompute_conv_stencil_12_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_ready","op_hcompute_conv_stencil_13_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_valid","op_hcompute_conv_stencil_13_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_ready","op_hcompute_conv_stencil_14_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_valid","op_hcompute_conv_stencil_14_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_ready","op_hcompute_conv_stencil_15_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_valid","op_hcompute_conv_stencil_15_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_ready","op_hcompute_conv_stencil_8_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_valid","op_hcompute_conv_stencil_8_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_ready","op_hcompute_conv_stencil_9_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_valid","op_hcompute_conv_stencil_9_read_flow_ctrl.valid_out_0"]
        ]
      },
      "iterdom_controller__U3774":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["enable","BitIn"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U3775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U3777":{
            "modref":"corebit.and"
          },
          "d_0_am__U3778":{
            "modref":"corebit.and"
          },
          "d_0_am__U3779":{
            "modref":"corebit.and"
          },
          "d_0_am__U3780":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U3781":{
            "modref":"corebit.and"
          },
          "d_1_am__U3782":{
            "modref":"corebit.and"
          },
          "d_1_am__U3783":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U3784":{
            "modref":"corebit.and"
          },
          "d_2_am__U3785":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U3786":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3775.out"],
          ["d_1_inc.in1","_U3775.out"],
          ["d_2_inc.in1","_U3775.out"],
          ["d_3_inc.in1","_U3775.out"],
          ["d_4_inc.in1","_U3775.out"],
          ["self.enable","d_0_am__U3777.in0"],
          ["d_1_at_max.out","d_0_am__U3777.in1"],
          ["d_0_am__U3778.in0","d_0_am__U3777.out"],
          ["d_2_at_max.out","d_0_am__U3778.in1"],
          ["d_0_am__U3779.in0","d_0_am__U3778.out"],
          ["d_3_at_max.out","d_0_am__U3779.in1"],
          ["d_0_am__U3780.in0","d_0_am__U3779.out"],
          ["d_4_at_max.out","d_0_am__U3780.in1"],
          ["d_0_next_value.sel","d_0_am__U3780.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_reg.en"],
          ["self.d.0","d_0_reg.out"],
          ["self.enable","d_1_am__U3781.in0"],
          ["d_2_at_max.out","d_1_am__U3781.in1"],
          ["d_1_am__U3782.in0","d_1_am__U3781.out"],
          ["d_3_at_max.out","d_1_am__U3782.in1"],
          ["d_1_am__U3783.in0","d_1_am__U3782.out"],
          ["d_4_at_max.out","d_1_am__U3783.in1"],
          ["d_1_next_value.sel","d_1_am__U3783.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_reg.en"],
          ["self.d.1","d_1_reg.out"],
          ["self.enable","d_2_am__U3784.in0"],
          ["d_3_at_max.out","d_2_am__U3784.in1"],
          ["d_2_am__U3785.in0","d_2_am__U3784.out"],
          ["d_4_at_max.out","d_2_am__U3785.in1"],
          ["d_2_next_value.sel","d_2_am__U3785.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_reg.en"],
          ["self.d.2","d_2_reg.out"],
          ["self.enable","d_3_am__U3786.in0"],
          ["d_4_at_max.out","d_3_am__U3786.in1"],
          ["d_3_next_value.sel","d_3_am__U3786.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_reg.en"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.enable","d_4_next_value.sel"],
          ["true.out","d_4_reg.en"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U776":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_pt__U775":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_ready_pt__U772":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_control_vars_pt__U774":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_pt__U773":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_control_vars_pt__U778":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_pt__U777":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U820":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_pt__U819":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_ready_pt__U816":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_control_vars_pt__U818":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_pt__U817":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_control_vars_pt__U822":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_pt__U821":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U864":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_pt__U863":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_ready_pt__U860":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_control_vars_pt__U862":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_pt__U861":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_control_vars_pt__U866":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_pt__U865":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U908":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_pt__U907":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_ready_pt__U904":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_control_vars_pt__U906":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_pt__U905":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_control_vars_pt__U910":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_pt__U909":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U952":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_pt__U951":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_ready_pt__U948":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_control_vars_pt__U950":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_pt__U949":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_control_vars_pt__U954":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_pt__U953":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U996":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_pt__U995":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_ready_pt__U992":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_control_vars_pt__U994":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_pt__U993":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_control_vars_pt__U998":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_pt__U997":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U470":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U469":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_ready_pt__U466":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U468":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U467":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U472":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U471":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U499":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U498":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_ready_pt__U495":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U497":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U496":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U501":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U500":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U528":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U527":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_ready_pt__U524":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U526":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U525":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U530":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U529":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U557":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U556":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_ready_pt__U553":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U555":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U554":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U559":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U558":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U586":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U585":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_ready_pt__U582":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U584":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U583":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U588":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U587":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U615":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_pt__U614":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_ready_pt__U611":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_control_vars_pt__U613":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_pt__U612":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_control_vars_pt__U617":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_pt__U616":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U644":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_pt__U643":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_ready_pt__U640":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_control_vars_pt__U642":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_pt__U641":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_control_vars_pt__U646":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_pt__U645":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U688":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_pt__U687":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_ready_pt__U684":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_control_vars_pt__U686":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_pt__U685":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_control_vars_pt__U690":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_pt__U689":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U732":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_pt__U731":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_ready_pt__U728":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_control_vars_pt__U730":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_pt__U729":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_control_vars_pt__U734":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_pt__U733":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U441":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U440":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_ready_pt__U437":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U439":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U438":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U443":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U442":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U194":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U193":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_ready_pt__U190":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U192":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U191":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U196":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U195":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U223":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U222":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_ready_pt__U219":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U221":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U220":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U225":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U224":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U252":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U251":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_ready_pt__U248":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U250":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U249":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U254":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U253":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U281":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U280":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_ready_pt__U277":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U279":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U278":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U283":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U282":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U310":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U309":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_ready_pt__U306":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U308":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U307":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U312":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U311":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U339":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U338":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_ready_pt__U335":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U337":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U336":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U341":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U340":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U368":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U367":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_ready_pt__U364":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U366":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U365":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U370":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U369":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U165":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U164":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U161":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U163":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U162":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U167":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U166":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U412":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U411":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U408":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U410":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U409":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U414":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U413":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U1054":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U1053":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_ready_pt__U1050":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U1052":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U1051":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U1056":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U1055":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U1083":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U1082":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_ready_pt__U1079":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U1081":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U1080":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U1085":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U1084":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1112":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U1111":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_ready_pt__U1108":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1110":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U1109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1114":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U1113":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1141":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_pt__U1140":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_ready_pt__U1137":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1139":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_pt__U1138":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1143":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_pt__U1142":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1170":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_pt__U1169":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_ready_pt__U1166":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1168":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_pt__U1167":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1172":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_pt__U1171":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1199":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_pt__U1198":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_ready_pt__U1195":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1197":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_pt__U1196":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1201":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_pt__U1200":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1228":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_pt__U1227":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_ready_pt__U1224":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1226":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_pt__U1225":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1230":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_pt__U1229":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U1025":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U1024":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U1021":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U1023":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1022":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U1027":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U1026":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5594":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5594.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5595":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5595.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_10":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5606":{
            "modref":"corebit.and"
          },
          "and_all__U5607":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5606.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5606.in1"],
          ["and_all__U5607.in0","and_all__U5606.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5607.in1"],
          ["self.ready_out","and_all__U5607.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_11":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5608":{
            "modref":"corebit.and"
          },
          "and_all__U5609":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5608.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5608.in1"],
          ["and_all__U5609.in0","and_all__U5608.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5609.in1"],
          ["self.ready_out","and_all__U5609.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_12":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5610":{
            "modref":"corebit.and"
          },
          "and_all__U5611":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5610.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5610.in1"],
          ["and_all__U5611.in0","and_all__U5610.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5611.in1"],
          ["self.ready_out","and_all__U5611.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_13":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5612":{
            "modref":"corebit.and"
          },
          "and_all__U5613":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5612.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5612.in1"],
          ["and_all__U5613.in0","and_all__U5612.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5613.in1"],
          ["self.ready_out","and_all__U5613.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_14":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5614":{
            "modref":"corebit.and"
          },
          "and_all__U5615":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5614.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5614.in1"],
          ["and_all__U5615.in0","and_all__U5614.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5615.in1"],
          ["self.ready_out","and_all__U5615.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_15":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5616":{
            "modref":"corebit.and"
          },
          "and_all__U5617":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5616.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5616.in1"],
          ["and_all__U5617.in0","and_all__U5616.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5617.in1"],
          ["self.ready_out","and_all__U5617.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5596":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5596.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5597":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5597.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5598":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5598.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5599":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5599.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5600":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5600.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5601":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U5601.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_8":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5602":{
            "modref":"corebit.and"
          },
          "and_all__U5603":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5602.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5602.in1"],
          ["and_all__U5603.in0","and_all__U5602.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5603.in1"],
          ["self.ready_out","and_all__U5603.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_9":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U5604":{
            "modref":"corebit.and"
          },
          "and_all__U5605":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U5604.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U5604.in1"],
          ["and_all__U5605.in0","and_all__U5604.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U5605.in1"],
          ["self.ready_out","and_all__U5605.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_0","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_0"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_1","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_1"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_2","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_2"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_3","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_3"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_4","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_4"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_5","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_5"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_6","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_6"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_7","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_7"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_kernel_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "resnet88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en_ready","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","BitIn"]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_10":{
            "modref":"global.cu_op_hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_pt__U775"
          },
          "op_hcompute_conv_stencil_10_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U776"
          },
          "op_hcompute_conv_stencil_10_port_controller":{
            "modref":"global.affine_controller__U735"
          },
          "op_hcompute_conv_stencil_10_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_10_read_ready_pt__U772"
          },
          "op_hcompute_conv_stencil_10_read_start":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_pt__U773"
          },
          "op_hcompute_conv_stencil_10_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_control_vars_pt__U774"
          },
          "op_hcompute_conv_stencil_10_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_write_start":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_pt__U777"
          },
          "op_hcompute_conv_stencil_10_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_control_vars_pt__U778"
          },
          "op_hcompute_conv_stencil_11":{
            "modref":"global.cu_op_hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_pt__U819"
          },
          "op_hcompute_conv_stencil_11_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U820"
          },
          "op_hcompute_conv_stencil_11_port_controller":{
            "modref":"global.affine_controller__U779"
          },
          "op_hcompute_conv_stencil_11_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_11_read_ready_pt__U816"
          },
          "op_hcompute_conv_stencil_11_read_start":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_pt__U817"
          },
          "op_hcompute_conv_stencil_11_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_control_vars_pt__U818"
          },
          "op_hcompute_conv_stencil_11_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_write_start":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_pt__U821"
          },
          "op_hcompute_conv_stencil_11_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_control_vars_pt__U822"
          },
          "op_hcompute_conv_stencil_12":{
            "modref":"global.cu_op_hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_pt__U863"
          },
          "op_hcompute_conv_stencil_12_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U864"
          },
          "op_hcompute_conv_stencil_12_port_controller":{
            "modref":"global.affine_controller__U823"
          },
          "op_hcompute_conv_stencil_12_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_12_read_ready_pt__U860"
          },
          "op_hcompute_conv_stencil_12_read_start":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_pt__U861"
          },
          "op_hcompute_conv_stencil_12_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_control_vars_pt__U862"
          },
          "op_hcompute_conv_stencil_12_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_write_start":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_pt__U865"
          },
          "op_hcompute_conv_stencil_12_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_control_vars_pt__U866"
          },
          "op_hcompute_conv_stencil_13":{
            "modref":"global.cu_op_hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_pt__U907"
          },
          "op_hcompute_conv_stencil_13_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U908"
          },
          "op_hcompute_conv_stencil_13_port_controller":{
            "modref":"global.affine_controller__U867"
          },
          "op_hcompute_conv_stencil_13_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_13_read_ready_pt__U904"
          },
          "op_hcompute_conv_stencil_13_read_start":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_pt__U905"
          },
          "op_hcompute_conv_stencil_13_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_control_vars_pt__U906"
          },
          "op_hcompute_conv_stencil_13_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_write_start":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_pt__U909"
          },
          "op_hcompute_conv_stencil_13_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_control_vars_pt__U910"
          },
          "op_hcompute_conv_stencil_14":{
            "modref":"global.cu_op_hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_pt__U951"
          },
          "op_hcompute_conv_stencil_14_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U952"
          },
          "op_hcompute_conv_stencil_14_port_controller":{
            "modref":"global.affine_controller__U911"
          },
          "op_hcompute_conv_stencil_14_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_14_read_ready_pt__U948"
          },
          "op_hcompute_conv_stencil_14_read_start":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_pt__U949"
          },
          "op_hcompute_conv_stencil_14_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_control_vars_pt__U950"
          },
          "op_hcompute_conv_stencil_14_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_write_start":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_pt__U953"
          },
          "op_hcompute_conv_stencil_14_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_control_vars_pt__U954"
          },
          "op_hcompute_conv_stencil_15":{
            "modref":"global.cu_op_hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_pt__U995"
          },
          "op_hcompute_conv_stencil_15_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U996"
          },
          "op_hcompute_conv_stencil_15_port_controller":{
            "modref":"global.affine_controller__U955"
          },
          "op_hcompute_conv_stencil_15_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_15_read_ready_pt__U992"
          },
          "op_hcompute_conv_stencil_15_read_start":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_pt__U993"
          },
          "op_hcompute_conv_stencil_15_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_control_vars_pt__U994"
          },
          "op_hcompute_conv_stencil_15_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_write_start":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_pt__U997"
          },
          "op_hcompute_conv_stencil_15_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_control_vars_pt__U998"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U469"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U470"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U444"
          },
          "op_hcompute_conv_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_1_read_ready_pt__U466"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U467"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U468"
          },
          "op_hcompute_conv_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U471"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U472"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U498"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U499"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U473"
          },
          "op_hcompute_conv_stencil_2_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_2_read_ready_pt__U495"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U496"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U497"
          },
          "op_hcompute_conv_stencil_2_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U500"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U501"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U527"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U528"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U502"
          },
          "op_hcompute_conv_stencil_3_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_3_read_ready_pt__U524"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U525"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U526"
          },
          "op_hcompute_conv_stencil_3_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U529"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U530"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U556"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U557"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U531"
          },
          "op_hcompute_conv_stencil_4_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_4_read_ready_pt__U553"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U554"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U555"
          },
          "op_hcompute_conv_stencil_4_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U558"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U559"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U585"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U586"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U560"
          },
          "op_hcompute_conv_stencil_5_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_5_read_ready_pt__U582"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U583"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U584"
          },
          "op_hcompute_conv_stencil_5_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U587"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U588"
          },
          "op_hcompute_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_pt__U614"
          },
          "op_hcompute_conv_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U615"
          },
          "op_hcompute_conv_stencil_6_port_controller":{
            "modref":"global.affine_controller__U589"
          },
          "op_hcompute_conv_stencil_6_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_6_read_ready_pt__U611"
          },
          "op_hcompute_conv_stencil_6_read_start":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_pt__U612"
          },
          "op_hcompute_conv_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_control_vars_pt__U613"
          },
          "op_hcompute_conv_stencil_6_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_write_start":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_pt__U616"
          },
          "op_hcompute_conv_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_control_vars_pt__U617"
          },
          "op_hcompute_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_pt__U643"
          },
          "op_hcompute_conv_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U644"
          },
          "op_hcompute_conv_stencil_7_port_controller":{
            "modref":"global.affine_controller__U618"
          },
          "op_hcompute_conv_stencil_7_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_7_read_ready_pt__U640"
          },
          "op_hcompute_conv_stencil_7_read_start":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_pt__U641"
          },
          "op_hcompute_conv_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_control_vars_pt__U642"
          },
          "op_hcompute_conv_stencil_7_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_write_start":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_pt__U645"
          },
          "op_hcompute_conv_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_control_vars_pt__U646"
          },
          "op_hcompute_conv_stencil_8":{
            "modref":"global.cu_op_hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_pt__U687"
          },
          "op_hcompute_conv_stencil_8_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U688"
          },
          "op_hcompute_conv_stencil_8_port_controller":{
            "modref":"global.affine_controller__U647"
          },
          "op_hcompute_conv_stencil_8_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_8_read_ready_pt__U684"
          },
          "op_hcompute_conv_stencil_8_read_start":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_pt__U685"
          },
          "op_hcompute_conv_stencil_8_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_control_vars_pt__U686"
          },
          "op_hcompute_conv_stencil_8_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_write_start":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_pt__U689"
          },
          "op_hcompute_conv_stencil_8_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_control_vars_pt__U690"
          },
          "op_hcompute_conv_stencil_9":{
            "modref":"global.cu_op_hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_pt__U731"
          },
          "op_hcompute_conv_stencil_9_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U732"
          },
          "op_hcompute_conv_stencil_9_port_controller":{
            "modref":"global.affine_controller__U691"
          },
          "op_hcompute_conv_stencil_9_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_9_read_ready_pt__U728"
          },
          "op_hcompute_conv_stencil_9_read_start":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_pt__U729"
          },
          "op_hcompute_conv_stencil_9_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_control_vars_pt__U730"
          },
          "op_hcompute_conv_stencil_9_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_write_start":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_pt__U733"
          },
          "op_hcompute_conv_stencil_9_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_control_vars_pt__U734"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U440"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U441"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U415"
          },
          "op_hcompute_conv_stencil_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_read_ready_pt__U437"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U438"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U439"
          },
          "op_hcompute_conv_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U442"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U443"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U193"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U194"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "modref":"global.affine_controller__U168"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_ready_pt__U190"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U191"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U192"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U195"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U196"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U222"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U223"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "modref":"global.affine_controller__U197"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_ready_pt__U219"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U220"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U221"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U224"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U225"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U251"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U252"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "modref":"global.affine_controller__U226"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_ready_pt__U248"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U249"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U250"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U253"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U254"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U280"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U281"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_port_controller":{
            "modref":"global.affine_controller__U255"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_ready_pt__U277"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U278"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U279"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U282"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U283"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U309"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U310"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_port_controller":{
            "modref":"global.affine_controller__U284"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_ready_pt__U306"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U307"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U308"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U311"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U312"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U338"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U339"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_port_controller":{
            "modref":"global.affine_controller__U313"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_ready_pt__U335"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U336"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U337"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U340"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U341"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U367"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U368"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_port_controller":{
            "modref":"global.affine_controller__U342"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_ready_pt__U364"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U365"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U366"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U369"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U370"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U164"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U165"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U139"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U161"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U162"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U163"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U166"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U167"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U411"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U412"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U371"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U408"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U409"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U410"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U413"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U414"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U1053"
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U1054"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U1028"
          },
          "op_hcompute_hw_output_stencil_1_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_ready_pt__U1050"
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U1051"
          },
          "op_hcompute_hw_output_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U1052"
          },
          "op_hcompute_hw_output_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U1055"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U1056"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U1082"
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U1083"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U1057"
          },
          "op_hcompute_hw_output_stencil_2_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_ready_pt__U1079"
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U1080"
          },
          "op_hcompute_hw_output_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U1081"
          },
          "op_hcompute_hw_output_stencil_2_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U1084"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U1085"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U1111"
          },
          "op_hcompute_hw_output_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1112"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "modref":"global.affine_controller__U1086"
          },
          "op_hcompute_hw_output_stencil_3_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_ready_pt__U1108"
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U1109"
          },
          "op_hcompute_hw_output_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1110"
          },
          "op_hcompute_hw_output_stencil_3_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U1113"
          },
          "op_hcompute_hw_output_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1114"
          },
          "op_hcompute_hw_output_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_pt__U1140"
          },
          "op_hcompute_hw_output_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1141"
          },
          "op_hcompute_hw_output_stencil_4_port_controller":{
            "modref":"global.affine_controller__U1115"
          },
          "op_hcompute_hw_output_stencil_4_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_ready_pt__U1137"
          },
          "op_hcompute_hw_output_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_pt__U1138"
          },
          "op_hcompute_hw_output_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1139"
          },
          "op_hcompute_hw_output_stencil_4_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_pt__U1142"
          },
          "op_hcompute_hw_output_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1143"
          },
          "op_hcompute_hw_output_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_pt__U1169"
          },
          "op_hcompute_hw_output_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1170"
          },
          "op_hcompute_hw_output_stencil_5_port_controller":{
            "modref":"global.affine_controller__U1144"
          },
          "op_hcompute_hw_output_stencil_5_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_ready_pt__U1166"
          },
          "op_hcompute_hw_output_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_pt__U1167"
          },
          "op_hcompute_hw_output_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1168"
          },
          "op_hcompute_hw_output_stencil_5_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_pt__U1171"
          },
          "op_hcompute_hw_output_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1172"
          },
          "op_hcompute_hw_output_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_pt__U1198"
          },
          "op_hcompute_hw_output_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1199"
          },
          "op_hcompute_hw_output_stencil_6_port_controller":{
            "modref":"global.affine_controller__U1173"
          },
          "op_hcompute_hw_output_stencil_6_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_ready_pt__U1195"
          },
          "op_hcompute_hw_output_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_pt__U1196"
          },
          "op_hcompute_hw_output_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1197"
          },
          "op_hcompute_hw_output_stencil_6_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_pt__U1200"
          },
          "op_hcompute_hw_output_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1201"
          },
          "op_hcompute_hw_output_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_pt__U1227"
          },
          "op_hcompute_hw_output_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1228"
          },
          "op_hcompute_hw_output_stencil_7_port_controller":{
            "modref":"global.affine_controller__U1202"
          },
          "op_hcompute_hw_output_stencil_7_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_ready_pt__U1224"
          },
          "op_hcompute_hw_output_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_pt__U1225"
          },
          "op_hcompute_hw_output_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1226"
          },
          "op_hcompute_hw_output_stencil_7_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_pt__U1229"
          },
          "op_hcompute_hw_output_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1230"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U1024"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U1025"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U999"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U1021"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U1022"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U1023"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U1026"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U1027"
          }
        },
        "connections":[
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read","conv_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","conv_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read_ready","conv_stencil.op_hcompute_conv_stencil_10_read_data_ready"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read_valid","conv_stencil.op_hcompute_conv_stencil_10_read_data_valid"],
          ["op_hcompute_conv_stencil_10_read_start.out","conv_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_10_read_rready"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write","conv_stencil.op_hcompute_conv_stencil_10_write"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_10_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write_ready","conv_stencil.op_hcompute_conv_stencil_10_write_data_ready"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write_valid","conv_stencil.op_hcompute_conv_stencil_10_write_data_valid"],
          ["op_hcompute_conv_stencil_10_write_start.out","conv_stencil.op_hcompute_conv_stencil_10_write_wen"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read","conv_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","conv_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read_ready","conv_stencil.op_hcompute_conv_stencil_11_read_data_ready"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read_valid","conv_stencil.op_hcompute_conv_stencil_11_read_data_valid"],
          ["op_hcompute_conv_stencil_11_read_start.out","conv_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_11_read_rready"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write","conv_stencil.op_hcompute_conv_stencil_11_write"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_11_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write_ready","conv_stencil.op_hcompute_conv_stencil_11_write_data_ready"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write_valid","conv_stencil.op_hcompute_conv_stencil_11_write_data_valid"],
          ["op_hcompute_conv_stencil_11_write_start.out","conv_stencil.op_hcompute_conv_stencil_11_write_wen"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read","conv_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","conv_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read_ready","conv_stencil.op_hcompute_conv_stencil_12_read_data_ready"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read_valid","conv_stencil.op_hcompute_conv_stencil_12_read_data_valid"],
          ["op_hcompute_conv_stencil_12_read_start.out","conv_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_12_read_rready"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write","conv_stencil.op_hcompute_conv_stencil_12_write"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_12_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write_ready","conv_stencil.op_hcompute_conv_stencil_12_write_data_ready"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write_valid","conv_stencil.op_hcompute_conv_stencil_12_write_data_valid"],
          ["op_hcompute_conv_stencil_12_write_start.out","conv_stencil.op_hcompute_conv_stencil_12_write_wen"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read","conv_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","conv_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read_ready","conv_stencil.op_hcompute_conv_stencil_13_read_data_ready"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read_valid","conv_stencil.op_hcompute_conv_stencil_13_read_data_valid"],
          ["op_hcompute_conv_stencil_13_read_start.out","conv_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_13_read_rready"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write","conv_stencil.op_hcompute_conv_stencil_13_write"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_13_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write_ready","conv_stencil.op_hcompute_conv_stencil_13_write_data_ready"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write_valid","conv_stencil.op_hcompute_conv_stencil_13_write_data_valid"],
          ["op_hcompute_conv_stencil_13_write_start.out","conv_stencil.op_hcompute_conv_stencil_13_write_wen"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read","conv_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","conv_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read_ready","conv_stencil.op_hcompute_conv_stencil_14_read_data_ready"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read_valid","conv_stencil.op_hcompute_conv_stencil_14_read_data_valid"],
          ["op_hcompute_conv_stencil_14_read_start.out","conv_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_14_read_rready"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write","conv_stencil.op_hcompute_conv_stencil_14_write"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_14_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write_ready","conv_stencil.op_hcompute_conv_stencil_14_write_data_ready"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write_valid","conv_stencil.op_hcompute_conv_stencil_14_write_data_valid"],
          ["op_hcompute_conv_stencil_14_write_start.out","conv_stencil.op_hcompute_conv_stencil_14_write_wen"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read","conv_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","conv_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read_ready","conv_stencil.op_hcompute_conv_stencil_15_read_data_ready"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read_valid","conv_stencil.op_hcompute_conv_stencil_15_read_data_valid"],
          ["op_hcompute_conv_stencil_15_read_start.out","conv_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_15_read_rready"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write","conv_stencil.op_hcompute_conv_stencil_15_write"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_15_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write_ready","conv_stencil.op_hcompute_conv_stencil_15_write_data_ready"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write_valid","conv_stencil.op_hcompute_conv_stencil_15_write_data_valid"],
          ["op_hcompute_conv_stencil_15_write_start.out","conv_stencil.op_hcompute_conv_stencil_15_write_wen"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_ready","conv_stencil.op_hcompute_conv_stencil_1_write_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_valid","conv_stencil.op_hcompute_conv_stencil_1_write_data_valid"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write_ready","conv_stencil.op_hcompute_conv_stencil_2_write_data_ready"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write_valid","conv_stencil.op_hcompute_conv_stencil_2_write_data_valid"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write_ready","conv_stencil.op_hcompute_conv_stencil_3_write_data_ready"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write_valid","conv_stencil.op_hcompute_conv_stencil_3_write_data_valid"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write_ready","conv_stencil.op_hcompute_conv_stencil_4_write_data_ready"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write_valid","conv_stencil.op_hcompute_conv_stencil_4_write_data_valid"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write_ready","conv_stencil.op_hcompute_conv_stencil_5_write_data_ready"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write_valid","conv_stencil.op_hcompute_conv_stencil_5_write_data_valid"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write","conv_stencil.op_hcompute_conv_stencil_6_write"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_6_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write_ready","conv_stencil.op_hcompute_conv_stencil_6_write_data_ready"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write_valid","conv_stencil.op_hcompute_conv_stencil_6_write_data_valid"],
          ["op_hcompute_conv_stencil_6_write_start.out","conv_stencil.op_hcompute_conv_stencil_6_write_wen"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write","conv_stencil.op_hcompute_conv_stencil_7_write"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_7_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write_ready","conv_stencil.op_hcompute_conv_stencil_7_write_data_ready"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write_valid","conv_stencil.op_hcompute_conv_stencil_7_write_data_valid"],
          ["op_hcompute_conv_stencil_7_write_start.out","conv_stencil.op_hcompute_conv_stencil_7_write_wen"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read","conv_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","conv_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read_ready","conv_stencil.op_hcompute_conv_stencil_8_read_data_ready"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read_valid","conv_stencil.op_hcompute_conv_stencil_8_read_data_valid"],
          ["op_hcompute_conv_stencil_8_read_start.out","conv_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_8_read_rready"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write","conv_stencil.op_hcompute_conv_stencil_8_write"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_8_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write_ready","conv_stencil.op_hcompute_conv_stencil_8_write_data_ready"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write_valid","conv_stencil.op_hcompute_conv_stencil_8_write_data_valid"],
          ["op_hcompute_conv_stencil_8_write_start.out","conv_stencil.op_hcompute_conv_stencil_8_write_wen"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read","conv_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","conv_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read_ready","conv_stencil.op_hcompute_conv_stencil_9_read_data_ready"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read_valid","conv_stencil.op_hcompute_conv_stencil_9_read_data_valid"],
          ["op_hcompute_conv_stencil_9_read_start.out","conv_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_9_read_rready"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write","conv_stencil.op_hcompute_conv_stencil_9_write"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_9_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write_ready","conv_stencil.op_hcompute_conv_stencil_9_write_data_ready"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write_valid","conv_stencil.op_hcompute_conv_stencil_9_write_data_valid"],
          ["op_hcompute_conv_stencil_9_write_start.out","conv_stencil.op_hcompute_conv_stencil_9_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_ready","conv_stencil.op_hcompute_conv_stencil_write_data_ready"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_valid","conv_stencil.op_hcompute_conv_stencil_write_data_valid"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read","conv_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_1_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read_ready","conv_stencil.op_hcompute_hw_output_stencil_1_read_data_ready"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read_valid","conv_stencil.op_hcompute_hw_output_stencil_1_read_data_valid"],
          ["op_hcompute_hw_output_stencil_1_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_1_read_ren"],
          ["op_hcompute_hw_output_stencil_1_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_1_read_rready"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read","conv_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_2_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read_ready","conv_stencil.op_hcompute_hw_output_stencil_2_read_data_ready"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read_valid","conv_stencil.op_hcompute_hw_output_stencil_2_read_data_valid"],
          ["op_hcompute_hw_output_stencil_2_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_2_read_ren"],
          ["op_hcompute_hw_output_stencil_2_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_2_read_rready"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read","conv_stencil.op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_3_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read_ready","conv_stencil.op_hcompute_hw_output_stencil_3_read_data_ready"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read_valid","conv_stencil.op_hcompute_hw_output_stencil_3_read_data_valid"],
          ["op_hcompute_hw_output_stencil_3_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_3_read_ren"],
          ["op_hcompute_hw_output_stencil_3_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_3_read_rready"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read","conv_stencil.op_hcompute_hw_output_stencil_4_read"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_4_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read_ready","conv_stencil.op_hcompute_hw_output_stencil_4_read_data_ready"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read_valid","conv_stencil.op_hcompute_hw_output_stencil_4_read_data_valid"],
          ["op_hcompute_hw_output_stencil_4_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_4_read_ren"],
          ["op_hcompute_hw_output_stencil_4_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_4_read_rready"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read","conv_stencil.op_hcompute_hw_output_stencil_5_read"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_5_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read_ready","conv_stencil.op_hcompute_hw_output_stencil_5_read_data_ready"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read_valid","conv_stencil.op_hcompute_hw_output_stencil_5_read_data_valid"],
          ["op_hcompute_hw_output_stencil_5_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_5_read_ren"],
          ["op_hcompute_hw_output_stencil_5_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_5_read_rready"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read","conv_stencil.op_hcompute_hw_output_stencil_6_read"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_6_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read_ready","conv_stencil.op_hcompute_hw_output_stencil_6_read_data_ready"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read_valid","conv_stencil.op_hcompute_hw_output_stencil_6_read_data_valid"],
          ["op_hcompute_hw_output_stencil_6_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_6_read_ren"],
          ["op_hcompute_hw_output_stencil_6_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_6_read_rready"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read","conv_stencil.op_hcompute_hw_output_stencil_7_read"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_7_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read_ready","conv_stencil.op_hcompute_hw_output_stencil_7_read_data_ready"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read_valid","conv_stencil.op_hcompute_hw_output_stencil_7_read_data_valid"],
          ["op_hcompute_hw_output_stencil_7_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_7_read_ren"],
          ["op_hcompute_hw_output_stencil_7_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_7_read_rready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_ready","conv_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_valid","conv_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_ready"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_valid"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_rready"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_ready"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_valid"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_rready"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_ready"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_valid"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_rready"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_ready"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_valid"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_rready"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_ready"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_valid"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_rready"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_ready"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_valid"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_rready"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_ready"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_valid"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_rready"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_ready"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_valid"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_ready"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_valid"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_rready"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_ready"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_valid"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_rready"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_ready"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_valid"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_rready"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_ready"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_valid"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_rready"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_ready"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_valid"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_rready"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_ready"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_valid"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_rready"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_ready"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_valid"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_rready"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_ready"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_valid"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_rready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_10_port_controller.valid","op_hcompute_conv_stencil_10_exe_start.in"],
          ["op_hcompute_conv_stencil_10_port_controller.d","op_hcompute_conv_stencil_10_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_10_read_start_control_vars.in","op_hcompute_conv_stencil_10_port_controller.d"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.in","op_hcompute_conv_stencil_10_port_controller.d"],
          ["op_hcompute_conv_stencil_10_read_ready.in","op_hcompute_conv_stencil_10_port_controller.ready"],
          ["op_hcompute_conv_stencil_10_read_start.in","op_hcompute_conv_stencil_10_port_controller.valid"],
          ["op_hcompute_conv_stencil_10_write_start.in","op_hcompute_conv_stencil_10_port_controller.valid"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_out","op_hcompute_conv_stencil_10_read_ready.out"],
          ["op_hcompute_conv_stencil_11_port_controller.valid","op_hcompute_conv_stencil_11_exe_start.in"],
          ["op_hcompute_conv_stencil_11_port_controller.d","op_hcompute_conv_stencil_11_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_11_read_start_control_vars.in","op_hcompute_conv_stencil_11_port_controller.d"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.in","op_hcompute_conv_stencil_11_port_controller.d"],
          ["op_hcompute_conv_stencil_11_read_ready.in","op_hcompute_conv_stencil_11_port_controller.ready"],
          ["op_hcompute_conv_stencil_11_read_start.in","op_hcompute_conv_stencil_11_port_controller.valid"],
          ["op_hcompute_conv_stencil_11_write_start.in","op_hcompute_conv_stencil_11_port_controller.valid"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_out","op_hcompute_conv_stencil_11_read_ready.out"],
          ["op_hcompute_conv_stencil_12_port_controller.valid","op_hcompute_conv_stencil_12_exe_start.in"],
          ["op_hcompute_conv_stencil_12_port_controller.d","op_hcompute_conv_stencil_12_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_12_read_start_control_vars.in","op_hcompute_conv_stencil_12_port_controller.d"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.in","op_hcompute_conv_stencil_12_port_controller.d"],
          ["op_hcompute_conv_stencil_12_read_ready.in","op_hcompute_conv_stencil_12_port_controller.ready"],
          ["op_hcompute_conv_stencil_12_read_start.in","op_hcompute_conv_stencil_12_port_controller.valid"],
          ["op_hcompute_conv_stencil_12_write_start.in","op_hcompute_conv_stencil_12_port_controller.valid"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_out","op_hcompute_conv_stencil_12_read_ready.out"],
          ["op_hcompute_conv_stencil_13_port_controller.valid","op_hcompute_conv_stencil_13_exe_start.in"],
          ["op_hcompute_conv_stencil_13_port_controller.d","op_hcompute_conv_stencil_13_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_13_read_start_control_vars.in","op_hcompute_conv_stencil_13_port_controller.d"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.in","op_hcompute_conv_stencil_13_port_controller.d"],
          ["op_hcompute_conv_stencil_13_read_ready.in","op_hcompute_conv_stencil_13_port_controller.ready"],
          ["op_hcompute_conv_stencil_13_read_start.in","op_hcompute_conv_stencil_13_port_controller.valid"],
          ["op_hcompute_conv_stencil_13_write_start.in","op_hcompute_conv_stencil_13_port_controller.valid"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_out","op_hcompute_conv_stencil_13_read_ready.out"],
          ["op_hcompute_conv_stencil_14_port_controller.valid","op_hcompute_conv_stencil_14_exe_start.in"],
          ["op_hcompute_conv_stencil_14_port_controller.d","op_hcompute_conv_stencil_14_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_14_read_start_control_vars.in","op_hcompute_conv_stencil_14_port_controller.d"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.in","op_hcompute_conv_stencil_14_port_controller.d"],
          ["op_hcompute_conv_stencil_14_read_ready.in","op_hcompute_conv_stencil_14_port_controller.ready"],
          ["op_hcompute_conv_stencil_14_read_start.in","op_hcompute_conv_stencil_14_port_controller.valid"],
          ["op_hcompute_conv_stencil_14_write_start.in","op_hcompute_conv_stencil_14_port_controller.valid"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_out","op_hcompute_conv_stencil_14_read_ready.out"],
          ["op_hcompute_conv_stencil_15_port_controller.valid","op_hcompute_conv_stencil_15_exe_start.in"],
          ["op_hcompute_conv_stencil_15_port_controller.d","op_hcompute_conv_stencil_15_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_15_read_start_control_vars.in","op_hcompute_conv_stencil_15_port_controller.d"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.in","op_hcompute_conv_stencil_15_port_controller.d"],
          ["op_hcompute_conv_stencil_15_read_ready.in","op_hcompute_conv_stencil_15_port_controller.ready"],
          ["op_hcompute_conv_stencil_15_read_start.in","op_hcompute_conv_stencil_15_port_controller.valid"],
          ["op_hcompute_conv_stencil_15_write_start.in","op_hcompute_conv_stencil_15_port_controller.valid"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_out","op_hcompute_conv_stencil_15_read_ready.out"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_ready.in","op_hcompute_conv_stencil_1_port_controller.ready"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_out","op_hcompute_conv_stencil_1_read_ready.out"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_read_ready.in","op_hcompute_conv_stencil_2_port_controller.ready"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_ready_join.ready_out","op_hcompute_conv_stencil_2_read_ready.out"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","op_hcompute_conv_stencil_3_exe_start.in"],
          ["op_hcompute_conv_stencil_3_port_controller.d","op_hcompute_conv_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_read_ready.in","op_hcompute_conv_stencil_3_port_controller.ready"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_write_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_ready_join.ready_out","op_hcompute_conv_stencil_3_read_ready.out"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","op_hcompute_conv_stencil_4_exe_start.in"],
          ["op_hcompute_conv_stencil_4_port_controller.d","op_hcompute_conv_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_read_ready.in","op_hcompute_conv_stencil_4_port_controller.ready"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_write_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_ready_join.ready_out","op_hcompute_conv_stencil_4_read_ready.out"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","op_hcompute_conv_stencil_5_exe_start.in"],
          ["op_hcompute_conv_stencil_5_port_controller.d","op_hcompute_conv_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_read_ready.in","op_hcompute_conv_stencil_5_port_controller.ready"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_write_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_ready_join.ready_out","op_hcompute_conv_stencil_5_read_ready.out"],
          ["op_hcompute_conv_stencil_6_port_controller.valid","op_hcompute_conv_stencil_6_exe_start.in"],
          ["op_hcompute_conv_stencil_6_port_controller.d","op_hcompute_conv_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_6_read_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_read_ready.in","op_hcompute_conv_stencil_6_port_controller.ready"],
          ["op_hcompute_conv_stencil_6_read_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_write_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_ready_join.ready_out","op_hcompute_conv_stencil_6_read_ready.out"],
          ["op_hcompute_conv_stencil_7_port_controller.valid","op_hcompute_conv_stencil_7_exe_start.in"],
          ["op_hcompute_conv_stencil_7_port_controller.d","op_hcompute_conv_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_7_read_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_read_ready.in","op_hcompute_conv_stencil_7_port_controller.ready"],
          ["op_hcompute_conv_stencil_7_read_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_write_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_ready_join.ready_out","op_hcompute_conv_stencil_7_read_ready.out"],
          ["op_hcompute_conv_stencil_8_port_controller.valid","op_hcompute_conv_stencil_8_exe_start.in"],
          ["op_hcompute_conv_stencil_8_port_controller.d","op_hcompute_conv_stencil_8_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_8_read_start_control_vars.in","op_hcompute_conv_stencil_8_port_controller.d"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.in","op_hcompute_conv_stencil_8_port_controller.d"],
          ["op_hcompute_conv_stencil_8_read_ready.in","op_hcompute_conv_stencil_8_port_controller.ready"],
          ["op_hcompute_conv_stencil_8_read_start.in","op_hcompute_conv_stencil_8_port_controller.valid"],
          ["op_hcompute_conv_stencil_8_write_start.in","op_hcompute_conv_stencil_8_port_controller.valid"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_out","op_hcompute_conv_stencil_8_read_ready.out"],
          ["op_hcompute_conv_stencil_9_port_controller.valid","op_hcompute_conv_stencil_9_exe_start.in"],
          ["op_hcompute_conv_stencil_9_port_controller.d","op_hcompute_conv_stencil_9_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_9_read_start_control_vars.in","op_hcompute_conv_stencil_9_port_controller.d"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.in","op_hcompute_conv_stencil_9_port_controller.d"],
          ["op_hcompute_conv_stencil_9_read_ready.in","op_hcompute_conv_stencil_9_port_controller.ready"],
          ["op_hcompute_conv_stencil_9_read_start.in","op_hcompute_conv_stencil_9_port_controller.valid"],
          ["op_hcompute_conv_stencil_9_write_start.in","op_hcompute_conv_stencil_9_port_controller.valid"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_out","op_hcompute_conv_stencil_9_read_ready.out"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_ready.in","op_hcompute_conv_stencil_port_controller.ready"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_ready_join.ready_out","op_hcompute_conv_stencil_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_1_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_1_ready_join.ready_in_hw_input_stencil_clkwrk_1"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_2_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_2_ready_join.ready_in_hw_input_stencil_clkwrk_2"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_3_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_3_ready_join.ready_in_hw_input_stencil_clkwrk_3"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_4_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","op_hcompute_hw_input_global_wrapper_stencil_4_read_start.out"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_4_ready_join.ready_in_hw_input_stencil_clkwrk_4"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_5_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","op_hcompute_hw_input_global_wrapper_stencil_5_read_start.out"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_5_ready_join.ready_in_hw_input_stencil_clkwrk_5"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_6_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","op_hcompute_hw_input_global_wrapper_stencil_6_read_start.out"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_6_ready_join.ready_in_hw_input_stencil_clkwrk_6"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_7_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","op_hcompute_hw_input_global_wrapper_stencil_7_read_start.out"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_7_ready_join.ready_in_hw_input_stencil_clkwrk_7"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil_clkwrk_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_in_hw_kernel_stencil"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","op_hcompute_hw_output_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_1_read_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_read_ready.in","op_hcompute_hw_output_stencil_1_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_1_ready_join.ready_out","op_hcompute_hw_output_stencil_1_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","op_hcompute_hw_output_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_2_read_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_read_ready.in","op_hcompute_hw_output_stencil_2_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_2_ready_join.ready_out","op_hcompute_hw_output_stencil_2_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","op_hcompute_hw_output_stencil_3_exe_start.in"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","op_hcompute_hw_output_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_3_read_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_write_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_read_ready.in","op_hcompute_hw_output_stencil_3_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_3_ready_join.ready_out","op_hcompute_hw_output_stencil_3_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid"],
          ["op_hcompute_hw_output_stencil_4_port_controller.valid","op_hcompute_hw_output_stencil_4_exe_start.in"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","op_hcompute_hw_output_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_4_read_start_control_vars.in","op_hcompute_hw_output_stencil_4_port_controller.d"],
          ["op_hcompute_hw_output_stencil_4_write_start_control_vars.in","op_hcompute_hw_output_stencil_4_port_controller.d"],
          ["op_hcompute_hw_output_stencil_4_read_ready.in","op_hcompute_hw_output_stencil_4_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_4_read_start.in","op_hcompute_hw_output_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_4_write_start.in","op_hcompute_hw_output_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_4_ready_join.ready_out","op_hcompute_hw_output_stencil_4_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid"],
          ["op_hcompute_hw_output_stencil_5_port_controller.valid","op_hcompute_hw_output_stencil_5_exe_start.in"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","op_hcompute_hw_output_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_5_read_start_control_vars.in","op_hcompute_hw_output_stencil_5_port_controller.d"],
          ["op_hcompute_hw_output_stencil_5_write_start_control_vars.in","op_hcompute_hw_output_stencil_5_port_controller.d"],
          ["op_hcompute_hw_output_stencil_5_read_ready.in","op_hcompute_hw_output_stencil_5_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_5_read_start.in","op_hcompute_hw_output_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_5_write_start.in","op_hcompute_hw_output_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_5_ready_join.ready_out","op_hcompute_hw_output_stencil_5_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid"],
          ["op_hcompute_hw_output_stencil_6_port_controller.valid","op_hcompute_hw_output_stencil_6_exe_start.in"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","op_hcompute_hw_output_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_6_read_start_control_vars.in","op_hcompute_hw_output_stencil_6_port_controller.d"],
          ["op_hcompute_hw_output_stencil_6_write_start_control_vars.in","op_hcompute_hw_output_stencil_6_port_controller.d"],
          ["op_hcompute_hw_output_stencil_6_read_ready.in","op_hcompute_hw_output_stencil_6_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_6_read_start.in","op_hcompute_hw_output_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_6_write_start.in","op_hcompute_hw_output_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_6_ready_join.ready_out","op_hcompute_hw_output_stencil_6_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid"],
          ["op_hcompute_hw_output_stencil_7_port_controller.valid","op_hcompute_hw_output_stencil_7_exe_start.in"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","op_hcompute_hw_output_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_7_read_start_control_vars.in","op_hcompute_hw_output_stencil_7_port_controller.d"],
          ["op_hcompute_hw_output_stencil_7_write_start_control_vars.in","op_hcompute_hw_output_stencil_7_port_controller.d"],
          ["op_hcompute_hw_output_stencil_7_read_ready.in","op_hcompute_hw_output_stencil_7_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_7_read_start.in","op_hcompute_hw_output_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_7_write_start.in","op_hcompute_hw_output_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_7_ready_join.ready_out","op_hcompute_hw_output_stencil_7_read_ready.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_15","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_15","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_8_53","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_8_53","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1769.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_15","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_8_53","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_8_53","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_15","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_1":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_1_13","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_1_13","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_9_35","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_9_35","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1772.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1_13","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_9_35","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_9_35","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1_13","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_2":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_2_11","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_2_11","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_10_167","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_10_167","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1775.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_2_11","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_10_167","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_10_167","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_2_11","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_3":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_3_9","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_3_9","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_11_149","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_11_149","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1778.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_3_9","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_11_149","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_11_149","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_3_9","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_4":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_4_7","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_4_7","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_12_131","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_12_131","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1781.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_4_7","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_12_131","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_12_131","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_4_7","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_5":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_5_5","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_5_5","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_13_113","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_13_113","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1784.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_5_5","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_13_113","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_13_113","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_5_5","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_6":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_6_3","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_6_3","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_14_95","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_14_95","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1787.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_6_3","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_14_95","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_14_95","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_6_3","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_7":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_7_1","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_7_1","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_15_77","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_15_77","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1790.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_7_1","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_15_77","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_15_77","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_7_1","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_1":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_2":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_3":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_4":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_5":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_6":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_7":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_1":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_10":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_11":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_12":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_13":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_14":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_15":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_16":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_17":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_18":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_19":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_2":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_20":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_21":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_22":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_23":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_24":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_25":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_26":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_27":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_28":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_29":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_3":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_30":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_31":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_32":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_33":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_34":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_35":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_36":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_37":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_38":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_39":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_4":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_40":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_41":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_42":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_43":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_44":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_45":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_46":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_47":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_48":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_49":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_5":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_50":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_51":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_52":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_53":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_54":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_55":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_56":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_57":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_58":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_59":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_6":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_60":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_61":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_62":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_63":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_7":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_8":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_9":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44","self.valid_in"]
        ]
      },
      "valid_bc_U2793_pt__U2794":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2797_pt__U2798":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2801_pt__U2802":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2805_pt__U2806":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2809_pt__U2810":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2813_pt__U2814":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2817_pt__U2818":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2821_pt__U2822":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2825_pt__U2826":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2829_pt__U2830":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2833_pt__U2834":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2837_pt__U2838":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2841_pt__U2842":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2845_pt__U2846":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2849_pt__U2850":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2853_pt__U2854":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2857_pt__U2858":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2861_pt__U2862":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2865_pt__U2866":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2869_pt__U2870":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2873_pt__U2874":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2877_pt__U2878":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2881_pt__U2882":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2885_pt__U2886":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2889_pt__U2890":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2893_pt__U2894":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2897_pt__U2898":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2901_pt__U2902":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2905_pt__U2906":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2909_pt__U2910":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2913_pt__U2914":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2917_pt__U2918":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2921_pt__U2922":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2925_pt__U2926":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2929_pt__U2930":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2933_pt__U2934":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2937_pt__U2938":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2941_pt__U2942":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2945_pt__U2946":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2949_pt__U2950":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2953_pt__U2954":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2957_pt__U2958":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2961_pt__U2962":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2965_pt__U2966":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2969_pt__U2970":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2973_pt__U2974":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2977_pt__U2978":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2981_pt__U2982":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2985_pt__U2986":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2989_pt__U2990":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2993_pt__U2994":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2997_pt__U2998":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U3001_pt__U3002":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U3005_pt__U3006":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U3009_pt__U3010":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U3013_pt__U3014":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
