{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511275138200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511275138200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 14:38:58 2017 " "Processing started: Tue Nov 21 14:38:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511275138200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1511275138200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC16_polynomial_sol -c CRC16_polynomial_sol --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC16_polynomial_sol -c CRC16_polynomial_sol --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1511275138200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1511275138503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1511275138503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_polynomial_sol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc16_polynomial_sol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC16_polynomial_sol-structure " "Found design unit 1: CRC16_polynomial_sol-structure" {  } { { "CRC16_polynomial_sol.vhd" "" { Text "C:/ACA/Projecto/CRC16_polynomial_sol.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149219 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC16_polynomial_sol " "Found entity 1: CRC16_polynomial_sol" {  } { { "CRC16_polynomial_sol.vhd" "" { Text "C:/ACA/Projecto/CRC16_polynomial_sol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511275149219 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top.vhd " "Can't analyze file -- file top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1511275149222 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CRC16_divider.vhd " "Can't analyze file -- file CRC16_divider.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1511275149225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_checker.vhd 6 3 " "Found 6 design units, including 3 entities, in source file crc16_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_w_remainder-logic " "Found design unit 1: encoder_w_remainder-logic" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_8bits-logic " "Found design unit 2: OR_8bits-logic" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 checker-structure " "Found design unit 3: checker-structure" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149226 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_w_remainder " "Found entity 1: encoder_w_remainder" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149226 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_8bits " "Found entity 2: OR_8bits" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149226 ""} { "Info" "ISGN_ENTITY_NAME" "3 checker " "Found entity 3: checker" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511275149226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-logic " "Found design unit 1: encoder-logic" {  } { { "encoder.vhd" "" { Text "C:/ACA/Projecto/encoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149228 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "C:/ACA/Projecto/encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511275149228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511275149228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRC16_polynomial_sol " "Elaborating entity \"CRC16_polynomial_sol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1511275149287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder\"" {  } { { "CRC16_polynomial_sol.vhd" "encoder" { Text "C:/ACA/Projecto/CRC16_polynomial_sol.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511275149348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker checker:checker " "Elaborating entity \"checker\" for hierarchy \"checker:checker\"" {  } { { "CRC16_polynomial_sol.vhd" "checker" { Text "C:/ACA/Projecto/CRC16_polynomial_sol.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511275149363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_w_remainder checker:checker\|encoder_w_remainder:encoder_w_remainder " "Elaborating entity \"encoder_w_remainder\" for hierarchy \"checker:checker\|encoder_w_remainder:encoder_w_remainder\"" {  } { { "CRC16_checker.vhd" "encoder_w_remainder" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511275149372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_X_14_22 CRC16_checker.vhd(13) " "Verilog HDL or VHDL warning at CRC16_checker.vhd(13): object \"s_X_14_22\" assigned a value but never read" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511275149381 "|CRC16_polynomial_sol|checker:checker|encoder_w_remainder:encoder_w_remainder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8bits checker:checker\|OR_8bits:or_8bits " "Elaborating entity \"OR_8bits\" for hierarchy \"checker:checker\|OR_8bits:or_8bits\"" {  } { { "CRC16_checker.vhd" "or_8bits" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511275149381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511275149587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 14:39:09 2017 " "Processing ended: Tue Nov 21 14:39:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511275149587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511275149587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511275149587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1511275149587 ""}
