Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Nov  5 15:20:22 2020
| Host         : K-Legion running 64-bit Kali GNU/Linux Rolling
| Command      : report_control_sets -verbose -file user_35t_wrapper_control_sets_placed.rpt
| Design       : user_35t_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   267 |
|    Minimum number of control sets                        |   267 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   893 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   267 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |   109 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             517 |          199 |
| No           | No                    | Yes                    |             140 |           51 |
| No           | Yes                   | No                     |             698 |          301 |
| Yes          | No                    | No                     |            1668 |          417 |
| Yes          | No                    | Yes                    |             145 |           39 |
| Yes          | Yes                   | No                     |            2003 |          648 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                     |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
| ~user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                                | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                              | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                              |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                      | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                          |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                                                                        |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              3 |         1.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                        | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[0][0]                                                                                                                                                           | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                             | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                   | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                              | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                   |                3 |              4 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                   |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                2 |              4 |         2.00 |
| ~user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                                | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                3 |              4 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                         | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/CE                                                                                                                                                                  | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_18                                                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_10                                                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[4]_i_1__0_n_0                                                                                              | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                1 |              5 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                3 |              5 |         1.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                3 |              5 |         1.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                     | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                3 |              5 |         1.67 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | user_35t_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                            |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                            |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_master_slots[0].w_issuing_cnt_reg[5][0]                                                                                                      | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[5]_i_1_n_0                                                                                                          | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_data_counter0                                                                                                                                     | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                2 |              7 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                            |                1 |              7 |         7.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                               |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                4 |              8 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                             |                4 |              8 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
| ~user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                              | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                                                                         | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                4 |              8 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                              | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                4 |              9 |         2.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                3 |              9 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                               | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                               | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                               | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                               | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                5 |             10 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             11 |         2.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                          | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                               |                3 |             12 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                4 |             12 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                        |                3 |             13 |         4.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                6 |             13 |         2.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[2].MUXCY_I/E[0]                                                                                                      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |               10 |             15 |         1.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                                                                      | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                               |                4 |             17 |         4.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                          | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                6 |             18 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                          | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                        |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                        |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                6 |             18 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                4 |             19 |         4.75 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                4 |             21 |         5.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                8 |             22 |         2.75 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                8 |             23 |         2.88 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                |                5 |             23 |         4.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                      |                7 |             28 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                       |                                                                                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                      |               10 |             30 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |               17 |             31 |         1.82 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                               |                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                         |                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                  | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                      |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                      |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       |                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |               32 |             32 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                  | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_wait_for_data_reg_0[0]                                                                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                             |                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                      | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                          | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                           |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                         | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |               14 |             32 |         2.29 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                            | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                7 |             32 |         4.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                                            | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                       | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                  |                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                               |                7 |             32 |         4.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                               |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                        |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0[0]                                          |                                                                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             35 |         3.18 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                  |                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                    |               10 |             36 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                |                                                                                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                 |               12 |             37 |         3.08 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                5 |             38 |         7.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                 |                7 |             39 |         5.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                9 |             39 |         4.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                            | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |                8 |             42 |         5.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                            | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SS[0]                                                                                                                                                              |               10 |             45 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |               16 |             45 |         2.81 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                           | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |               14 |             49 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                     |                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                 |               14 |             50 |         3.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                 |               10 |             50 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                  |                                                                                                                                                                                                                                                 |               12 |             50 |         4.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                               |                                                                                                                                                                                                                                                 |               10 |             50 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                               |                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               18 |             58 |         3.22 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                   |               24 |             63 |         2.62 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                |                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                 |                9 |             72 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                 |                9 |             72 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                 |                9 |             72 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |               32 |             74 |         2.31 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                       |                                                                                                                                                                                                                                                 |               11 |             75 |         6.82 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |               30 |             84 |         2.80 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[19]                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               16 |            128 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               58 |            169 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               94 |            241 |         2.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               66 |            264 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |              126 |            278 |         2.21 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |              172 |            451 |         2.62 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


