#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 10 08:27:54 2021
# Process ID: 1564
# Current directory: C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13284 C:\Users\horse\Documents\Xilinx_Projects\cmpe691\hw1proj\hw1proj.xpr
# Log file: C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/vivado.log
# Journal file: C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 863.953 ; gain = 187.812
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
ERROR: [XSIM 43-3158] "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 88. Incorrect no. of arguments passed to system function $fgets. The correct syntax is : $fgets ( str , fd ). 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/xsim.dir/vignere_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/xsim.dir/vignere_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 10 08:34:15 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 10 08:34:15 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vignere_tb_behav -key {Behavioral:sim_1:Functional:vignere_tb} -tclbatch {vignere_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vignere_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 2 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 93
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vignere_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1133.875 ; gain = 0.000
run 50 ns
$finish called at time : 4 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 93
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.875 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
ERROR: [XSIM 43-3158] "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 88. Incorrect no. of arguments passed to system function $fgets. The correct syntax is : $fgets ( str , fd ). 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 99
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.957 ; gain = 0.000
run all
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 106
run 50 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 99
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
run 50 ns
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 106
run 50 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.957 ; gain = 0.000
run 50 ns
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 107
run 50 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 99
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vignere_tb_behav -key {Behavioral:sim_1:Functional:vignere_tb} -tclbatch {vignere_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vignere_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 95
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1197.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vignere_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.957 ; gain = 0.000
run 50 ns
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 102
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 99
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
run 50 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 0 fs : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 99
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
run 50 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 50 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 50 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 50 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 50 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vignere_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vignere_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vignere_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
$finish called at time : 50 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vignere_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/replacement.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/plain_cypher.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim/in.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vignere_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
"xelab -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto acd8ea8b685740a3b012f25bada99b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vignere_tb_behav xil_defaultlib.vignere_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vignere_tb_behav -key {Behavioral:sim_1:Functional:vignere_tb} -tclbatch {vignere_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vignere_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
$finish called at time : 50 ns : File "C:/Users/horse/Documents/Xilinx_Projects/cmpe691/hw1proj/hw1proj.srcs/sim_1/new/vignere_tb.v" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vignere_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 10 15:22:19 2021...
