<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ultrasonc Radar: GPIO bit position</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ultrasonc Radar
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___p_w_r_ex___g_p_i_o___bit___number.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">GPIO bit position<div class="ingroups"><a class="el" href="group___s_t_m32_g0xx___h_a_l___driver.html">STM32G0xx_HAL_Driver</a> &raquo; <a class="el" href="group___p_w_r_ex.html">PWREx</a> &raquo; <a class="el" href="group___p_w_r_ex___exported___constants.html">PWR Extended Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>for I/O pull up/down setting in standby/shutdown mode  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1fa6087f4fa74f3b65462710a0e959ca" id="r_ga1fa6087f4fa74f3b65462710a0e959ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga1fa6087f4fa74f3b65462710a0e959ca">PWR_GPIO_BIT_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga129d8d156c55e148ecd0fea5305c4834">PWR_PUCRB_PU0</a></td></tr>
<tr class="separator:ga1fa6087f4fa74f3b65462710a0e959ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2023d0967581927b0859e13d1a299f0" id="r_gaf2023d0967581927b0859e13d1a299f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gaf2023d0967581927b0859e13d1a299f0">PWR_GPIO_BIT_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga273f1d0f7acfb46d5c85fe6da76cd018">PWR_PUCRB_PU1</a></td></tr>
<tr class="separator:gaf2023d0967581927b0859e13d1a299f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bbf59d35b1db690af6a5dc68544740" id="r_ga96bbf59d35b1db690af6a5dc68544740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga96bbf59d35b1db690af6a5dc68544740">PWR_GPIO_BIT_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5a0f62c13d529f2e87f5b3e109a23c">PWR_PUCRB_PU2</a></td></tr>
<tr class="separator:ga96bbf59d35b1db690af6a5dc68544740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa656ee12dbb621b2263a8a4573725975" id="r_gaa656ee12dbb621b2263a8a4573725975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gaa656ee12dbb621b2263a8a4573725975">PWR_GPIO_BIT_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb996d5a064c2e142f106d502c44743">PWR_PUCRB_PU3</a></td></tr>
<tr class="separator:gaa656ee12dbb621b2263a8a4573725975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c681a84ba69e0ec01eb1989f4aa655" id="r_ga46c681a84ba69e0ec01eb1989f4aa655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga46c681a84ba69e0ec01eb1989f4aa655">PWR_GPIO_BIT_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80d893e072e835738dfb08388a7d994f">PWR_PUCRB_PU4</a></td></tr>
<tr class="separator:ga46c681a84ba69e0ec01eb1989f4aa655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b3082415af11419cc44cbc93a686fa" id="r_ga72b3082415af11419cc44cbc93a686fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga72b3082415af11419cc44cbc93a686fa">PWR_GPIO_BIT_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac51029d76b517d12d9f47a2d6b5ecd53">PWR_PUCRB_PU5</a></td></tr>
<tr class="separator:ga72b3082415af11419cc44cbc93a686fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62d178535498ea4cebdfbcb55138a98" id="r_gad62d178535498ea4cebdfbcb55138a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad62d178535498ea4cebdfbcb55138a98">PWR_GPIO_BIT_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8affb0fc930e62f94728667e4d0f0">PWR_PUCRB_PU6</a></td></tr>
<tr class="separator:gad62d178535498ea4cebdfbcb55138a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd617d5f95dd04ab5aa28833ccf38e6" id="r_ga6dd617d5f95dd04ab5aa28833ccf38e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga6dd617d5f95dd04ab5aa28833ccf38e6">PWR_GPIO_BIT_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab88fc11e9be618a451ad965b9b0a4c8c">PWR_PUCRB_PU7</a></td></tr>
<tr class="separator:ga6dd617d5f95dd04ab5aa28833ccf38e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a99549c3ee84422febc7c0f89c1439" id="r_gae1a99549c3ee84422febc7c0f89c1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gae1a99549c3ee84422febc7c0f89c1439">PWR_GPIO_BIT_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ffd00a4bf2d4fd28217433411babb53">PWR_PUCRB_PU8</a></td></tr>
<tr class="separator:gae1a99549c3ee84422febc7c0f89c1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5d2bc0805d660550ef54dd2f4dd60b" id="r_gafa5d2bc0805d660550ef54dd2f4dd60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gafa5d2bc0805d660550ef54dd2f4dd60b">PWR_GPIO_BIT_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5111c01bf0f827eee13624386f8c87a8">PWR_PUCRB_PU9</a></td></tr>
<tr class="separator:gafa5d2bc0805d660550ef54dd2f4dd60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dec1b7d168b59c1701e3dc01abfec4" id="r_gad6dec1b7d168b59c1701e3dc01abfec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad6dec1b7d168b59c1701e3dc01abfec4">PWR_GPIO_BIT_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fdb6cfc29eb36d313449ebc323e7486">PWR_PUCRB_PU10</a></td></tr>
<tr class="separator:gad6dec1b7d168b59c1701e3dc01abfec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652acbecfc801fe6e6e32b23abaad253" id="r_ga652acbecfc801fe6e6e32b23abaad253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga652acbecfc801fe6e6e32b23abaad253">PWR_GPIO_BIT_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga024e24eaec5399dbbf9383d3f4ac448b">PWR_PUCRB_PU11</a></td></tr>
<tr class="separator:ga652acbecfc801fe6e6e32b23abaad253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9a90b33ac29fe6b89aa2faf1442316" id="r_ga7b9a90b33ac29fe6b89aa2faf1442316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga7b9a90b33ac29fe6b89aa2faf1442316">PWR_GPIO_BIT_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad52ef628fddff9aac9a2fa2a337024c8">PWR_PUCRB_PU12</a></td></tr>
<tr class="separator:ga7b9a90b33ac29fe6b89aa2faf1442316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b050531d8313a5c33100662cc7dfd8" id="r_ga18b050531d8313a5c33100662cc7dfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga18b050531d8313a5c33100662cc7dfd8">PWR_GPIO_BIT_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e2d8d78d59882983fa36fce0b99db2">PWR_PUCRB_PU13</a></td></tr>
<tr class="separator:ga18b050531d8313a5c33100662cc7dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad479628a265d0bfcaaf854a53eefd4bf" id="r_gad479628a265d0bfcaaf854a53eefd4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad479628a265d0bfcaaf854a53eefd4bf">PWR_GPIO_BIT_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052aaf6d241cdb6f42020e1e664dbe8">PWR_PUCRB_PU14</a></td></tr>
<tr class="separator:gad479628a265d0bfcaaf854a53eefd4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c1915f32e6234822682795bc691e68" id="r_gac6c1915f32e6234822682795bc691e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gac6c1915f32e6234822682795bc691e68">PWR_GPIO_BIT_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e44fdf385168cb4c12857c97f344dc8">PWR_PUCRB_PU15</a></td></tr>
<tr class="separator:gac6c1915f32e6234822682795bc691e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>for I/O pull up/down setting in standby/shutdown mode </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1fa6087f4fa74f3b65462710a0e959ca" name="ga1fa6087f4fa74f3b65462710a0e959ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa6087f4fa74f3b65462710a0e959ca">&#9670;&#160;</a></span>PWR_GPIO_BIT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_0&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga129d8d156c55e148ecd0fea5305c4834">PWR_PUCRB_PU0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 0 <br  />
 </p>

</div>
</div>
<a id="gaf2023d0967581927b0859e13d1a299f0" name="gaf2023d0967581927b0859e13d1a299f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2023d0967581927b0859e13d1a299f0">&#9670;&#160;</a></span>PWR_GPIO_BIT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga273f1d0f7acfb46d5c85fe6da76cd018">PWR_PUCRB_PU1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 1 <br  />
 </p>

</div>
</div>
<a id="gad6dec1b7d168b59c1701e3dc01abfec4" name="gad6dec1b7d168b59c1701e3dc01abfec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6dec1b7d168b59c1701e3dc01abfec4">&#9670;&#160;</a></span>PWR_GPIO_BIT_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_10&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fdb6cfc29eb36d313449ebc323e7486">PWR_PUCRB_PU10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 10 </p>

</div>
</div>
<a id="ga652acbecfc801fe6e6e32b23abaad253" name="ga652acbecfc801fe6e6e32b23abaad253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652acbecfc801fe6e6e32b23abaad253">&#9670;&#160;</a></span>PWR_GPIO_BIT_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_11&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga024e24eaec5399dbbf9383d3f4ac448b">PWR_PUCRB_PU11</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 11 </p>

</div>
</div>
<a id="ga7b9a90b33ac29fe6b89aa2faf1442316" name="ga7b9a90b33ac29fe6b89aa2faf1442316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9a90b33ac29fe6b89aa2faf1442316">&#9670;&#160;</a></span>PWR_GPIO_BIT_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_12&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad52ef628fddff9aac9a2fa2a337024c8">PWR_PUCRB_PU12</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 12 </p>

</div>
</div>
<a id="ga18b050531d8313a5c33100662cc7dfd8" name="ga18b050531d8313a5c33100662cc7dfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b050531d8313a5c33100662cc7dfd8">&#9670;&#160;</a></span>PWR_GPIO_BIT_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_13&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e2d8d78d59882983fa36fce0b99db2">PWR_PUCRB_PU13</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 13 </p>

</div>
</div>
<a id="gad479628a265d0bfcaaf854a53eefd4bf" name="gad479628a265d0bfcaaf854a53eefd4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad479628a265d0bfcaaf854a53eefd4bf">&#9670;&#160;</a></span>PWR_GPIO_BIT_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_14&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052aaf6d241cdb6f42020e1e664dbe8">PWR_PUCRB_PU14</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 14 </p>

</div>
</div>
<a id="gac6c1915f32e6234822682795bc691e68" name="gac6c1915f32e6234822682795bc691e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c1915f32e6234822682795bc691e68">&#9670;&#160;</a></span>PWR_GPIO_BIT_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_15&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e44fdf385168cb4c12857c97f344dc8">PWR_PUCRB_PU15</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 15 </p>

</div>
</div>
<a id="ga96bbf59d35b1db690af6a5dc68544740" name="ga96bbf59d35b1db690af6a5dc68544740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96bbf59d35b1db690af6a5dc68544740">&#9670;&#160;</a></span>PWR_GPIO_BIT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5a0f62c13d529f2e87f5b3e109a23c">PWR_PUCRB_PU2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 2 <br  />
 </p>

</div>
</div>
<a id="gaa656ee12dbb621b2263a8a4573725975" name="gaa656ee12dbb621b2263a8a4573725975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa656ee12dbb621b2263a8a4573725975">&#9670;&#160;</a></span>PWR_GPIO_BIT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb996d5a064c2e142f106d502c44743">PWR_PUCRB_PU3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 3 <br  />
 </p>

</div>
</div>
<a id="ga46c681a84ba69e0ec01eb1989f4aa655" name="ga46c681a84ba69e0ec01eb1989f4aa655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c681a84ba69e0ec01eb1989f4aa655">&#9670;&#160;</a></span>PWR_GPIO_BIT_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80d893e072e835738dfb08388a7d994f">PWR_PUCRB_PU4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 4 <br  />
 </p>

</div>
</div>
<a id="ga72b3082415af11419cc44cbc93a686fa" name="ga72b3082415af11419cc44cbc93a686fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b3082415af11419cc44cbc93a686fa">&#9670;&#160;</a></span>PWR_GPIO_BIT_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac51029d76b517d12d9f47a2d6b5ecd53">PWR_PUCRB_PU5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 5 <br  />
 </p>

</div>
</div>
<a id="gad62d178535498ea4cebdfbcb55138a98" name="gad62d178535498ea4cebdfbcb55138a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad62d178535498ea4cebdfbcb55138a98">&#9670;&#160;</a></span>PWR_GPIO_BIT_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8affb0fc930e62f94728667e4d0f0">PWR_PUCRB_PU6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 6 <br  />
 </p>

</div>
</div>
<a id="ga6dd617d5f95dd04ab5aa28833ccf38e6" name="ga6dd617d5f95dd04ab5aa28833ccf38e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dd617d5f95dd04ab5aa28833ccf38e6">&#9670;&#160;</a></span>PWR_GPIO_BIT_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab88fc11e9be618a451ad965b9b0a4c8c">PWR_PUCRB_PU7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 7 <br  />
 </p>

</div>
</div>
<a id="gae1a99549c3ee84422febc7c0f89c1439" name="gae1a99549c3ee84422febc7c0f89c1439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a99549c3ee84422febc7c0f89c1439">&#9670;&#160;</a></span>PWR_GPIO_BIT_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_8&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ffd00a4bf2d4fd28217433411babb53">PWR_PUCRB_PU8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 8 <br  />
 </p>

</div>
</div>
<a id="gafa5d2bc0805d660550ef54dd2f4dd60b" name="gafa5d2bc0805d660550ef54dd2f4dd60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5d2bc0805d660550ef54dd2f4dd60b">&#9670;&#160;</a></span>PWR_GPIO_BIT_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_GPIO_BIT_9&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5111c01bf0f827eee13624386f8c87a8">PWR_PUCRB_PU9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port I/O pin 9 <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
