/home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/mul_float.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/mul_float.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module mul_float

Top level modules:
	mul_float

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/itf.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/itf.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module itf

Top level modules:
	itf

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/fti.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/fti.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module fti

Top level modules:
	fti

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/adder8bit.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/adder8bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module adder8bit

Top level modules:
	adder8bit

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/Dlatch.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/Dlatch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module Dlatch_user

Top level modules:
	Dlatch_user

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/all3.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/all3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module all3

Top level modules:
	all3

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/tbb5.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/tbb5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tbb5

Top level modules:
	tbb5

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/reg31.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/reg31.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module reg31

Top level modules:
	reg31

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/reg8.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/reg8.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module reg8

Top level modules:
	reg8

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/Multiplication_24bit.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/Multiplication_24bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module Multiplication_24bit

Top level modules:
	Multiplication_24bit

} {} {}} /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/cong_32bit.v {1 {vlog -work work -stats=none /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex/cong_32bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module cong_32bit

Top level modules:
	cong_32bit

} {} {}}
