// Seed: 3592693206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    id_2 = id_3;
  end
  assign id_3 = id_2;
  assign id_2 = id_3;
  module_2(
      id_3, id_3, id_2, id_3, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = 1;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(1 - 1'b0), .id_1(1)
  );
endmodule
