// Seed: 1478248114
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3
    , id_7,
    input id_4,
    input id_5,
    output logic id_6
);
  assign id_3 = 1;
  logic id_8;
  assign id_2 = 1'b0;
  assign id_6 = 1;
  logic id_9;
endmodule
